#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct  3 16:24:10 2024
# Process ID: 666512
# Current directory: /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/Arty100TDDRHarness.runs/synth_1
# Command line: vivado -log Arty100TDDRHarness.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Arty100TDDRHarness.tcl
# Log file: /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/Arty100TDDRHarness.runs/synth_1/Arty100TDDRHarness.vds
# Journal file: /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/Arty100TDDRHarness.runs/synth_1/vivado.jou
# Running On        :binhkieudo-ASUS
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :AMD Ryzen 7 4800H with Radeon Graphics
# CPU Frequency     :1700.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33036 MB
# Swap memory       :98302 MB
# Total Virtual     :131339 MB
# Available Virtual :119263 MB
#-----------------------------------------------------------
source Arty100TDDRHarness.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1464.395 ; gain = 55.836 ; free physical = 8690 ; free virtual = 113323
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top Arty100TDDRHarness -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 666576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2235.938 ; gain = 410.629 ; free physical = 7638 ; free virtual = 112269
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Arty100TDDRHarness' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Arty100TDDRHarness.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ResetWrangler' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ResetWrangler.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w13_i0' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetRegVec_w13_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w13_i0' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetRegVec_w13_i0.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetReg.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetReg.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ResetCatchAndSync_d3_Arty100TDDRHarness_UNIQUIFIED' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ResetCatchAndSync_d3_Arty100TDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100TDDRHarness_UNIQUIFIED' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100TDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100TDDRHarness_UNIQUIFIED' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100TDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100TDDRHarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100TDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100TDDRHarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100TDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ResetCatchAndSync_d3_Arty100TDDRHarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ResetCatchAndSync_d3_Arty100TDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ResetWrangler' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ResetWrangler.sv:71]
INFO: [Synth 8-6157] synthesizing module 'UIntToAnalog_1' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/UIntToAnalog_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UIntToAnalog_1' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/UIntToAnalog_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'AnalogToUInt_1' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AnalogToUInt_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AnalogToUInt_1' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AnalogToUInt_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'ChipTop' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ChipTop.sv:71]
INFO: [Synth 8-6157] synthesizing module 'DigitalTop' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/DigitalTop.sv:71]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/IntXbar.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/IntXbar.sv:71]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/SystemBus.sv:71]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/FixedClockBroadcast.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/FixedClockBroadcast.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLXbar.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLXbar.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFIFOFixer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFIFOFixer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/SystemBus.sv:71]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/PeripheryBus.sv:71]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_1' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/FixedClockBroadcast_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_1' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/FixedClockBroadcast_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFIFOFixer_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFIFOFixer_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_2' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLXbar_2.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_2' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLXbar_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_12' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_12.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_12' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_12.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_3' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_3.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_3' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_3.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLAtomicAutomata.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLAtomicAutomata.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_4' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_4' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_5' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_5' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_8' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_8.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_4' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_8' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_8.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_9' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_9.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_5' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_5' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_5.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_5' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_5.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_5' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_0' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_0.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_0' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_0.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_3' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLWidthWidget_3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_6' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_6.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_6' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_6.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_3' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLWidthWidget_3.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_9' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_9.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_11' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_11.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_11' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_11.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/PeripheryBus.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_13' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_13.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_13' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_13.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_6' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_6.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_4' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_4.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_4' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_4.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_6' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_6.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLSerdesser' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLSerdesser.sv:71]
INFO: [Synth 8-6157] synthesizing module 'HellaPeekingArbiter' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/HellaPeekingArbiter.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'HellaPeekingArbiter' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/HellaPeekingArbiter.sv:71]
INFO: [Synth 8-6157] synthesizing module 'GenericSerializer' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/GenericSerializer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'GenericSerializer' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/GenericSerializer.sv:71]
INFO: [Synth 8-6157] synthesizing module 'GenericDeserializer' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/GenericDeserializer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'GenericDeserializer' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/GenericDeserializer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLSerdesser' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLSerdesser.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_7' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_7.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_15' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_15.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_15' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_15.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_7' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_7.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_8' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_8.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_5' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_5.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_5' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_5.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_8' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_8.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_12' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_12.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_12' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_12.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ResetCatchAndSync_d3' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ResetCatchAndSync_d3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ResetCatchAndSync_d3' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ResetCatchAndSync_d3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueue' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncQueue.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncQueueSource.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncValidSync.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_2' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_2' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncValidSync.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncQueueSource.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncQueueSink.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w4' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ClockCrossingReg_w4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w4' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ClockCrossingReg_w4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncQueueSink.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueue' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/AsyncQueue.sv:71]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/PeripheryBus_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFIFOFixer_2.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFIFOFixer_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_5' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLXbar_5.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_5' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLXbar_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_6.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_11' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_11.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_14' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_14.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_14' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_14.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_11' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_11.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_12' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_12.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Queue_12' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_12.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_6.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLAtomicAutomata_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLAtomicAutomata_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ErrorDeviceWrapper.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLError.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_13' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_13.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_7' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_7.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_7' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_7.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_13' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_13.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLError.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_7.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_14' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_14.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_8' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_8.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_8' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_8.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_14' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_14.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_7.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ErrorDeviceWrapper.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_14' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_14.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_8' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_8.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_9' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_9.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_9' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_9.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_8' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_8.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_14' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_14.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_15' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_15.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_9' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_9.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_10' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_10.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_10' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_10.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_9' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_9.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_15' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_15.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_17' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_17.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_10' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_10.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_11' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_11.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_11' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_11.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_10' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_10.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_17' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_17.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_18' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_18.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_11' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_11.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_12' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_12.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_12' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_12.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_11' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_11.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_18' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_18.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_19' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_19.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFIFOFixer_3.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFIFOFixer_3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_12' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_12.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_13' [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_13.sv:71]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Repeater_13' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Repeater_13.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_12' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLFragmenter_12.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_10' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/ram_combMem_10.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_16' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Queue_16.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLBuffer_9.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_19' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLInterconnectCoupler_19.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_1' (0#1) [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/PeripheryBus_1.sv:71]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/aes_bb.v:233]
	Parameter N_width bound to: 8 - type: integer 
	Parameter N_width bound to: 8 - type: integer 
	Parameter N_width bound to: 128 - type: integer 
	Parameter N_width bound to: 128 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.top.mems.v:302]
WARNING: [Synth 8-6014] Unused sequential element s2_vaddr_r_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/DCache.sv:903]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.top.mems.v:399]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.top.mems.v:496]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rxs1_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:661]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:682]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:683]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:741]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:742]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:744]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:745]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:771]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:772]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:774]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:775]
WARNING: [Synth 8-6014] Unused sequential element rocc_blocked_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:832]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:834]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_1_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:837]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:839]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_1_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:842]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-7137] Register idn_Round_reg in module ExpandKey has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/aes_bb.v:203]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.model.mems.v:240]
WARNING: [Synth 8-7129] Port R0_en in module ram_combMem_2_Arty100TDDRHarness_UNIQUIFIED is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_combMem_2_Arty100TDDRHarness_UNIQUIFIED is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_combMem_11_Arty100TDDRHarness_UNIQUIFIED is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_combMem_11_Arty100TDDRHarness_UNIQUIFIED is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_combMem_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_combMem_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_combMem_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_combMem_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module JtagBypassChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_chainIn_update in module JtagBypassChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_chainIn_update in module CaptureChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[20] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[19] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[18] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[17] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[16] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[15] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[14] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[13] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[12] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[11] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[10] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[9] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[8] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[7] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[6] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[5] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[4] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[3] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[2] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[1] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[0] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[20] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[19] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[18] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[17] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[16] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[15] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[14] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[13] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[12] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[2] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[1] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[0] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[7] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[6] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[5] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[4] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[3] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[2] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[1] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[63] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[62] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[61] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[60] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[59] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[58] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[57] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[56] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[55] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[54] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[53] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[52] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[51] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[50] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[49] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[48] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[47] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[46] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[45] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[44] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[43] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[42] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[41] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[40] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[39] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[38] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[37] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[36] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[35] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[34] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[33] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[32] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[31] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[30] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[29] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[28] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[27] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[26] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[25] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[24] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[23] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[22] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[21] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[20] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[19] in module TileClockGater is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.734 ; gain = 747.426 ; free physical = 7368 ; free virtual = 112021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2590.547 ; gain = 765.238 ; free physical = 7362 ; free virtual = 112017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2590.547 ; gain = 765.238 ; free physical = 7362 ; free virtual = 112017
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2590.547 ; gain = 0.000 ; free physical = 7352 ; free virtual = 112002
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-config.xdc]
Finished Parsing XDC File [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-config.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-config.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty100TDDRHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty100TDDRHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'jd_2'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports jd_2]'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw_0'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_1'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_2'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_3'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_b'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_g'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_r'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_b'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_g'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_r'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_1'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_2'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_3'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_0'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_1'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_2'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_3'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_0'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_1'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_2'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_3'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_4'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_5'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_6'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_7'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_0'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_1'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_2'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_3'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_4'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_5'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_6'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_7'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_0'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_1'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_2'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_4'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_5'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_6'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd_out'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd_in'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_0'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_1'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_2'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_3'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_4'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_5'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_6'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_7'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_8'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_9'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_10'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_11'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_12'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_13'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_14'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_15'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_16'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_17'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_18'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io_19'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_miso'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_mosi'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_sck'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_ss'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_rst'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_sck'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_sck'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:215]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports qspi_sck]'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:215]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qspi_cs'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_0'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_1'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_2'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_3'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_2'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Finished Parsing XDC File [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/tmp/HCMUSTProject/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty100TDDRHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty100TDDRHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.sdc]
WARNING: [Vivado 12-508] No pins matched 'harnessSysPLL/clk_out1'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.sdc:7]
Finished Parsing XDC File [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty100TDDRHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty100TDDRHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc]
WARNING: [Vivado 12-584] No ports matched 'jtag_srst_n'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_srst_n'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_srst_n'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports uart_rxd]]'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports uart2_rxd]]'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:63]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdio_spi_dat_0]]'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:66]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdio_spi_dat_1]]'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdio_spi_dat_2]]'. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty100TDDRHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty100TDDRHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.266 ; gain = 0.000 ; free physical = 7289 ; free virtual = 111939
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2748.188 ; gain = 0.000 ; free physical = 7287 ; free virtual = 111937
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2748.188 ; gain = 922.879 ; free physical = 6141 ; free virtual = 110788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2750.191 ; gain = 924.883 ; free physical = 6140 ; free virtual = 110788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 24).
Applied set_property IOB = TRUE for chiptop0/system/uartClockDomainWrapper_1/uart_0/txm/out_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 30).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 33).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 33).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 33).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 36).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 36).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 36).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 39).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 39).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 39).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 42).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 42).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 42).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 45).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 45).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 45).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 48).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 48).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 48).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 51).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 51).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 51).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 54).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 54).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 54).
Applied set_property IOB = TRUE for chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 57).
Applied set_property IOB = TRUE for chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 60).
Applied set_property IOB = TRUE for chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg. (constraint file  /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig.shell.xdc, line 72).
Applied set_property KEEP = true for reset. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2750.191 ; gain = 924.883 ; free physical = 6120 ; free virtual = 110768
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLAtomicAutomata.sv:289]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLAtomicAutomata_1.sv:296]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore2_addr_reg' and it is trimmed from '34' to '13' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/DCache.sv:600]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore1_addr_reg' and it is trimmed from '34' to '13' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/DCache.sv:600]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_fmt_reg' and it is trimmed from '2' to '1' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/FPToInt.sv:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'inPipe_bits_rm_reg' and it is trimmed from '3' to '2' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/FPToFP.sv:98]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/FPU.sv:226]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '28' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/FPU.sv:156]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:789]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:761]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/Rocket.sv:761]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPIFlashMap'
WARNING: [Synth 8-3936] Found unconnected internal register 'a_address_reg' and it is trimmed from '30' to '25' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLSPIFlash.sv:311]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AES_Controller'
WARNING: [Synth 8-3936] Found unconnected internal register 'd_address_reg' and it is trimmed from '32' to '12' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLRAM.sv:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_address_reg' and it is trimmed from '32' to '12' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/TLRAM.sv:187]
WARNING: [Synth 8-6430] The Block RAM "split_data_arrays_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "split_data_arrays_0_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                         00000001 |                              000
                 iSTATE6 |                         00000100 |                              001
                 iSTATE5 |                         00001000 |                              010
                 iSTATE1 |                         00100000 |                              011
                 iSTATE4 |                         00000010 |                              100
                 iSTATE0 |                         01000000 |                              101
                 iSTATE3 |                         00010000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SPIFlashMap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_Idle |                            00001 |                              000
               s_Round_0 |                            00010 |                              001
             s_Round_1_9 |                            00100 |                              010
               s_Round_f |                            01000 |                              011
                  s_Done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'AES_Controller'
WARNING: [Synth 8-6430] The Block RAM "split_mem_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2750.191 ; gain = 924.883 ; free physical = 4297 ; free virtual = 108904
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_entries_barrier'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/entries_barrier'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/intsource_1' (IntSyncCrossingSource_1) to 'chiptop0/system/tile_prci_domain/intsource_3'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/gpioClockDomainWrapper/gpio_0/poeReg' (AsyncResetRegVec_w8_i0) to 'chiptop0/system/gpioClockDomainWrapper/gpio_0/iofEnReg'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   73 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 7     
	   3 Input   64 Bit       Adders := 2     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   51 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   2 Input   34 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 8     
	   2 Input   29 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 8     
	   4 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 23    
	   3 Input    3 Bit       Adders := 25    
	   2 Input    3 Bit       Adders := 63    
	   2 Input    2 Bit       Adders := 38    
	   3 Input    2 Bit       Adders := 6     
	   4 Input    2 Bit       Adders := 2     
	   5 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 55    
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 6     
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 12    
	   2 Input     29 Bit         XORs := 16    
	   2 Input     18 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 22    
	   5 Input      8 Bit         XORs := 6     
	   3 Input      8 Bit         XORs := 10    
	   4 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 12    
	   2 Input      4 Bit         XORs := 51    
	   2 Input      3 Bit         XORs := 26    
	   2 Input      2 Bit         XORs := 48    
	   2 Input      1 Bit         XORs := 1703  
	   3 Input      1 Bit         XORs := 538   
	   4 Input      1 Bit         XORs := 72    
	   6 Input      1 Bit         XORs := 72    
	   8 Input      1 Bit         XORs := 48    
	   7 Input      1 Bit         XORs := 24    
	  10 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 8     
	  12 Input      1 Bit         XORs := 48    
	   5 Input      1 Bit         XORs := 32    
	  11 Input      1 Bit         XORs := 16    
	  14 Input      1 Bit         XORs := 8     
	   9 Input      1 Bit         XORs := 16    
+---Registers : 
	              164 Bit    Registers := 2     
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 14    
	              107 Bit    Registers := 1     
	              102 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 31    
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               34 Bit    Registers := 18    
	               33 Bit    Registers := 42    
	               32 Bit    Registers := 30    
	               31 Bit    Registers := 6     
	               30 Bit    Registers := 9     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 25    
	                8 Bit    Registers := 192   
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 41    
	                4 Bit    Registers := 141   
	                3 Bit    Registers := 164   
	                2 Bit    Registers := 68    
	                1 Bit    Registers := 1311  
+---Multipliers : 
	              73x73  Multipliers := 1     
+---RAMs : 
	               8K Bit	(1024 X 8 bit)          RAMs := 8     
	               8K Bit	(256 X 32 bit)          RAMs := 2     
	               4K Bit	(512 X 8 bit)          RAMs := 8     
	              704 Bit	(32 X 22 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 1056 Bit        Muxes := 1     
	   2 Input  164 Bit        Muxes := 2     
	   2 Input  130 Bit        Muxes := 3     
	   2 Input  128 Bit        Muxes := 16    
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 116   
	   4 Input   64 Bit        Muxes := 7     
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 24    
	   2 Input   33 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 54    
	   2 Input   31 Bit        Muxes := 7     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 3     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   25 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 7     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 10    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 34    
	   2 Input    8 Bit        Muxes := 383   
	   4 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 14    
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 71    
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 74    
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 236   
	   8 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 98    
	   3 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 3     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 663   
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 7     
	  12 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP _GEN0, operation Mode is: A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: PCIN+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: PCIN+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: PCIN+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: PCIN+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: PCIN+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: PCIN+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_b1, operation Mode is: A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_b1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_b1.
WARNING: [Synth 8-3936] Found unconnected internal register 'inDes/data_37_reg' and it is trimmed from '4' to '3' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/GenericDeserializer.sv:211]
WARNING: [Synth 8-3936] Found unconnected internal register 'inDes/data_26_reg' and it is trimmed from '4' to '3' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/GenericDeserializer.sv:189]
WARNING: [Synth 8-3936] Found unconnected internal register 'error/a/ram_ext/Memory_reg' and it is trimmed from '102' to '15' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'inDes/data_37_reg' and it is trimmed from '4' to '3' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/GenericDeserializer_Arty100TDDRHarness_UNIQUIFIED.sv:211]
WARNING: [Synth 8-3936] Found unconnected internal register 'inDes/data_26_reg' and it is trimmed from '4' to '3' bits. [/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/gen-collateral/GenericDeserializer_Arty100TDDRHarness_UNIQUIFIED.sv:189]
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "tile_reset_domain_tilei_1/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "tile_reset_domain_tilei_1/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "tile_reset_domain_tilei_1/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "tile_reset_domain_tilei_1/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "tile_reset_domain_tilei_1/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "tile_reset_domain_tilei_1/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "tile_reset_domain_tilei_1/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "tile_reset_domain_tilei_1/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Arty100TDDRHarness/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Arty100TDDRHarness/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Arty100TDDRHarness/ram/srams/mem/mem_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Arty100TDDRHarness/ram/srams/mem/mem_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Arty100TDDRHarness/ram/srams/mem/mem_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Arty100TDDRHarness/ram/srams/mem/mem_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Arty100TDDRHarness/ram/srams/mem/mem_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Arty100TDDRHarness/ram/srams/mem/mem_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Arty100TDDRHarness/ram/srams/mem/mem_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Arty100TDDRHarness/ram/srams/mem/mem_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/srams/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (qspi_0/flash/FSM_onehot_state_reg[7]) is unused and will be removed from module ClockSinkDomain_5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:29 ; elapsed = 00:06:44 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 263 ; free virtual = 106438
---------------------------------------------------------------------------------
 Sort Area is RocketTile__GB0 _GEN0_8 : 0 0 : 3475 13938 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_8 : 0 1 : 3494 13938 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_8 : 0 2 : 3475 13938 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_8 : 0 3 : 3494 13938 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_6 : 0 0 : 3137 13243 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_6 : 0 1 : 3475 13243 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_6 : 0 2 : 3494 13243 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_6 : 0 3 : 3137 13243 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_4 : 0 0 : 3137 12905 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_4 : 0 1 : 3137 12905 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_4 : 0 2 : 3494 12905 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_4 : 0 3 : 3137 12905 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_0 : 0 0 : 3137 12586 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_0 : 0 1 : 3156 12586 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_0 : 0 2 : 3137 12586 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_0 : 0 3 : 3156 12586 : Used 1 time 0
 Sort Area is RocketTile__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_b1_c : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is RocketTile__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_b1_c : 0 1 : 1314 4760 : Used 1 time 0
 Sort Area is RocketTile__GB0 _GEN0_a : 0 0 : 1207 1207 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+--------------+---------------+----------------+
|Module Name       | RTL Object   | Depth x Width | Implemented As | 
+------------------+--------------+---------------+----------------+
|TLROM             | _GEN         | 1024x64       | LUT            | 
|ClockSinkDomain_1 | bootrom/_GEN | 1024x64       | LUT            | 
+------------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                           | RTL Object                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_0/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_1/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_2/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_3/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_4/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_5/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_6/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_7/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                               | RTL Object                                                                                     | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|tile_reset_domain_tilei_1/core                            | rf_ext/Memory_reg                                                                              | Implied   | 32 x 64              | RAM32M x 22  | 
|Arty100TDDRHarness                                        | frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg                                    | Implied   | 32 x 22              | RAM32M x 4   | 
|Arty100TDDRHarness                                        | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 115              | RAM32M x 20  | 
|Arty100TDDRHarness                                        | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 78               | RAM32M x 13  | 
|Arty100TDDRHarness                                        | buffer_1/x1_a_q/ram_ext/Memory_reg                                                             | Implied   | 2 x 118              | RAM32M x 20  | 
|Arty100TDDRHarness                                        | buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                                     | Implied   | 2 x 80               | RAM32M x 14  | 
|systemi_4/subsystem_pbus/coupler_to_device_named_qspi_0_1 | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 8 x 45               | RAM32M x 8   | 
|systemi_4/subsystem_pbus                                  | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 118              | RAM32M x 20  | 
|systemi_4/subsystem_pbus                                  | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 80               | RAM32M x 14  | 
|systemi_4/subsystem_pbus                                  | buffer_1/x1_a_q/ram_ext/Memory_reg                                                             | Implied   | 2 x 118              | RAM32M x 20  | 
|systemi_4/subsystem_pbus                                  | buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                                     | Implied   | 2 x 80               | RAM32M x 14  | 
|systemi_4/spiClockDomainWrapper                           | spi_0/fifo/txq/ram_ext/Memory_reg                                                              | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_4/spiClockDomainWrapper                           | spi_0/fifo/rxq/ram_ext/Memory_reg                                                              | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_4/qspiClockDomainWrapper                          | qspi_0/fifo/rxq/ram_ext/Memory_reg                                                             | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_4/qspiClockDomainWrapper                          | qspi_0/fifo/txq/ram_ext/Memory_reg                                                             | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_4/subsystem_cbus                                  | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 120              | RAM32M x 20  | 
|systemi_4/subsystem_cbus                                  | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 81               | RAM32M x 14  | 
|systemi_4/subsystem_cbus/wrapped_error_device             | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 102              | RAM32M x 17  | 
|systemi_4/subsystem_cbus/wrapped_error_device             | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 81               | RAM32M x 14  | 
|systemi_4/subsystem_cbus/coupler_to_prci_ctrl             | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 107              | RAM32M x 18  | 
|systemi_4/subsystem_cbus/coupler_to_prci_ctrl             | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 80               | RAM32M x 14  | 
|systemi_4/subsystem_l2_wrapper                            | broadcast_1/TLBroadcastTracker_1/o_data/ram_ext/Memory_reg                                     | Implied   | 8 x 72               | RAM32M x 12  | 
|systemi_4/subsystem_l2_wrapper                            | broadcast_1/TLBroadcastTracker_2/o_data/ram_ext/Memory_reg                                     | Implied   | 8 x 72               | RAM32M x 12  | 
|systemi_4/subsystem_l2_wrapper                            | broadcast_1/TLBroadcastTracker_3/o_data/ram_ext/Memory_reg                                     | Implied   | 8 x 72               | RAM32M x 12  | 
|systemi_4/subsystem_l2_wrapper                            | broadcast_1/TLBroadcastTracker/o_data/ram_ext/Memory_reg                                       | Implied   | 8 x 72               | RAM32M x 12  | 
|systemi_4/uartClockDomainWrapper_1                        | uart_0/txq/ram_ext/Memory_reg                                                                  | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_4/uartClockDomainWrapper_1                        | uart_0/rxq/ram_ext/Memory_reg                                                                  | Implied   | 8 x 8                | RAM32M x 2   | 
|Arty100TDDRHarness                                        | subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg         | Implied   | 2 x 119              | RAM32M x 20  | 
|Arty100TDDRHarness                                        | subsystem_fbus_buffer/x1_a_q/ram_ext/Memory_reg                                                | Implied   | 2 x 119              | RAM32M x 20  | 
|Arty100TDDRHarness                                        | subsystem_fbus_buffer_1/x1_a_q/ram_ext/Memory_reg                                              | Implied   | 2 x 121              | RAM32M x 21  | 
|Arty100TDDRHarness                                        | subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                      | Implied   | 2 x 82               | RAM32M x 14  | 
|Arty100TDDRHarness                                        | subsystem_fbus_buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                        | Implied   | 2 x 81               | RAM32M x 14  | 
|Arty100TDDRHarness                                        | subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_ext/Memory_reg | Implied   | 2 x 81               | RAM32M x 14  | 
|Arty100TDDRHarness                                        | uartClockDomainWrapper/uart_0/txq/ram_ext/Memory_reg                                           | Implied   | 8 x 8                | RAM32M x 2   | 
|Arty100TDDRHarness                                        | uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg                                           | Implied   | 8 x 8                | RAM32M x 2   | 
|Arty100TDDRHarness                                        | ram/buffer/x1_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 123              | RAM32M x 21  | 
|Arty100TDDRHarness                                        | ram/buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                   | Implied   | 2 x 85               | RAM32M x 15  | 
|Arty100TDDRHarness                                        | ram/buffer_1/x1_a_q/ram_ext/Memory_reg                                                         | Implied   | 2 x 116              | RAM32M x 20  | 
|Arty100TDDRHarness                                        | ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                                 | Implied   | 2 x 77               | RAM32M x 13  | 
+----------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv          | A2*B2            | 23     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A2*B2       | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A2*B2       | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:36 ; elapsed = 00:06:52 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 269 ; free virtual = 106439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:44 ; elapsed = 00:07:00 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 265 ; free virtual = 106441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                           | RTL Object                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tile_reset_domain_tilei_1/dcache/data | data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg                     | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_0/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_1/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_2/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_3/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_4/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_5/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_6/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Arty100TDDRHarness                    | ram/srams/mem/mem_ext/mem_0_7/ram_reg                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                               | RTL Object                                                                                     | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|tile_reset_domain_tilei_1/core                            | rf_ext/Memory_reg                                                                              | Implied   | 32 x 64              | RAM32M x 22  | 
|Arty100TDDRHarness                                        | frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg                                    | Implied   | 32 x 22              | RAM32M x 4   | 
|Arty100TDDRHarness                                        | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 115              | RAM32M x 20  | 
|Arty100TDDRHarness                                        | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 78               | RAM32M x 13  | 
|Arty100TDDRHarness                                        | buffer_1/x1_a_q/ram_ext/Memory_reg                                                             | Implied   | 2 x 118              | RAM32M x 20  | 
|Arty100TDDRHarness                                        | buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                                     | Implied   | 2 x 80               | RAM32M x 14  | 
|systemi_4/subsystem_pbus/coupler_to_device_named_qspi_0_1 | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 8 x 45               | RAM32M x 8   | 
|systemi_4/subsystem_pbus                                  | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 118              | RAM32M x 20  | 
|systemi_4/subsystem_pbus                                  | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 80               | RAM32M x 14  | 
|systemi_4/subsystem_pbus                                  | buffer_1/x1_a_q/ram_ext/Memory_reg                                                             | Implied   | 2 x 118              | RAM32M x 20  | 
|systemi_4/subsystem_pbus                                  | buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                                     | Implied   | 2 x 80               | RAM32M x 14  | 
|systemi_4/spiClockDomainWrapper                           | spi_0/fifo/txq/ram_ext/Memory_reg                                                              | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_4/spiClockDomainWrapper                           | spi_0/fifo/rxq/ram_ext/Memory_reg                                                              | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_4/qspiClockDomainWrapper                          | qspi_0/fifo/rxq/ram_ext/Memory_reg                                                             | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_4/qspiClockDomainWrapper                          | qspi_0/fifo/txq/ram_ext/Memory_reg                                                             | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_4/subsystem_cbus                                  | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 120              | RAM32M x 20  | 
|systemi_4/subsystem_cbus                                  | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 81               | RAM32M x 14  | 
|systemi_4/subsystem_cbus/wrapped_error_device             | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 102              | RAM32M x 17  | 
|systemi_4/subsystem_cbus/wrapped_error_device             | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 81               | RAM32M x 14  | 
|systemi_4/subsystem_cbus/coupler_to_prci_ctrl             | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 107              | RAM32M x 18  | 
|systemi_4/subsystem_cbus/coupler_to_prci_ctrl             | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 80               | RAM32M x 14  | 
|systemi_4/subsystem_l2_wrapper                            | broadcast_1/TLBroadcastTracker_1/o_data/ram_ext/Memory_reg                                     | Implied   | 8 x 72               | RAM32M x 12  | 
|systemi_4/subsystem_l2_wrapper                            | broadcast_1/TLBroadcastTracker_2/o_data/ram_ext/Memory_reg                                     | Implied   | 8 x 72               | RAM32M x 12  | 
|systemi_4/subsystem_l2_wrapper                            | broadcast_1/TLBroadcastTracker_3/o_data/ram_ext/Memory_reg                                     | Implied   | 8 x 72               | RAM32M x 12  | 
|systemi_4/subsystem_l2_wrapper                            | broadcast_1/TLBroadcastTracker/o_data/ram_ext/Memory_reg                                       | Implied   | 8 x 72               | RAM32M x 12  | 
|systemi_4/uartClockDomainWrapper_1                        | uart_0/txq/ram_ext/Memory_reg                                                                  | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_4/uartClockDomainWrapper_1                        | uart_0/rxq/ram_ext/Memory_reg                                                                  | Implied   | 8 x 8                | RAM32M x 2   | 
|Arty100TDDRHarness                                        | subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg         | Implied   | 2 x 119              | RAM32M x 20  | 
|Arty100TDDRHarness                                        | subsystem_fbus_buffer/x1_a_q/ram_ext/Memory_reg                                                | Implied   | 2 x 119              | RAM32M x 20  | 
|Arty100TDDRHarness                                        | subsystem_fbus_buffer_1/x1_a_q/ram_ext/Memory_reg                                              | Implied   | 2 x 121              | RAM32M x 21  | 
|Arty100TDDRHarness                                        | subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                      | Implied   | 2 x 82               | RAM32M x 14  | 
|Arty100TDDRHarness                                        | subsystem_fbus_buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                        | Implied   | 2 x 81               | RAM32M x 14  | 
|Arty100TDDRHarness                                        | subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_ext/Memory_reg | Implied   | 2 x 81               | RAM32M x 14  | 
|Arty100TDDRHarness                                        | uartClockDomainWrapper/uart_0/txq/ram_ext/Memory_reg                                           | Implied   | 8 x 8                | RAM32M x 2   | 
|Arty100TDDRHarness                                        | uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg                                           | Implied   | 8 x 8                | RAM32M x 2   | 
|Arty100TDDRHarness                                        | ram/buffer/x1_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 123              | RAM32M x 21  | 
|Arty100TDDRHarness                                        | ram/buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                   | Implied   | 2 x 85               | RAM32M x 15  | 
|Arty100TDDRHarness                                        | ram/buffer_1/x1_a_q/ram_ext/Memory_reg                                                         | Implied   | 2 x 116              | RAM32M x 20  | 
|Arty100TDDRHarness                                        | ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                                 | Implied   | 2 x 77               | RAM32M x 13  | 
+----------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram/srams/mem/mem_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram/srams/mem/mem_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram/srams/mem/mem_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram/srams/mem/mem_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram/srams/mem/mem_ext/mem_0_4/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram/srams/mem/mem_ext/mem_0_5/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram/srams/mem/mem_ext/mem_0_6/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram/srams/mem/mem_ext/mem_0_7/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:59 ; elapsed = 00:07:15 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 258 ; free virtual = 106396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[0]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:04 ; elapsed = 00:07:20 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 254 ; free virtual = 106413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:04 ; elapsed = 00:07:21 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 288 ; free virtual = 106415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:10 ; elapsed = 00:07:26 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 266 ; free virtual = 106420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:10 ; elapsed = 00:07:26 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 257 ; free virtual = 106420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:11 ; elapsed = 00:07:27 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 265 ; free virtual = 106420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:11 ; elapsed = 00:07:27 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 263 ; free virtual = 106420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Arty100TDDRHarness | chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sync_0_reg                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100TDDRHarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain/sync_0_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100TDDRHarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_1/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100TDDRHarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_2/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100TDDRHarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_3/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100TDDRHarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_4/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100TDDRHarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_5/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100TDDRHarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_6/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100TDDRHarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_7/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100TDDRHarness | chiptop0/system/subsystem_fbus_serdesser/outSer/data_reg[110]                               | 8      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|Arty100TDDRHarness | ram/serdesser/outSer/data_reg[110]                                                          | 8      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+-------------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv          | A'*B'          | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A'*B'          | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A'*B'     | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN>>17+A'*B' | 22     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A'*B'          | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN>>17+A'*B' | 22     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | A*B'           | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | PCIN>>17+A*B   | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   636|
|3     |DSP48E1  |    15|
|6     |LUT1     |   241|
|7     |LUT2     |  1789|
|8     |LUT3     |  2932|
|9     |LUT4     |  4294|
|10    |LUT5     |  5996|
|11    |LUT6     | 11006|
|12    |MUXF7    |  1090|
|13    |MUXF8    |   104|
|14    |RAM32M   |   433|
|15    |RAM32X1D |    18|
|16    |RAMB18E1 |    18|
|18    |SRL16E   |    17|
|19    |FDCE     |   648|
|20    |FDPE     |    25|
|21    |FDRE     | 11013|
|22    |FDSE     |   135|
|23    |LDC      |     1|
|24    |IBUF     |     8|
|25    |IOBUF    |    12|
|26    |OBUF     |     3|
|27    |OBUFT    |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:11 ; elapsed = 00:07:28 . Memory (MB): peak = 4099.051 ; gain = 2273.742 ; free physical = 260 ; free virtual = 106420
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:04 ; elapsed = 00:07:21 . Memory (MB): peak = 4102.961 ; gain = 2120.012 ; free physical = 5556 ; free virtual = 111731
Synthesis Optimization Complete : Time (s): cpu = 00:07:14 ; elapsed = 00:07:30 . Memory (MB): peak = 4102.961 ; gain = 2277.652 ; free physical = 5556 ; free virtual = 111731
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4102.961 ; gain = 0.000 ; free physical = 5469 ; free virtual = 111726
INFO: [Netlist 29-17] Analyzing 2327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4111.074 ; gain = 0.000 ; free physical = 5339 ; free virtual = 111734
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 464 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances
  LDC => LDCE: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 433 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances

Synth Design complete | Checksum: e63af050
INFO: [Common 17-83] Releasing license: Synthesis
296 Infos, 273 Warnings, 93 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:26 ; elapsed = 00:07:41 . Memory (MB): peak = 4111.074 ; gain = 2643.711 ; free physical = 5321 ; free virtual = 111735
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8921.999; main = 3433.536; forked = 5668.100
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 14094.496; main = 4111.078; forked = 9995.441
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4117.086 ; gain = 0.000 ; free physical = 5310 ; free virtual = 111735
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/Arty100TDDRHarness.runs/synth_1/Arty100TDDRHarness.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Arty100TDDRHarness_utilization_synth.rpt -pb Arty100TDDRHarness_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 16:32:06 2024...
