<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p159" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_159{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_159{left:573px;bottom:1130px;}
#t3_159{left:573px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.02px;}
#t4_159{left:83px;bottom:81px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t5_159{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t6_159{left:138px;bottom:967px;letter-spacing:0.13px;}
#t7_159{left:206px;bottom:967px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8_159{left:804px;bottom:967px;letter-spacing:-0.16px;}
#t9_159{left:138px;bottom:932px;letter-spacing:0.12px;}
#ta_159{left:204px;bottom:932px;letter-spacing:0.07px;word-spacing:0.03px;}
#tb_159{left:138px;bottom:906px;letter-spacing:0.06px;word-spacing:0.06px;}
#tc_159{left:138px;bottom:873px;letter-spacing:0.11px;}
#td_159{left:226px;bottom:873px;letter-spacing:-0.15px;}
#te_159{left:350px;bottom:873px;}
#tf_159{left:370px;bottom:873px;letter-spacing:-0.15px;}
#tg_159{left:138px;bottom:847px;letter-spacing:0.13px;word-spacing:-0.02px;}
#th_159{left:326px;bottom:847px;letter-spacing:0.11px;}
#ti_159{left:340px;bottom:847px;letter-spacing:0.1px;word-spacing:0.01px;}
#tj_159{left:685px;bottom:847px;letter-spacing:0.16px;}
#tk_159{left:695px;bottom:847px;}
#tl_159{left:138px;bottom:821px;letter-spacing:0.08px;word-spacing:1.08px;}
#tm_159{left:318px;bottom:821px;letter-spacing:0.03px;}
#tn_159{left:365px;bottom:821px;}
#to_159{left:370px;bottom:821px;letter-spacing:0.01px;}
#tp_159{left:411px;bottom:821px;letter-spacing:0.04px;word-spacing:1.18px;}
#tq_159{left:489px;bottom:821px;letter-spacing:0.18px;}
#tr_159{left:530px;bottom:821px;letter-spacing:0.11px;word-spacing:1.06px;}
#ts_159{left:787px;bottom:821px;letter-spacing:0.16px;}
#tt_159{left:836px;bottom:821px;letter-spacing:0.11px;}
#tu_159{left:138px;bottom:802px;letter-spacing:0.11px;word-spacing:-0.39px;}
#tv_159{left:272px;bottom:802px;letter-spacing:0.14px;}
#tw_159{left:323px;bottom:802px;letter-spacing:0.1px;word-spacing:-0.37px;}
#tx_159{left:796px;bottom:802px;letter-spacing:0.18px;}
#ty_159{left:841px;bottom:802px;letter-spacing:0.07px;}
#tz_159{left:138px;bottom:784px;letter-spacing:0.11px;word-spacing:0.31px;}
#t10_159{left:505px;bottom:784px;letter-spacing:0.17px;}
#t11_159{left:551px;bottom:784px;letter-spacing:0.11px;word-spacing:0.32px;}
#t12_159{left:138px;bottom:766px;letter-spacing:0.11px;word-spacing:0.86px;}
#t13_159{left:715px;bottom:766px;letter-spacing:0.22px;}
#t14_159{left:751px;bottom:766px;letter-spacing:0.1px;word-spacing:0.85px;}
#t15_159{left:138px;bottom:747px;letter-spacing:0.11px;word-spacing:0.01px;}
#t16_159{left:138px;bottom:721px;letter-spacing:0.11px;word-spacing:0.44px;}
#t17_159{left:783px;bottom:721px;letter-spacing:0.15px;}
#t18_159{left:838px;bottom:719px;letter-spacing:0.13px;}
#t19_159{left:138px;bottom:700px;letter-spacing:0.11px;word-spacing:0.72px;}
#t1a_159{left:265px;bottom:700px;letter-spacing:0.15px;}
#t1b_159{left:329px;bottom:698px;letter-spacing:0.13px;}
#t1c_159{left:351px;bottom:700px;letter-spacing:0.1px;word-spacing:0.76px;}
#t1d_159{left:721px;bottom:700px;letter-spacing:0.17px;}
#t1e_159{left:739px;bottom:700px;letter-spacing:0.07px;}
#t1f_159{left:762px;bottom:700px;letter-spacing:0.14px;}
#t1g_159{left:778px;bottom:700px;letter-spacing:0.17px;}
#t1h_159{left:797px;bottom:700px;letter-spacing:0.17px;}
#t1i_159{left:820px;bottom:700px;letter-spacing:0.12px;}
#t1j_159{left:138px;bottom:679px;letter-spacing:0.1px;word-spacing:-0.13px;}
#t1k_159{left:412px;bottom:679px;letter-spacing:0.17px;}
#t1l_159{left:430px;bottom:679px;letter-spacing:0.17px;}
#t1m_159{left:452px;bottom:679px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t1n_159{left:138px;bottom:661px;letter-spacing:0.17px;}
#t1o_159{left:193px;bottom:658px;}
#t1p_159{left:214px;bottom:661px;letter-spacing:0.11px;}
#t1q_159{left:138px;bottom:632px;letter-spacing:0.12px;word-spacing:1.36px;}
#t1r_159{left:621px;bottom:632px;letter-spacing:0.17px;}
#t1s_159{left:639px;bottom:632px;letter-spacing:0.13px;word-spacing:1.37px;}
#t1t_159{left:138px;bottom:614px;letter-spacing:0.11px;}
#t1u_159{left:599px;bottom:614px;letter-spacing:0.17px;}
#t1v_159{left:627px;bottom:611px;letter-spacing:0.13px;}
#t1w_159{left:663px;bottom:614px;letter-spacing:0.13px;word-spacing:-0.09px;}
#t1x_159{left:138px;bottom:585px;letter-spacing:0.12px;word-spacing:3.4px;}
#t1y_159{left:138px;bottom:567px;letter-spacing:0.17px;}
#t1z_159{left:202px;bottom:564px;letter-spacing:0.13px;}
#t20_159{left:229px;bottom:567px;letter-spacing:0.11px;word-spacing:1.12px;}
#t21_159{left:694px;bottom:567px;letter-spacing:0.17px;}
#t22_159{left:722px;bottom:564px;letter-spacing:0.13px;}
#t23_159{left:751px;bottom:567px;letter-spacing:0.11px;word-spacing:1.13px;}
#t24_159{left:138px;bottom:545px;letter-spacing:0.11px;word-spacing:0.16px;}
#t25_159{left:530px;bottom:545px;letter-spacing:0.17px;}
#t26_159{left:594px;bottom:543px;letter-spacing:0.13px;}
#t27_159{left:616px;bottom:545px;letter-spacing:0.09px;word-spacing:0.12px;}
#t28_159{left:676px;bottom:545px;letter-spacing:0.15px;}
#t29_159{left:740px;bottom:543px;letter-spacing:0.13px;}
#t2a_159{left:766px;bottom:545px;letter-spacing:0.1px;word-spacing:0.18px;}
#t2b_159{left:138px;bottom:524px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2c_159{left:489px;bottom:524px;letter-spacing:0.17px;}
#t2d_159{left:507px;bottom:524px;letter-spacing:0.11px;}
#t2e_159{left:138px;bottom:506px;letter-spacing:0.1px;word-spacing:-0.25px;}
#t2f_159{left:372px;bottom:506px;letter-spacing:0.17px;}
#t2g_159{left:390px;bottom:506px;letter-spacing:0.11px;word-spacing:-0.27px;}
#t2h_159{left:777px;bottom:506px;letter-spacing:0.17px;}
#t2i_159{left:795px;bottom:506px;letter-spacing:0.13px;word-spacing:-0.26px;}
#t2j_159{left:138px;bottom:488px;letter-spacing:0.12px;word-spacing:1.83px;}
#t2k_159{left:498px;bottom:488px;letter-spacing:0.17px;}
#t2l_159{left:517px;bottom:488px;letter-spacing:0.11px;word-spacing:1.86px;}
#t2m_159{left:138px;bottom:469px;letter-spacing:0.1px;word-spacing:1.62px;}
#t2n_159{left:138px;bottom:451px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2o_159{left:138px;bottom:425px;letter-spacing:0.11px;}
#t2p_159{left:568px;bottom:425px;letter-spacing:0.15px;}
#t2q_159{left:633px;bottom:423px;letter-spacing:0.13px;}
#t2r_159{left:655px;bottom:425px;}
#t2s_159{left:137px;bottom:389px;letter-spacing:0.11px;}
#t2t_159{left:137px;bottom:363px;letter-spacing:0.1px;word-spacing:0.85px;}
#t2u_159{left:758px;bottom:363px;letter-spacing:0.01px;}
#t2v_159{left:137px;bottom:344px;letter-spacing:0.17px;}
#t2w_159{left:183px;bottom:344px;letter-spacing:0.07px;}
#t2x_159{left:196px;bottom:344px;letter-spacing:0.16px;}
#t2y_159{left:209px;bottom:344px;letter-spacing:0.1px;word-spacing:-0.2px;}
#t2z_159{left:842px;bottom:344px;letter-spacing:0.06px;}
#t30_159{left:137px;bottom:326px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t31_159{left:137px;bottom:300px;letter-spacing:0.11px;word-spacing:0.33px;}
#t32_159{left:297px;bottom:300px;letter-spacing:0.09px;}
#t33_159{left:433px;bottom:300px;letter-spacing:0.03px;}
#t34_159{left:446px;bottom:300px;letter-spacing:0.17px;}
#t35_159{left:462px;bottom:300px;letter-spacing:0.12px;word-spacing:0.35px;}
#t36_159{left:811px;bottom:300px;letter-spacing:0.06px;}
#t37_159{left:825px;bottom:300px;letter-spacing:0.15px;}
#t38_159{left:138px;bottom:282px;letter-spacing:0.11px;word-spacing:0.3px;}
#t39_159{left:138px;bottom:263px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t3a_159{left:370px;bottom:263px;letter-spacing:0.09px;}
#t3b_159{left:138px;bottom:230px;letter-spacing:0.11px;}
#t3c_159{left:165px;bottom:189px;letter-spacing:-0.15px;}
#t3d_159{left:206px;bottom:189px;}
#t3e_159{left:227px;bottom:189px;letter-spacing:-0.17px;}
#t3f_159{left:284px;bottom:186px;letter-spacing:-0.02px;}
#t3g_159{left:165px;bottom:172px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t3h_159{left:193px;bottom:155px;letter-spacing:-0.16px;}
#t3i_159{left:193px;bottom:138px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t3j_159{left:267px;bottom:136px;}
#t3k_159{left:288px;bottom:138px;}
#t3l_159{left:299px;bottom:138px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3m_159{left:121px;bottom:1061px;letter-spacing:-0.16px;}
#t3n_159{left:231px;bottom:1061px;letter-spacing:-0.16px;}
#t3o_159{left:253px;bottom:1061px;letter-spacing:-0.16px;}
#t3p_159{left:341px;bottom:1061px;letter-spacing:-0.16px;}
#t3q_159{left:363px;bottom:1061px;letter-spacing:-0.16px;}
#t3r_159{left:451px;bottom:1061px;letter-spacing:-0.16px;}
#t3s_159{left:473px;bottom:1061px;letter-spacing:-0.16px;}
#t3t_159{left:561px;bottom:1061px;letter-spacing:-0.98px;}
#t3u_159{left:583px;bottom:1061px;letter-spacing:-0.16px;}
#t3v_159{left:806px;bottom:1061px;}
#t3w_159{left:165px;bottom:1033px;letter-spacing:-0.18px;}
#t3x_159{left:161px;bottom:1016px;letter-spacing:-0.13px;}
#t3y_159{left:294px;bottom:1033px;letter-spacing:-0.16px;}
#t3z_159{left:286px;bottom:1016px;letter-spacing:-0.26px;}
#t40_159{left:408px;bottom:1024px;letter-spacing:-0.07px;}
#t41_159{left:518px;bottom:1024px;letter-spacing:-0.09px;}
#t42_159{left:695px;bottom:1033px;}
#t43_159{left:657px;bottom:1016px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t44_159{left:178px;bottom:996px;}
#t45_159{left:300px;bottom:996px;}
#t46_159{left:410px;bottom:996px;}
#t47_159{left:520px;bottom:996px;}
#t48_159{left:693px;bottom:996px;letter-spacing:-0.97px;}

.s1_159{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_159{font-size:3px;font-family:Arial-Bold_10f;color:#7F7F7F;}
.s3_159{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
.s4_159{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_159{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_159{font-size:14px;font-family:Courier_10i;color:#000;}
.s7_159{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_159{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s9_159{font-size:14px;font-family:Wingdings3_10s;color:#000;}
.sa_159{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sb_159{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.sc_159{font-size:15px;font-family:Courier-Oblique_10p;color:#030;}
.sd_159{font-size:12px;font-family:Courier-Oblique_10p;color:#030;}
.se_159{font-size:15px;font-family:Courier_10i;color:#000;}
.sf_159{font-size:15px;font-family:Courier-Oblique_10p;color:#000;}
.sg_159{font-size:12px;font-family:Courier-Oblique_10p;color:#000;}
.sh_159{font-size:11px;font-family:Courier_10i;color:#000;}
.si_159{font-size:14px;font-family:TimesNewRomanPSMT_10k;color:#000;}
.sj_159{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sk_159{font-size:14px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.t.v0_159{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts159" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: Courier-Oblique_10p;
	src: url("fonts/Courier-Oblique_10p.woff") format("woff");
}

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10k;
	src: url("fonts/TimesNewRomanPSMT_10k.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_10s;
	src: url("fonts/Wingdings3_10s.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg159Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg159" style="-webkit-user-select: none;"><object width="935" height="1210" data="159/159.svg" type="image/svg+xml" id="pdf159" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_159" class="t s1_159">CTC1 </span><span id="t2_159" class="t v0_159 s2_159">I</span><span id="t3_159" class="t s3_159">Move Control Word to Floating Point </span>
<span id="t4_159" class="t s4_159">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t5_159" class="t s4_159">149 </span>
<span id="t6_159" class="t s5_159">Format: </span><span id="t7_159" class="t s6_159">CTC1 rt, fs </span><span id="t8_159" class="t s7_159">MIPS32 </span>
<span id="t9_159" class="t s5_159">Purpose: </span><span id="ta_159" class="t s8_159">Move Control Word to Floating Point </span>
<span id="tb_159" class="t s8_159">To copy a word from a GPR to an FPU control register. </span>
<span id="tc_159" class="t s5_159">Description: </span><span id="td_159" class="t s6_159">FP_Control[fs] </span><span id="te_159" class="t s9_159"> </span><span id="tf_159" class="t s6_159">GPR[rt] </span>
<span id="tg_159" class="t s8_159">Copy the low word from GPR </span><span id="th_159" class="t sa_159">rt </span><span id="ti_159" class="t s8_159">into the FP (coprocessor 1) control register indicated by </span><span id="tj_159" class="t sa_159">fs</span><span id="tk_159" class="t s8_159">. </span>
<span id="tl_159" class="t s8_159">Writing to the floating point </span><span id="tm_159" class="t sa_159">Control</span><span id="tn_159" class="t s8_159">/</span><span id="to_159" class="t sa_159">Status </span><span id="tp_159" class="t s8_159">register, the </span><span id="tq_159" class="t sb_159">FCSR</span><span id="tr_159" class="t s8_159">, causes the appropriate exception if any </span><span id="ts_159" class="t sb_159">Cause </span><span id="tt_159" class="t s8_159">bit </span>
<span id="tu_159" class="t s8_159">and its corresponding </span><span id="tv_159" class="t sb_159">Enable </span><span id="tw_159" class="t s8_159">bit are both set. The register is written before the exception occurs. Writing to </span><span id="tx_159" class="t sb_159">FEXR </span><span id="ty_159" class="t s8_159">to </span>
<span id="tz_159" class="t s8_159">set a cause bit whose enable bit is already set, or writing to </span><span id="t10_159" class="t sb_159">FENR </span><span id="t11_159" class="t s8_159">to set an enable bit whose cause bit is already set </span>
<span id="t12_159" class="t s8_159">causes the appropriate exception. The register is written before the exception occurs and the </span><span id="t13_159" class="t sb_159">EPC </span><span id="t14_159" class="t s8_159">register contains </span>
<span id="t15_159" class="t s8_159">the address of the CTC1 instruction. </span>
<span id="t16_159" class="t s8_159">The definition of this instruction has been extended in Release 5 to support user mode read and write of </span><span id="t17_159" class="t sc_159">Status </span>
<span id="t18_159" class="t sd_159">FR </span>
<span id="t19_159" class="t s8_159">under the control of </span><span id="t1a_159" class="t sc_159">Config5 </span>
<span id="t1b_159" class="t sd_159">UFR </span>
<span id="t1c_159" class="t s8_159">. This optional feature is meant to facilitate transition from </span><span id="t1d_159" class="t sc_159">FR</span><span id="t1e_159" class="t se_159">=0 </span><span id="t1f_159" class="t s8_159">to </span><span id="t1g_159" class="t sc_159">FR</span><span id="t1h_159" class="t se_159">=1 </span><span id="t1i_159" class="t s8_159">float- </span>
<span id="t1j_159" class="t s8_159">ing-point register modes in order to obsolete </span><span id="t1k_159" class="t sc_159">FR</span><span id="t1l_159" class="t se_159">=0 </span><span id="t1m_159" class="t s8_159">mode in a future architecture release. User code may set and clear </span>
<span id="t1n_159" class="t sc_159">Status </span>
<span id="t1o_159" class="t sd_159">FR </span>
<span id="t1p_159" class="t s8_159">without kernel intervention, providing kernel explicitly provides permission. </span>
<span id="t1q_159" class="t s8_159">This UFR facility is not supported in Release 6 since Release 6 only allows </span><span id="t1r_159" class="t sc_159">FR</span><span id="t1s_159" class="t s8_159">=1 mode. Accessing the UFR and </span>
<span id="t1t_159" class="t s8_159">UNFR registers causes a Reserved Instruction exception in Release 6 since </span><span id="t1u_159" class="t sf_159">FIR </span>
<span id="t1v_159" class="t sg_159">UFRP </span>
<span id="t1w_159" class="t s8_159">is always 0. </span>
<span id="t1x_159" class="t s8_159">The definition of this instruction has been extended in Release 6 to allow user code to read and modify the </span>
<span id="t1y_159" class="t sf_159">Config5 </span>
<span id="t1z_159" class="t sg_159">FRE </span>
<span id="t20_159" class="t s8_159">bit. Such modification is allowed when this bit is present (as indicated by </span><span id="t21_159" class="t sf_159">FIR </span>
<span id="t22_159" class="t sg_159">UFRP </span>
<span id="t23_159" class="t s8_159">) and user mode </span>
<span id="t24_159" class="t s8_159">modification of the bit is enabled by the kernel (as indicated by </span><span id="t25_159" class="t sf_159">Config5 </span>
<span id="t26_159" class="t sg_159">UFE </span>
<span id="t27_159" class="t s8_159">). Setting </span><span id="t28_159" class="t sf_159">Config5 </span>
<span id="t29_159" class="t sg_159">FRE </span>
<span id="t2a_159" class="t s8_159">to 1 causes all </span>
<span id="t2b_159" class="t s8_159">floating point instructions which are not compatible with </span><span id="t2c_159" class="t sf_159">FR</span><span id="t2d_159" class="t s8_159">=1 mode to take an Reserved Instruction exception. This </span>
<span id="t2e_159" class="t s8_159">makes it possible to run pre-Release 6 </span><span id="t2f_159" class="t sf_159">FR</span><span id="t2g_159" class="t s8_159">=0 floating point code on a Release 6 core which only supports </span><span id="t2h_159" class="t sf_159">FR</span><span id="t2i_159" class="t s8_159">=1 mode, </span>
<span id="t2j_159" class="t s8_159">provided the kernel has been set up to trap and emulate </span><span id="t2k_159" class="t sf_159">FR</span><span id="t2l_159" class="t s8_159">=0 behavior for these instructions. These instructions </span>
<span id="t2m_159" class="t s8_159">include floating-point arithmetic instructions that read/write single-precision registers, LWC1, SWC1, MTC1, and </span>
<span id="t2n_159" class="t s8_159">MFC1 instructions. </span>
<span id="t2o_159" class="t s8_159">The FRE facility uses COP1 register aliases FRE and NFRE to access </span><span id="t2p_159" class="t sf_159">Config5 </span>
<span id="t2q_159" class="t sg_159">FRE </span>
<span id="t2r_159" class="t s8_159">. </span>
<span id="t2s_159" class="t s5_159">Restrictions: </span>
<span id="t2t_159" class="t s8_159">There are a few control registers defined for the floating point unit. Prior to Release 6, the result is </span><span id="t2u_159" class="t s5_159">UNPREDICT- </span>
<span id="t2v_159" class="t s5_159">ABLE </span><span id="t2w_159" class="t s8_159">if </span><span id="t2x_159" class="t sa_159">fs </span><span id="t2y_159" class="t s8_159">specifies a register that does not exist. In Release 6 and later, a Reserved Instruction exception occurs if </span><span id="t2z_159" class="t sa_159">fs </span>
<span id="t30_159" class="t s8_159">specifies a register that does not exist. </span>
<span id="t31_159" class="t s8_159">Furthermore, the result is </span><span id="t32_159" class="t s5_159">UNPREDICTABLE </span><span id="t33_159" class="t s8_159">if </span><span id="t34_159" class="t sa_159">fd </span><span id="t35_159" class="t s8_159">specifies the UFR, UNFR, FRE and NFRE aliases, with </span><span id="t36_159" class="t sa_159">fs </span><span id="t37_159" class="t s8_159">any- </span>
<span id="t38_159" class="t s8_159">thing other than 00000, GPR[0]. Release 6 implementations and later are required to produce a Reserved Instruction </span>
<span id="t39_159" class="t s8_159">exception; software must assume it is </span><span id="t3a_159" class="t s5_159">UNPREDICTABLE. </span>
<span id="t3b_159" class="t s5_159">Operation: </span>
<span id="t3c_159" class="t s6_159">temp </span><span id="t3d_159" class="t s9_159"> </span><span id="t3e_159" class="t s6_159">GPR[rt] </span>
<span id="t3f_159" class="t sh_159">31..0 </span>
<span id="t3g_159" class="t s6_159">if (fs = 1 or fs = 4) then </span>
<span id="t3h_159" class="t s6_159">/* clear UFR or UNFR(CP1 Register 1)*/ </span>
<span id="t3i_159" class="t s6_159">if Config </span>
<span id="t3j_159" class="t sh_159">AR </span>
<span id="t3k_159" class="t si_159">≥ </span><span id="t3l_159" class="t s6_159">2 SignalException(ReservedInstruction) /* Release 6 traps */ endif </span>
<span id="t3m_159" class="t sj_159">31 </span><span id="t3n_159" class="t sj_159">26 </span><span id="t3o_159" class="t sj_159">25 </span><span id="t3p_159" class="t sj_159">21 </span><span id="t3q_159" class="t sj_159">20 </span><span id="t3r_159" class="t sj_159">16 </span><span id="t3s_159" class="t sj_159">15 </span><span id="t3t_159" class="t sj_159">11 </span><span id="t3u_159" class="t sj_159">10 </span><span id="t3v_159" class="t sj_159">0 </span>
<span id="t3w_159" class="t sk_159">COP1 </span>
<span id="t3x_159" class="t sk_159">010001 </span>
<span id="t3y_159" class="t sk_159">CT </span>
<span id="t3z_159" class="t sk_159">00110 </span>
<span id="t40_159" class="t sk_159">rt </span><span id="t41_159" class="t sk_159">fs </span>
<span id="t42_159" class="t sk_159">0 </span>
<span id="t43_159" class="t sk_159">000 0000 0000 </span>
<span id="t44_159" class="t sj_159">6 </span><span id="t45_159" class="t sj_159">5 </span><span id="t46_159" class="t sj_159">5 </span><span id="t47_159" class="t sj_159">5 </span><span id="t48_159" class="t sj_159">11 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
