Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jan 30 23:06:23 2020
| Host         : DESKTOP-4INRPJ4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gcd_core_timing_summary_routed.rpt -rpx gcd_core_timing_summary_routed.rpx
| Design       : gcd_core
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.790        0.000                      0                   46        0.173        0.000                      0                   46        3.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.790        0.000                      0                   46        0.173        0.000                      0                   46        3.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 dp1/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.237ns (34.086%)  route 2.392ns (65.914%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.754     5.422    dp1/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.878 r  dp1/x_reg[3]/Q
                         net (fo=11, routed)          1.160     7.039    dp1/x[3]
    SLICE_X42Y7          LUT4 (Prop_lut4_I2_O)        0.124     7.163 r  dp1/gcd_result_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.163    dp1/gcd_result_OBUF[7]_inst_i_10_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.696 f  dp1/gcd_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=9, routed)           0.634     8.330    fsm1/x_reg[6][0]
    SLICE_X38Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.454 r  fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.598     9.051    dp1/FSM_onehot_state_reg[6]_1
    SLICE_X38Y7          FDRE                                         r  dp1/x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    12.969    dp1/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  dp1/x_reg[6]/C
                         clock pessimism              0.431    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    12.841    dp1/x_reg[6]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 dp1/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.237ns (34.086%)  route 2.392ns (65.914%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.754     5.422    dp1/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.878 r  dp1/x_reg[3]/Q
                         net (fo=11, routed)          1.160     7.039    dp1/x[3]
    SLICE_X42Y7          LUT4 (Prop_lut4_I2_O)        0.124     7.163 r  dp1/gcd_result_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.163    dp1/gcd_result_OBUF[7]_inst_i_10_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.696 f  dp1/gcd_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=9, routed)           0.634     8.330    fsm1/x_reg[6][0]
    SLICE_X38Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.454 r  fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.598     9.051    dp1/FSM_onehot_state_reg[6]_1
    SLICE_X38Y7          FDRE                                         r  dp1/x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    12.969    dp1/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  dp1/x_reg[7]/C
                         clock pessimism              0.431    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    12.841    dp1/x_reg[7]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 dp1/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.298ns (36.319%)  route 2.276ns (63.681%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.754     5.422    dp1/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  dp1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.940 r  dp1/x_reg[0]/Q
                         net (fo=11, routed)          1.063     7.004    dp1/x[0]
    SLICE_X41Y6          LUT4 (Prop_lut4_I1_O)        0.124     7.128 r  dp1/y_diff_x1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.128    dp1/y_diff_x1_carry_i_8_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.660 f  dp1/y_diff_x1_carry/CO[3]
                         net (fo=9, routed)           0.637     8.296    fsm1/CO[0]
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.576     8.996    dp1/FSM_onehot_state_reg[5]
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[1]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    12.897    dp1/y_reg[1]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 dp1/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.298ns (36.319%)  route 2.276ns (63.681%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.754     5.422    dp1/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  dp1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.940 r  dp1/x_reg[0]/Q
                         net (fo=11, routed)          1.063     7.004    dp1/x[0]
    SLICE_X41Y6          LUT4 (Prop_lut4_I1_O)        0.124     7.128 r  dp1/y_diff_x1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.128    dp1/y_diff_x1_carry_i_8_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.660 f  dp1/y_diff_x1_carry/CO[3]
                         net (fo=9, routed)           0.637     8.296    fsm1/CO[0]
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.576     8.996    dp1/FSM_onehot_state_reg[5]
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[2]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    12.897    dp1/y_reg[2]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 dp1/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.298ns (36.319%)  route 2.276ns (63.681%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.754     5.422    dp1/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  dp1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.940 r  dp1/x_reg[0]/Q
                         net (fo=11, routed)          1.063     7.004    dp1/x[0]
    SLICE_X41Y6          LUT4 (Prop_lut4_I1_O)        0.124     7.128 r  dp1/y_diff_x1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.128    dp1/y_diff_x1_carry_i_8_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.660 f  dp1/y_diff_x1_carry/CO[3]
                         net (fo=9, routed)           0.637     8.296    fsm1/CO[0]
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.576     8.996    dp1/FSM_onehot_state_reg[5]
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[6]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    12.897    dp1/y_reg[6]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 dp1/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.298ns (36.319%)  route 2.276ns (63.681%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.754     5.422    dp1/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  dp1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.940 r  dp1/x_reg[0]/Q
                         net (fo=11, routed)          1.063     7.004    dp1/x[0]
    SLICE_X41Y6          LUT4 (Prop_lut4_I1_O)        0.124     7.128 r  dp1/y_diff_x1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.128    dp1/y_diff_x1_carry_i_8_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.660 f  dp1/y_diff_x1_carry/CO[3]
                         net (fo=9, routed)           0.637     8.296    fsm1/CO[0]
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.576     8.996    dp1/FSM_onehot_state_reg[5]
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[7]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    12.897    dp1/y_reg[7]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 dp1/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.237ns (34.086%)  route 2.392ns (65.914%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.754     5.422    dp1/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.878 r  dp1/x_reg[3]/Q
                         net (fo=11, routed)          1.160     7.039    dp1/x[3]
    SLICE_X42Y7          LUT4 (Prop_lut4_I2_O)        0.124     7.163 r  dp1/gcd_result_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.163    dp1/gcd_result_OBUF[7]_inst_i_10_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.696 f  dp1/gcd_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=9, routed)           0.634     8.330    fsm1/x_reg[6][0]
    SLICE_X38Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.454 r  fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.598     9.051    dp1/FSM_onehot_state_reg[6]_1
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    12.969    dp1/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[1]/C
                         clock pessimism              0.453    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X39Y7          FDRE (Setup_fdre_C_R)       -0.429    12.958    dp1/x_reg[1]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 dp1/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.237ns (34.086%)  route 2.392ns (65.914%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.754     5.422    dp1/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.878 r  dp1/x_reg[3]/Q
                         net (fo=11, routed)          1.160     7.039    dp1/x[3]
    SLICE_X42Y7          LUT4 (Prop_lut4_I2_O)        0.124     7.163 r  dp1/gcd_result_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.163    dp1/gcd_result_OBUF[7]_inst_i_10_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.696 f  dp1/gcd_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=9, routed)           0.634     8.330    fsm1/x_reg[6][0]
    SLICE_X38Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.454 r  fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.598     9.051    dp1/FSM_onehot_state_reg[6]_1
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    12.969    dp1/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[2]/C
                         clock pessimism              0.453    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X39Y7          FDRE (Setup_fdre_C_R)       -0.429    12.958    dp1/x_reg[2]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 dp1/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.237ns (34.086%)  route 2.392ns (65.914%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.754     5.422    dp1/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.878 r  dp1/x_reg[3]/Q
                         net (fo=11, routed)          1.160     7.039    dp1/x[3]
    SLICE_X42Y7          LUT4 (Prop_lut4_I2_O)        0.124     7.163 r  dp1/gcd_result_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.163    dp1/gcd_result_OBUF[7]_inst_i_10_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.696 f  dp1/gcd_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=9, routed)           0.634     8.330    fsm1/x_reg[6][0]
    SLICE_X38Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.454 r  fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.598     9.051    dp1/FSM_onehot_state_reg[6]_1
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    12.969    dp1/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  dp1/x_reg[3]/C
                         clock pessimism              0.453    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X39Y7          FDRE (Setup_fdre_C_R)       -0.429    12.958    dp1/x_reg[3]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 dp1/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.298ns (37.229%)  route 2.189ns (62.771%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.754     5.422    dp1/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  dp1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.940 r  dp1/x_reg[0]/Q
                         net (fo=11, routed)          1.063     7.004    dp1/x[0]
    SLICE_X41Y6          LUT4 (Prop_lut4_I1_O)        0.124     7.128 r  dp1/y_diff_x1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.128    dp1/y_diff_x1_carry_i_8_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.660 f  dp1/y_diff_x1_carry/CO[3]
                         net (fo=9, routed)           0.637     8.296    fsm1/CO[0]
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.489     8.909    dp1/FSM_onehot_state_reg[5]
    SLICE_X40Y8          FDRE                                         r  dp1/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/clk_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  dp1/y_reg[0]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X40Y8          FDRE (Setup_fdre_C_R)       -0.429    12.897    dp1/y_reg[0]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  3.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.160%)  route 0.123ns (39.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X41Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  fsm1/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.123     1.769    fsm1/xsel
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.045     1.814 r  fsm1/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    fsm1/FSM_onehot_state[4]_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    fsm1/in0
    SLICE_X42Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y8          FDRE (Hold_fdre_C_D)         0.120     1.641    fsm1/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.503    fsm1/in0
    SLICE_X39Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  fsm1/FSM_onehot_state_reg[6]/Q
                         net (fo=9, routed)           0.121     1.765    fsm1/FSM_onehot_state_reg_n_0_[6]
    SLICE_X38Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  fsm1/x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    dp1/p_1_in[0]
    SLICE_X38Y8          FDRE                                         r  dp1/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     2.019    dp1/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  dp1/x_reg[0]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.120     1.636    dp1/x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.503    fsm1/in0
    SLICE_X39Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  fsm1/FSM_onehot_state_reg[6]/Q
                         net (fo=9, routed)           0.125     1.769    fsm1/FSM_onehot_state_reg_n_0_[6]
    SLICE_X38Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  fsm1/x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    dp1/p_1_in[4]
    SLICE_X38Y8          FDRE                                         r  dp1/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     2.019    dp1/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  dp1/x_reg[4]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.121     1.637    dp1/x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.222%)  route 0.170ns (47.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.503    fsm1/in0
    SLICE_X39Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  fsm1/FSM_onehot_state_reg[5]/Q
                         net (fo=9, routed)           0.170     1.814    fsm1/FSM_onehot_state_reg_n_0_[5]
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.859 r  fsm1/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    dp1/FSM_onehot_state_reg[2]_4
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    dp1/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[2]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.092     1.633    dp1/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.076%)  route 0.171ns (47.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.503    fsm1/in0
    SLICE_X39Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  fsm1/FSM_onehot_state_reg[5]/Q
                         net (fo=9, routed)           0.171     1.815    fsm1/FSM_onehot_state_reg_n_0_[5]
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.860 r  fsm1/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    dp1/FSM_onehot_state_reg[2]_5
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    dp1/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[1]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.091     1.632    dp1/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.299%)  route 0.183ns (46.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X42Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  fsm1/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.183     1.852    fsm1/out0
    SLICE_X42Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.897 r  fsm1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    fsm1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X42Y10         FDSE                                         r  fsm1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     2.020    fsm1/in0
    SLICE_X42Y10         FDSE                                         r  fsm1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y10         FDSE (Hold_fdse_C_D)         0.120     1.640    fsm1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.760%)  route 0.187ns (47.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X42Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     1.669 f  fsm1/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.187     1.856    fsm1/out0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.045     1.901 r  fsm1/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.901    fsm1/FSM_onehot_state[3]_i_1_n_0
    SLICE_X42Y10         FDRE                                         r  fsm1/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     2.020    fsm1/in0
    SLICE_X42Y10         FDRE                                         r  fsm1/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.121     1.641    fsm1/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.850%)  route 0.220ns (54.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.503    fsm1/in0
    SLICE_X39Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  fsm1/FSM_onehot_state_reg[6]/Q
                         net (fo=9, routed)           0.220     1.863    fsm1/FSM_onehot_state_reg_n_0_[6]
    SLICE_X38Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.908 r  fsm1/x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.908    dp1/p_1_in[6]
    SLICE_X38Y7          FDRE                                         r  dp1/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     2.019    dp1/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  dp1/x_reg[6]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.120     1.639    dp1/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.402%)  route 0.224ns (54.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.503    fsm1/in0
    SLICE_X39Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  fsm1/FSM_onehot_state_reg[6]/Q
                         net (fo=9, routed)           0.224     1.867    fsm1/FSM_onehot_state_reg_n_0_[6]
    SLICE_X38Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.912 r  fsm1/x[7]_i_2/O
                         net (fo=1, routed)           0.000     1.912    dp1/p_1_in[7]
    SLICE_X38Y7          FDRE                                         r  dp1/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     2.019    dp1/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  dp1/x_reg[7]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.121     1.640    dp1/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.137%)  route 0.217ns (53.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.503    fsm1/in0
    SLICE_X39Y8          FDRE                                         r  fsm1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  fsm1/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.217     1.861    fsm1/ysel
    SLICE_X40Y7          LUT4 (Prop_lut4_I2_O)        0.045     1.906 r  fsm1/y[7]_i_2/O
                         net (fo=1, routed)           0.000     1.906    dp1/FSM_onehot_state_reg[2]
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    dp1/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  dp1/y_reg[7]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.092     1.633    dp1/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y8     dp1/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y7     dp1/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y7     dp1/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y7     dp1/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y8     dp1/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y8     dp1/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y7     dp1/x_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y7     dp1/x_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y8     dp1/y_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y8     dp1/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y7     dp1/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y7     dp1/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y7     dp1/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y8     dp1/x_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y8     dp1/x_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     dp1/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     dp1/x_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y8     fsm1/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y8     fsm1/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y8     dp1/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y7     dp1/x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y7     dp1/x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y7     dp1/x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y8     dp1/x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y8     dp1/x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     dp1/x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     dp1/x_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8     dp1/y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y7     dp1/y_reg[1]/C



