// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_circ_apfixed_16_3_0_s (
        ap_clk,
        ap_rst,
        z_V_read,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [14:0] z_V_read;
output  [15:0] ap_return;
input   ap_ce;

wire   [15:0] add_ln101_6_fu_462_p2;
reg   [15:0] add_ln101_6_reg_1591;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] select_ln101_11_fu_552_p3;
reg   [15:0] select_ln101_11_reg_1596;
wire  signed [14:0] select_ln101_12_fu_560_p3;
reg  signed [14:0] select_ln101_12_reg_1601;
wire   [14:0] select_ln101_13_fu_568_p3;
reg   [14:0] select_ln101_13_reg_1606;
reg   [9:0] tmp_14_reg_1612;
reg   [9:0] tmp_15_reg_1617;
wire   [15:0] add_ln101_14_fu_875_p2;
reg   [15:0] add_ln101_14_reg_1622;
wire   [15:0] select_ln101_23_fu_965_p3;
reg   [15:0] select_ln101_23_reg_1627;
wire   [15:0] select_ln101_24_fu_973_p3;
reg   [15:0] select_ln101_24_reg_1632;
wire   [14:0] select_ln101_25_fu_981_p3;
reg   [14:0] select_ln101_25_reg_1638;
reg   [5:0] tmp_30_reg_1644;
reg   [6:0] tmp_31_reg_1649;
wire   [15:0] add_ln101_22_fu_1283_p2;
reg   [15:0] add_ln101_22_reg_1654;
reg   [0:0] tmp_45_reg_1659;
wire   [15:0] select_ln101_36_fu_1373_p3;
reg   [15:0] select_ln101_36_reg_1664;
wire   [14:0] select_ln101_37_fu_1381_p3;
reg   [14:0] select_ln101_37_reg_1670;
reg   [1:0] tmp_46_reg_1676;
reg   [2:0] tmp_47_reg_1681;
wire  signed [14:0] z_V_read_cast_fu_154_p0;
wire    ap_block_pp0_stage0;
wire  signed [14:0] tmp_fu_158_p1;
wire   [0:0] tmp_fu_158_p3;
wire   [15:0] select_ln101_1_fu_166_p3;
wire  signed [15:0] z_V_read_cast_fu_154_p1;
wire   [15:0] add_ln101_fu_174_p2;
wire   [0:0] tmp_2_fu_220_p3;
wire   [15:0] add_ln101_1_fu_236_p2;
wire   [15:0] select_ln101_2_fu_228_p3;
wire   [0:0] tmp_1_fu_180_p3;
wire   [13:0] select_ln203_1_fu_196_p3;
wire   [13:0] select_ln203_3_fu_212_p3;
wire  signed [13:0] select_ln101_3_fu_248_p3;
wire   [12:0] select_ln203_fu_188_p3;
wire   [12:0] select_ln203_2_fu_204_p3;
wire   [12:0] select_ln101_4_fu_260_p3;
wire   [10:0] lshr_ln_fu_272_p4;
wire   [11:0] tmp_3_fu_286_p4;
wire   [15:0] add_ln101_2_fu_242_p2;
wire   [13:0] zext_ln1333_2_fu_268_p1;
wire  signed [13:0] sext_ln101_1_fu_296_p1;
wire  signed [14:0] sext_ln101_fu_256_p1;
wire   [14:0] zext_ln1333_fu_282_p1;
wire   [0:0] tmp_5_fu_332_p3;
wire   [15:0] add_ln101_3_fu_348_p2;
wire   [15:0] select_ln101_5_fu_340_p3;
wire   [0:0] tmp_4_fu_300_p3;
wire   [14:0] sub_ln203_fu_314_p2;
wire   [14:0] add_ln203_1_fu_326_p2;
wire   [13:0] add_ln203_fu_308_p2;
wire   [13:0] sub_ln203_1_fu_320_p2;
wire   [13:0] select_ln101_7_fu_368_p3;
wire   [10:0] tmp_6_fu_380_p4;
wire   [14:0] select_ln101_6_fu_360_p3;
wire   [11:0] tmp_7_fu_394_p4;
wire   [15:0] add_ln101_4_fu_354_p2;
wire   [14:0] zext_ln101_fu_376_p1;
wire  signed [14:0] sext_ln101_3_fu_404_p1;
wire   [14:0] zext_ln1333_1_fu_390_p1;
wire   [0:0] tmp_9_fu_440_p3;
wire   [15:0] add_ln101_5_fu_456_p2;
wire   [15:0] select_ln101_8_fu_448_p3;
wire   [0:0] tmp_8_fu_408_p3;
wire   [14:0] sub_ln203_2_fu_422_p2;
wire   [14:0] add_ln203_3_fu_434_p2;
wire   [14:0] add_ln203_2_fu_416_p2;
wire   [14:0] sub_ln203_3_fu_428_p2;
wire   [14:0] select_ln101_10_fu_476_p3;
wire   [10:0] tmp_10_fu_484_p4;
wire   [14:0] select_ln101_9_fu_468_p3;
wire   [10:0] tmp_11_fu_498_p4;
wire  signed [14:0] sext_ln101_4_fu_508_p1;
wire  signed [14:0] sext_ln1333_fu_494_p1;
wire   [0:0] tmp_13_fu_544_p3;
wire   [0:0] tmp_12_fu_512_p3;
wire   [14:0] sub_ln203_4_fu_526_p2;
wire   [14:0] add_ln203_14_fu_538_p2;
wire   [14:0] add_ln203_4_fu_520_p2;
wire   [14:0] sub_ln203_15_fu_532_p2;
wire   [15:0] add_ln101_7_fu_596_p2;
wire   [15:0] add_ln101_8_fu_601_p2;
wire  signed [14:0] sext_ln101_5_fu_612_p1;
wire  signed [15:0] sext_ln101_2_fu_606_p1;
wire  signed [15:0] sext_ln1371_fu_609_p1;
wire   [0:0] tmp_17_fu_645_p3;
wire   [15:0] add_ln101_9_fu_661_p2;
wire   [15:0] select_ln101_14_fu_653_p3;
wire   [0:0] tmp_16_fu_615_p3;
wire   [15:0] sub_ln203_5_fu_628_p2;
wire   [15:0] add_ln203_15_fu_639_p2;
wire   [14:0] add_ln203_5_fu_623_p2;
wire   [14:0] sub_ln203_16_fu_634_p2;
wire   [14:0] select_ln101_16_fu_681_p3;
wire   [8:0] tmp_18_fu_689_p4;
wire   [15:0] select_ln101_15_fu_673_p3;
wire   [9:0] tmp_19_fu_703_p4;
wire   [15:0] add_ln101_10_fu_667_p2;
wire  signed [14:0] sext_ln101_6_fu_713_p1;
wire  signed [15:0] sext_ln1371_1_fu_699_p1;
wire   [0:0] tmp_21_fu_749_p3;
wire   [15:0] add_ln101_11_fu_765_p2;
wire   [15:0] select_ln101_17_fu_757_p3;
wire   [0:0] tmp_20_fu_717_p3;
wire   [15:0] sub_ln203_6_fu_731_p2;
wire   [15:0] add_ln203_16_fu_743_p2;
wire   [14:0] add_ln203_6_fu_725_p2;
wire   [14:0] sub_ln203_17_fu_737_p2;
wire   [14:0] select_ln101_19_fu_785_p3;
wire   [7:0] tmp_22_fu_793_p4;
wire   [15:0] select_ln101_18_fu_777_p3;
wire   [8:0] tmp_23_fu_807_p4;
wire   [15:0] add_ln101_12_fu_771_p2;
wire  signed [14:0] sext_ln101_7_fu_817_p1;
wire  signed [15:0] sext_ln1371_2_fu_803_p1;
wire   [0:0] tmp_25_fu_853_p3;
wire   [15:0] add_ln101_13_fu_869_p2;
wire   [15:0] select_ln101_20_fu_861_p3;
wire   [0:0] tmp_24_fu_821_p3;
wire   [15:0] sub_ln203_7_fu_835_p2;
wire   [15:0] add_ln203_17_fu_847_p2;
wire   [14:0] add_ln203_7_fu_829_p2;
wire   [14:0] sub_ln203_18_fu_841_p2;
wire   [14:0] select_ln101_22_fu_889_p3;
wire   [6:0] tmp_26_fu_897_p4;
wire   [15:0] select_ln101_21_fu_881_p3;
wire   [7:0] tmp_27_fu_911_p4;
wire  signed [14:0] sext_ln101_8_fu_921_p1;
wire  signed [15:0] sext_ln1371_3_fu_907_p1;
wire   [0:0] tmp_29_fu_957_p3;
wire   [0:0] tmp_28_fu_925_p3;
wire   [15:0] sub_ln203_8_fu_939_p2;
wire   [15:0] add_ln203_18_fu_951_p2;
wire   [14:0] add_ln203_8_fu_933_p2;
wire   [14:0] sub_ln203_19_fu_945_p2;
wire   [15:0] add_ln101_15_fu_1009_p2;
wire   [15:0] add_ln101_16_fu_1014_p2;
wire  signed [14:0] sext_ln101_9_fu_1022_p1;
wire  signed [15:0] sext_ln1371_4_fu_1019_p1;
wire   [0:0] tmp_33_fu_1053_p3;
wire   [15:0] add_ln101_17_fu_1069_p2;
wire   [15:0] select_ln101_26_fu_1061_p3;
wire   [0:0] tmp_32_fu_1025_p3;
wire   [15:0] sub_ln203_9_fu_1038_p2;
wire   [15:0] add_ln203_19_fu_1048_p2;
wire   [14:0] add_ln203_9_fu_1033_p2;
wire   [14:0] sub_ln203_20_fu_1043_p2;
wire   [14:0] select_ln101_28_fu_1089_p3;
wire   [4:0] tmp_34_fu_1097_p4;
wire   [15:0] select_ln101_27_fu_1081_p3;
wire   [5:0] tmp_35_fu_1111_p4;
wire   [15:0] add_ln101_18_fu_1075_p2;
wire  signed [14:0] sext_ln101_10_fu_1121_p1;
wire  signed [15:0] sext_ln1371_5_fu_1107_p1;
wire   [0:0] tmp_37_fu_1157_p3;
wire   [15:0] add_ln101_19_fu_1173_p2;
wire   [15:0] select_ln101_29_fu_1165_p3;
wire   [0:0] tmp_36_fu_1125_p3;
wire   [15:0] sub_ln203_10_fu_1139_p2;
wire   [15:0] add_ln203_20_fu_1151_p2;
wire   [14:0] add_ln203_10_fu_1133_p2;
wire   [14:0] sub_ln203_21_fu_1145_p2;
wire   [14:0] select_ln101_31_fu_1193_p3;
wire   [3:0] tmp_38_fu_1201_p4;
wire   [15:0] select_ln101_30_fu_1185_p3;
wire   [4:0] tmp_39_fu_1215_p4;
wire   [15:0] add_ln101_20_fu_1179_p2;
wire  signed [14:0] sext_ln101_11_fu_1225_p1;
wire  signed [15:0] sext_ln1371_6_fu_1211_p1;
wire   [0:0] tmp_41_fu_1261_p3;
wire   [15:0] add_ln101_21_fu_1277_p2;
wire   [15:0] select_ln101_32_fu_1269_p3;
wire   [0:0] tmp_40_fu_1229_p3;
wire   [15:0] sub_ln203_11_fu_1243_p2;
wire   [15:0] add_ln203_21_fu_1255_p2;
wire   [14:0] add_ln203_11_fu_1237_p2;
wire   [14:0] sub_ln203_22_fu_1249_p2;
wire   [14:0] select_ln101_34_fu_1297_p3;
wire   [2:0] tmp_42_fu_1305_p4;
wire   [15:0] select_ln101_33_fu_1289_p3;
wire   [3:0] tmp_43_fu_1319_p4;
wire  signed [14:0] sext_ln101_12_fu_1329_p1;
wire  signed [15:0] sext_ln1371_7_fu_1315_p1;
wire   [0:0] tmp_44_fu_1333_p3;
wire   [15:0] sub_ln203_12_fu_1347_p2;
wire   [15:0] add_ln203_22_fu_1359_p2;
wire   [14:0] add_ln203_12_fu_1341_p2;
wire   [14:0] sub_ln203_23_fu_1353_p2;
wire   [15:0] add_ln101_23_fu_1416_p2;
wire   [15:0] select_ln101_35_fu_1409_p3;
wire   [15:0] add_ln101_24_fu_1421_p2;
wire  signed [14:0] sext_ln101_13_fu_1430_p1;
wire  signed [15:0] sext_ln1371_8_fu_1427_p1;
wire   [0:0] tmp_48_fu_1433_p3;
wire   [15:0] sub_ln203_13_fu_1446_p2;
wire   [15:0] add_ln203_23_fu_1456_p2;
wire   [14:0] add_ln203_13_fu_1441_p2;
wire   [14:0] sub_ln203_24_fu_1451_p2;
wire   [14:0] select_ln101_39_fu_1469_p3;
wire   [0:0] tmp_49_fu_1477_p3;
wire   [15:0] select_ln101_38_fu_1461_p3;
wire   [1:0] tmp_50_fu_1493_p4;
wire  signed [14:0] sext_ln203_fu_1503_p1;
wire   [15:0] select_ln1371_fu_1485_p3;
wire   [15:0] sub_ln203_14_fu_1513_p2;
wire   [15:0] add_ln203_25_fu_1525_p2;
wire   [14:0] add_ln203_24_fu_1507_p2;
wire   [14:0] sub_ln203_25_fu_1519_p2;
wire   [0:0] tmp_51_fu_1539_p3;
wire   [0:0] tmp_52_fu_1547_p3;
wire   [0:0] select_ln101_41_fu_1555_p3;
wire   [15:0] select_ln101_40_fu_1531_p3;
wire   [15:0] select_ln1371_1_fu_1563_p3;
wire   [15:0] sub_ln203_26_fu_1571_p2;
wire   [15:0] add_ln203_26_fu_1577_p2;
reg   [14:0] z_V_read_int_reg;

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln101_14_reg_1622 <= add_ln101_14_fu_875_p2;
        add_ln101_22_reg_1654 <= add_ln101_22_fu_1283_p2;
        add_ln101_6_reg_1591 <= add_ln101_6_fu_462_p2;
        select_ln101_11_reg_1596[9 : 1] <= select_ln101_11_fu_552_p3[9 : 1];
        select_ln101_12_reg_1601 <= select_ln101_12_fu_560_p3;
        select_ln101_13_reg_1606 <= select_ln101_13_fu_568_p3;
        select_ln101_23_reg_1627[5 : 1] <= select_ln101_23_fu_965_p3[5 : 1];
        select_ln101_24_reg_1632 <= select_ln101_24_fu_973_p3;
        select_ln101_25_reg_1638 <= select_ln101_25_fu_981_p3;
        select_ln101_36_reg_1664 <= select_ln101_36_fu_1373_p3;
        select_ln101_37_reg_1670 <= select_ln101_37_fu_1381_p3;
        tmp_14_reg_1612 <= {{select_ln101_13_fu_568_p3[14:5]}};
        tmp_15_reg_1617 <= {{select_ln101_12_fu_560_p3[14:5]}};
        tmp_30_reg_1644 <= {{select_ln101_25_fu_981_p3[14:9]}};
        tmp_31_reg_1649 <= {{select_ln101_24_fu_973_p3[15:9]}};
        tmp_45_reg_1659 <= add_ln101_22_fu_1283_p2[32'd15];
        tmp_46_reg_1676 <= {{select_ln101_37_fu_1381_p3[14:13]}};
        tmp_47_reg_1681 <= {{select_ln101_36_fu_1373_p3[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        z_V_read_int_reg <= z_V_read;
    end
end

assign add_ln101_10_fu_667_p2 = (add_ln101_9_fu_661_p2 + select_ln101_14_fu_653_p3);

assign add_ln101_11_fu_765_p2 = ($signed(16'd65409) + $signed(add_ln101_10_fu_667_p2));

assign add_ln101_12_fu_771_p2 = (add_ln101_11_fu_765_p2 + select_ln101_17_fu_757_p3);

assign add_ln101_13_fu_869_p2 = ($signed(16'd65473) + $signed(add_ln101_12_fu_771_p2));

assign add_ln101_14_fu_875_p2 = (add_ln101_13_fu_869_p2 + select_ln101_20_fu_861_p3);

assign add_ln101_15_fu_1009_p2 = ($signed(16'd65505) + $signed(add_ln101_14_reg_1622));

assign add_ln101_16_fu_1014_p2 = (add_ln101_15_fu_1009_p2 + select_ln101_23_reg_1627);

assign add_ln101_17_fu_1069_p2 = ($signed(16'd65521) + $signed(add_ln101_16_fu_1014_p2));

assign add_ln101_18_fu_1075_p2 = (add_ln101_17_fu_1069_p2 + select_ln101_26_fu_1061_p3);

assign add_ln101_19_fu_1173_p2 = ($signed(16'd65529) + $signed(add_ln101_18_fu_1075_p2));

assign add_ln101_1_fu_236_p2 = ($signed(16'd61738) + $signed(add_ln101_fu_174_p2));

assign add_ln101_20_fu_1179_p2 = (add_ln101_19_fu_1173_p2 + select_ln101_29_fu_1165_p3);

assign add_ln101_21_fu_1277_p2 = ($signed(16'd65533) + $signed(add_ln101_20_fu_1179_p2));

assign add_ln101_22_fu_1283_p2 = (add_ln101_21_fu_1277_p2 + select_ln101_32_fu_1269_p3);

assign add_ln101_23_fu_1416_p2 = ($signed(16'd65535) + $signed(add_ln101_22_reg_1654));

assign add_ln101_24_fu_1421_p2 = (add_ln101_23_fu_1416_p2 + select_ln101_35_fu_1409_p3);

assign add_ln101_2_fu_242_p2 = (add_ln101_1_fu_236_p2 + select_ln101_2_fu_228_p3);

assign add_ln101_3_fu_348_p2 = ($signed(16'd63530) + $signed(add_ln101_2_fu_242_p2));

assign add_ln101_4_fu_354_p2 = (add_ln101_3_fu_348_p2 + select_ln101_5_fu_340_p3);

assign add_ln101_5_fu_456_p2 = ($signed(16'd64518) + $signed(add_ln101_4_fu_354_p2));

assign add_ln101_6_fu_462_p2 = (add_ln101_5_fu_456_p2 + select_ln101_8_fu_448_p3);

assign add_ln101_7_fu_596_p2 = ($signed(16'd65025) + $signed(add_ln101_6_reg_1591));

assign add_ln101_8_fu_601_p2 = (add_ln101_7_fu_596_p2 + select_ln101_11_reg_1596);

assign add_ln101_9_fu_661_p2 = ($signed(16'd65281) + $signed(add_ln101_8_fu_601_p2));

assign add_ln101_fu_174_p2 = ($signed(select_ln101_1_fu_166_p3) + $signed(z_V_read_cast_fu_154_p1));

assign add_ln203_10_fu_1133_p2 = ($signed(select_ln101_28_fu_1089_p3) + $signed(sext_ln101_10_fu_1121_p1));

assign add_ln203_11_fu_1237_p2 = ($signed(select_ln101_31_fu_1193_p3) + $signed(sext_ln101_11_fu_1225_p1));

assign add_ln203_12_fu_1341_p2 = ($signed(select_ln101_34_fu_1297_p3) + $signed(sext_ln101_12_fu_1329_p1));

assign add_ln203_13_fu_1441_p2 = ($signed(select_ln101_37_reg_1670) + $signed(sext_ln101_13_fu_1430_p1));

assign add_ln203_14_fu_538_p2 = ($signed(select_ln101_9_fu_468_p3) + $signed(sext_ln1333_fu_494_p1));

assign add_ln203_15_fu_639_p2 = ($signed(sext_ln101_2_fu_606_p1) + $signed(sext_ln1371_fu_609_p1));

assign add_ln203_16_fu_743_p2 = ($signed(select_ln101_15_fu_673_p3) + $signed(sext_ln1371_1_fu_699_p1));

assign add_ln203_17_fu_847_p2 = ($signed(select_ln101_18_fu_777_p3) + $signed(sext_ln1371_2_fu_803_p1));

assign add_ln203_18_fu_951_p2 = ($signed(select_ln101_21_fu_881_p3) + $signed(sext_ln1371_3_fu_907_p1));

assign add_ln203_19_fu_1048_p2 = ($signed(select_ln101_24_reg_1632) + $signed(sext_ln1371_4_fu_1019_p1));

assign add_ln203_1_fu_326_p2 = ($signed(sext_ln101_fu_256_p1) + $signed(zext_ln1333_fu_282_p1));

assign add_ln203_20_fu_1151_p2 = ($signed(select_ln101_27_fu_1081_p3) + $signed(sext_ln1371_5_fu_1107_p1));

assign add_ln203_21_fu_1255_p2 = ($signed(select_ln101_30_fu_1185_p3) + $signed(sext_ln1371_6_fu_1211_p1));

assign add_ln203_22_fu_1359_p2 = ($signed(select_ln101_33_fu_1289_p3) + $signed(sext_ln1371_7_fu_1315_p1));

assign add_ln203_23_fu_1456_p2 = ($signed(select_ln101_36_reg_1664) + $signed(sext_ln1371_8_fu_1427_p1));

assign add_ln203_24_fu_1507_p2 = ($signed(select_ln101_39_fu_1469_p3) + $signed(sext_ln203_fu_1503_p1));

assign add_ln203_25_fu_1525_p2 = (select_ln101_38_fu_1461_p3 + select_ln1371_fu_1485_p3);

assign add_ln203_26_fu_1577_p2 = (select_ln101_40_fu_1531_p3 + select_ln1371_1_fu_1563_p3);

assign add_ln203_2_fu_416_p2 = ($signed(zext_ln101_fu_376_p1) + $signed(sext_ln101_3_fu_404_p1));

assign add_ln203_3_fu_434_p2 = (select_ln101_6_fu_360_p3 + zext_ln1333_1_fu_390_p1);

assign add_ln203_4_fu_520_p2 = ($signed(select_ln101_10_fu_476_p3) + $signed(sext_ln101_4_fu_508_p1));

assign add_ln203_5_fu_623_p2 = ($signed(select_ln101_13_reg_1606) + $signed(sext_ln101_5_fu_612_p1));

assign add_ln203_6_fu_725_p2 = ($signed(select_ln101_16_fu_681_p3) + $signed(sext_ln101_6_fu_713_p1));

assign add_ln203_7_fu_829_p2 = ($signed(select_ln101_19_fu_785_p3) + $signed(sext_ln101_7_fu_817_p1));

assign add_ln203_8_fu_933_p2 = ($signed(select_ln101_22_fu_889_p3) + $signed(sext_ln101_8_fu_921_p1));

assign add_ln203_9_fu_1033_p2 = ($signed(select_ln101_25_reg_1638) + $signed(sext_ln101_9_fu_1022_p1));

assign add_ln203_fu_308_p2 = ($signed(zext_ln1333_2_fu_268_p1) + $signed(sext_ln101_1_fu_296_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_return = ((tmp_48_fu_1433_p3[0:0] === 1'b1) ? sub_ln203_26_fu_1571_p2 : add_ln203_26_fu_1577_p2);

assign lshr_ln_fu_272_p4 = {{select_ln101_4_fu_260_p3[12:2]}};

assign select_ln101_10_fu_476_p3 = ((tmp_8_fu_408_p3[0:0] === 1'b1) ? add_ln203_2_fu_416_p2 : sub_ln203_3_fu_428_p2);

assign select_ln101_11_fu_552_p3 = ((tmp_13_fu_544_p3[0:0] === 1'b1) ? 16'd1022 : 16'd0);

assign select_ln101_12_fu_560_p3 = ((tmp_12_fu_512_p3[0:0] === 1'b1) ? sub_ln203_4_fu_526_p2 : add_ln203_14_fu_538_p2);

assign select_ln101_13_fu_568_p3 = ((tmp_12_fu_512_p3[0:0] === 1'b1) ? add_ln203_4_fu_520_p2 : sub_ln203_15_fu_532_p2);

assign select_ln101_14_fu_653_p3 = ((tmp_17_fu_645_p3[0:0] === 1'b1) ? 16'd510 : 16'd0);

assign select_ln101_15_fu_673_p3 = ((tmp_16_fu_615_p3[0:0] === 1'b1) ? sub_ln203_5_fu_628_p2 : add_ln203_15_fu_639_p2);

assign select_ln101_16_fu_681_p3 = ((tmp_16_fu_615_p3[0:0] === 1'b1) ? add_ln203_5_fu_623_p2 : sub_ln203_16_fu_634_p2);

assign select_ln101_17_fu_757_p3 = ((tmp_21_fu_749_p3[0:0] === 1'b1) ? 16'd254 : 16'd0);

assign select_ln101_18_fu_777_p3 = ((tmp_20_fu_717_p3[0:0] === 1'b1) ? sub_ln203_6_fu_731_p2 : add_ln203_16_fu_743_p2);

assign select_ln101_19_fu_785_p3 = ((tmp_20_fu_717_p3[0:0] === 1'b1) ? add_ln203_6_fu_725_p2 : sub_ln203_17_fu_737_p2);

assign select_ln101_1_fu_166_p3 = ((tmp_fu_158_p3[0:0] === 1'b1) ? 16'd6433 : 16'd59103);

assign select_ln101_20_fu_861_p3 = ((tmp_25_fu_853_p3[0:0] === 1'b1) ? 16'd126 : 16'd0);

assign select_ln101_21_fu_881_p3 = ((tmp_24_fu_821_p3[0:0] === 1'b1) ? sub_ln203_7_fu_835_p2 : add_ln203_17_fu_847_p2);

assign select_ln101_22_fu_889_p3 = ((tmp_24_fu_821_p3[0:0] === 1'b1) ? add_ln203_7_fu_829_p2 : sub_ln203_18_fu_841_p2);

assign select_ln101_23_fu_965_p3 = ((tmp_29_fu_957_p3[0:0] === 1'b1) ? 16'd62 : 16'd0);

assign select_ln101_24_fu_973_p3 = ((tmp_28_fu_925_p3[0:0] === 1'b1) ? sub_ln203_8_fu_939_p2 : add_ln203_18_fu_951_p2);

assign select_ln101_25_fu_981_p3 = ((tmp_28_fu_925_p3[0:0] === 1'b1) ? add_ln203_8_fu_933_p2 : sub_ln203_19_fu_945_p2);

assign select_ln101_26_fu_1061_p3 = ((tmp_33_fu_1053_p3[0:0] === 1'b1) ? 16'd30 : 16'd0);

assign select_ln101_27_fu_1081_p3 = ((tmp_32_fu_1025_p3[0:0] === 1'b1) ? sub_ln203_9_fu_1038_p2 : add_ln203_19_fu_1048_p2);

assign select_ln101_28_fu_1089_p3 = ((tmp_32_fu_1025_p3[0:0] === 1'b1) ? add_ln203_9_fu_1033_p2 : sub_ln203_20_fu_1043_p2);

assign select_ln101_29_fu_1165_p3 = ((tmp_37_fu_1157_p3[0:0] === 1'b1) ? 16'd14 : 16'd0);

assign select_ln101_2_fu_228_p3 = ((tmp_2_fu_220_p3[0:0] === 1'b1) ? 16'd7596 : 16'd0);

assign select_ln101_30_fu_1185_p3 = ((tmp_36_fu_1125_p3[0:0] === 1'b1) ? sub_ln203_10_fu_1139_p2 : add_ln203_20_fu_1151_p2);

assign select_ln101_31_fu_1193_p3 = ((tmp_36_fu_1125_p3[0:0] === 1'b1) ? add_ln203_10_fu_1133_p2 : sub_ln203_21_fu_1145_p2);

assign select_ln101_32_fu_1269_p3 = ((tmp_41_fu_1261_p3[0:0] === 1'b1) ? 16'd6 : 16'd0);

assign select_ln101_33_fu_1289_p3 = ((tmp_40_fu_1229_p3[0:0] === 1'b1) ? sub_ln203_11_fu_1243_p2 : add_ln203_21_fu_1255_p2);

assign select_ln101_34_fu_1297_p3 = ((tmp_40_fu_1229_p3[0:0] === 1'b1) ? add_ln203_11_fu_1237_p2 : sub_ln203_22_fu_1249_p2);

assign select_ln101_35_fu_1409_p3 = ((tmp_45_reg_1659[0:0] === 1'b1) ? 16'd2 : 16'd0);

assign select_ln101_36_fu_1373_p3 = ((tmp_44_fu_1333_p3[0:0] === 1'b1) ? sub_ln203_12_fu_1347_p2 : add_ln203_22_fu_1359_p2);

assign select_ln101_37_fu_1381_p3 = ((tmp_44_fu_1333_p3[0:0] === 1'b1) ? add_ln203_12_fu_1341_p2 : sub_ln203_23_fu_1353_p2);

assign select_ln101_38_fu_1461_p3 = ((tmp_48_fu_1433_p3[0:0] === 1'b1) ? sub_ln203_13_fu_1446_p2 : add_ln203_23_fu_1456_p2);

assign select_ln101_39_fu_1469_p3 = ((tmp_48_fu_1433_p3[0:0] === 1'b1) ? add_ln203_13_fu_1441_p2 : sub_ln203_24_fu_1451_p2);

assign select_ln101_3_fu_248_p3 = ((tmp_1_fu_180_p3[0:0] === 1'b1) ? select_ln203_1_fu_196_p3 : select_ln203_3_fu_212_p3);

assign select_ln101_40_fu_1531_p3 = ((tmp_48_fu_1433_p3[0:0] === 1'b1) ? sub_ln203_14_fu_1513_p2 : add_ln203_25_fu_1525_p2);

assign select_ln101_41_fu_1555_p3 = ((tmp_48_fu_1433_p3[0:0] === 1'b1) ? tmp_51_fu_1539_p3 : tmp_52_fu_1547_p3);

assign select_ln101_4_fu_260_p3 = ((tmp_1_fu_180_p3[0:0] === 1'b1) ? select_ln203_fu_188_p3 : select_ln203_2_fu_204_p3);

assign select_ln101_5_fu_340_p3 = ((tmp_5_fu_332_p3[0:0] === 1'b1) ? 16'd4012 : 16'd0);

assign select_ln101_6_fu_360_p3 = ((tmp_4_fu_300_p3[0:0] === 1'b1) ? sub_ln203_fu_314_p2 : add_ln203_1_fu_326_p2);

assign select_ln101_7_fu_368_p3 = ((tmp_4_fu_300_p3[0:0] === 1'b1) ? add_ln203_fu_308_p2 : sub_ln203_1_fu_320_p2);

assign select_ln101_8_fu_448_p3 = ((tmp_9_fu_440_p3[0:0] === 1'b1) ? 16'd2036 : 16'd0);

assign select_ln101_9_fu_468_p3 = ((tmp_8_fu_408_p3[0:0] === 1'b1) ? sub_ln203_2_fu_422_p2 : add_ln203_3_fu_434_p2);

assign select_ln1371_1_fu_1563_p3 = ((select_ln101_41_fu_1555_p3[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1371_fu_1485_p3 = ((tmp_49_fu_1477_p3[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign select_ln203_1_fu_196_p3 = ((tmp_fu_158_p3[0:0] === 1'b1) ? 14'd8923 : 14'd2487);

assign select_ln203_2_fu_204_p3 = ((tmp_fu_158_p3[0:0] === 1'b1) ? 13'd7461 : 13'd2487);

assign select_ln203_3_fu_212_p3 = ((tmp_fu_158_p3[0:0] === 1'b1) ? 14'd13897 : 14'd7461);

assign select_ln203_fu_188_p3 = ((tmp_fu_158_p3[0:0] === 1'b1) ? 13'd2487 : 13'd7461);

assign sext_ln101_10_fu_1121_p1 = $signed(tmp_35_fu_1111_p4);

assign sext_ln101_11_fu_1225_p1 = $signed(tmp_39_fu_1215_p4);

assign sext_ln101_12_fu_1329_p1 = $signed(tmp_43_fu_1319_p4);

assign sext_ln101_13_fu_1430_p1 = $signed(tmp_47_reg_1681);

assign sext_ln101_1_fu_296_p1 = $signed(tmp_3_fu_286_p4);

assign sext_ln101_2_fu_606_p1 = select_ln101_12_reg_1601;

assign sext_ln101_3_fu_404_p1 = $signed(tmp_7_fu_394_p4);

assign sext_ln101_4_fu_508_p1 = $signed(tmp_11_fu_498_p4);

assign sext_ln101_5_fu_612_p1 = $signed(tmp_15_reg_1617);

assign sext_ln101_6_fu_713_p1 = $signed(tmp_19_fu_703_p4);

assign sext_ln101_7_fu_817_p1 = $signed(tmp_23_fu_807_p4);

assign sext_ln101_8_fu_921_p1 = $signed(tmp_27_fu_911_p4);

assign sext_ln101_9_fu_1022_p1 = $signed(tmp_31_reg_1649);

assign sext_ln101_fu_256_p1 = select_ln101_3_fu_248_p3;

assign sext_ln1333_fu_494_p1 = $signed(tmp_10_fu_484_p4);

assign sext_ln1371_1_fu_699_p1 = $signed(tmp_18_fu_689_p4);

assign sext_ln1371_2_fu_803_p1 = $signed(tmp_22_fu_793_p4);

assign sext_ln1371_3_fu_907_p1 = $signed(tmp_26_fu_897_p4);

assign sext_ln1371_4_fu_1019_p1 = $signed(tmp_30_reg_1644);

assign sext_ln1371_5_fu_1107_p1 = $signed(tmp_34_fu_1097_p4);

assign sext_ln1371_6_fu_1211_p1 = $signed(tmp_38_fu_1201_p4);

assign sext_ln1371_7_fu_1315_p1 = $signed(tmp_42_fu_1305_p4);

assign sext_ln1371_8_fu_1427_p1 = $signed(tmp_46_reg_1676);

assign sext_ln1371_fu_609_p1 = $signed(tmp_14_reg_1612);

assign sext_ln203_fu_1503_p1 = $signed(tmp_50_fu_1493_p4);

assign sub_ln203_10_fu_1139_p2 = ($signed(select_ln101_27_fu_1081_p3) - $signed(sext_ln1371_5_fu_1107_p1));

assign sub_ln203_11_fu_1243_p2 = ($signed(select_ln101_30_fu_1185_p3) - $signed(sext_ln1371_6_fu_1211_p1));

assign sub_ln203_12_fu_1347_p2 = ($signed(select_ln101_33_fu_1289_p3) - $signed(sext_ln1371_7_fu_1315_p1));

assign sub_ln203_13_fu_1446_p2 = ($signed(select_ln101_36_reg_1664) - $signed(sext_ln1371_8_fu_1427_p1));

assign sub_ln203_14_fu_1513_p2 = (select_ln101_38_fu_1461_p3 - select_ln1371_fu_1485_p3);

assign sub_ln203_15_fu_532_p2 = ($signed(select_ln101_10_fu_476_p3) - $signed(sext_ln101_4_fu_508_p1));

assign sub_ln203_16_fu_634_p2 = ($signed(select_ln101_13_reg_1606) - $signed(sext_ln101_5_fu_612_p1));

assign sub_ln203_17_fu_737_p2 = ($signed(select_ln101_16_fu_681_p3) - $signed(sext_ln101_6_fu_713_p1));

assign sub_ln203_18_fu_841_p2 = ($signed(select_ln101_19_fu_785_p3) - $signed(sext_ln101_7_fu_817_p1));

assign sub_ln203_19_fu_945_p2 = ($signed(select_ln101_22_fu_889_p3) - $signed(sext_ln101_8_fu_921_p1));

assign sub_ln203_1_fu_320_p2 = ($signed(zext_ln1333_2_fu_268_p1) - $signed(sext_ln101_1_fu_296_p1));

assign sub_ln203_20_fu_1043_p2 = ($signed(select_ln101_25_reg_1638) - $signed(sext_ln101_9_fu_1022_p1));

assign sub_ln203_21_fu_1145_p2 = ($signed(select_ln101_28_fu_1089_p3) - $signed(sext_ln101_10_fu_1121_p1));

assign sub_ln203_22_fu_1249_p2 = ($signed(select_ln101_31_fu_1193_p3) - $signed(sext_ln101_11_fu_1225_p1));

assign sub_ln203_23_fu_1353_p2 = ($signed(select_ln101_34_fu_1297_p3) - $signed(sext_ln101_12_fu_1329_p1));

assign sub_ln203_24_fu_1451_p2 = ($signed(select_ln101_37_reg_1670) - $signed(sext_ln101_13_fu_1430_p1));

assign sub_ln203_25_fu_1519_p2 = ($signed(select_ln101_39_fu_1469_p3) - $signed(sext_ln203_fu_1503_p1));

assign sub_ln203_26_fu_1571_p2 = (select_ln101_40_fu_1531_p3 - select_ln1371_1_fu_1563_p3);

assign sub_ln203_2_fu_422_p2 = (select_ln101_6_fu_360_p3 - zext_ln1333_1_fu_390_p1);

assign sub_ln203_3_fu_428_p2 = ($signed(zext_ln101_fu_376_p1) - $signed(sext_ln101_3_fu_404_p1));

assign sub_ln203_4_fu_526_p2 = ($signed(select_ln101_9_fu_468_p3) - $signed(sext_ln1333_fu_494_p1));

assign sub_ln203_5_fu_628_p2 = ($signed(sext_ln101_2_fu_606_p1) - $signed(sext_ln1371_fu_609_p1));

assign sub_ln203_6_fu_731_p2 = ($signed(select_ln101_15_fu_673_p3) - $signed(sext_ln1371_1_fu_699_p1));

assign sub_ln203_7_fu_835_p2 = ($signed(select_ln101_18_fu_777_p3) - $signed(sext_ln1371_2_fu_803_p1));

assign sub_ln203_8_fu_939_p2 = ($signed(select_ln101_21_fu_881_p3) - $signed(sext_ln1371_3_fu_907_p1));

assign sub_ln203_9_fu_1038_p2 = ($signed(select_ln101_24_reg_1632) - $signed(sext_ln1371_4_fu_1019_p1));

assign sub_ln203_fu_314_p2 = ($signed(sext_ln101_fu_256_p1) - $signed(zext_ln1333_fu_282_p1));

assign tmp_10_fu_484_p4 = {{select_ln101_10_fu_476_p3[14:4]}};

assign tmp_11_fu_498_p4 = {{select_ln101_9_fu_468_p3[14:4]}};

assign tmp_12_fu_512_p3 = add_ln101_6_fu_462_p2[32'd15];

assign tmp_13_fu_544_p3 = add_ln101_6_fu_462_p2[32'd15];

assign tmp_16_fu_615_p3 = add_ln101_8_fu_601_p2[32'd15];

assign tmp_17_fu_645_p3 = add_ln101_8_fu_601_p2[32'd15];

assign tmp_18_fu_689_p4 = {{select_ln101_16_fu_681_p3[14:6]}};

assign tmp_19_fu_703_p4 = {{select_ln101_15_fu_673_p3[15:6]}};

assign tmp_1_fu_180_p3 = add_ln101_fu_174_p2[32'd15];

assign tmp_20_fu_717_p3 = add_ln101_10_fu_667_p2[32'd15];

assign tmp_21_fu_749_p3 = add_ln101_10_fu_667_p2[32'd15];

assign tmp_22_fu_793_p4 = {{select_ln101_19_fu_785_p3[14:7]}};

assign tmp_23_fu_807_p4 = {{select_ln101_18_fu_777_p3[15:7]}};

assign tmp_24_fu_821_p3 = add_ln101_12_fu_771_p2[32'd15];

assign tmp_25_fu_853_p3 = add_ln101_12_fu_771_p2[32'd15];

assign tmp_26_fu_897_p4 = {{select_ln101_22_fu_889_p3[14:8]}};

assign tmp_27_fu_911_p4 = {{select_ln101_21_fu_881_p3[15:8]}};

assign tmp_28_fu_925_p3 = add_ln101_14_fu_875_p2[32'd15];

assign tmp_29_fu_957_p3 = add_ln101_14_fu_875_p2[32'd15];

assign tmp_2_fu_220_p3 = add_ln101_fu_174_p2[32'd15];

assign tmp_32_fu_1025_p3 = add_ln101_16_fu_1014_p2[32'd15];

assign tmp_33_fu_1053_p3 = add_ln101_16_fu_1014_p2[32'd15];

assign tmp_34_fu_1097_p4 = {{select_ln101_28_fu_1089_p3[14:10]}};

assign tmp_35_fu_1111_p4 = {{select_ln101_27_fu_1081_p3[15:10]}};

assign tmp_36_fu_1125_p3 = add_ln101_18_fu_1075_p2[32'd15];

assign tmp_37_fu_1157_p3 = add_ln101_18_fu_1075_p2[32'd15];

assign tmp_38_fu_1201_p4 = {{select_ln101_31_fu_1193_p3[14:11]}};

assign tmp_39_fu_1215_p4 = {{select_ln101_30_fu_1185_p3[15:11]}};

assign tmp_3_fu_286_p4 = {{select_ln101_3_fu_248_p3[13:2]}};

assign tmp_40_fu_1229_p3 = add_ln101_20_fu_1179_p2[32'd15];

assign tmp_41_fu_1261_p3 = add_ln101_20_fu_1179_p2[32'd15];

assign tmp_42_fu_1305_p4 = {{select_ln101_34_fu_1297_p3[14:12]}};

assign tmp_43_fu_1319_p4 = {{select_ln101_33_fu_1289_p3[15:12]}};

assign tmp_44_fu_1333_p3 = add_ln101_22_fu_1283_p2[32'd15];

assign tmp_48_fu_1433_p3 = add_ln101_24_fu_1421_p2[32'd15];

assign tmp_49_fu_1477_p3 = select_ln101_39_fu_1469_p3[32'd14];

assign tmp_4_fu_300_p3 = add_ln101_2_fu_242_p2[32'd15];

assign tmp_50_fu_1493_p4 = {{select_ln101_38_fu_1461_p3[15:14]}};

assign tmp_51_fu_1539_p3 = add_ln203_24_fu_1507_p2[32'd14];

assign tmp_52_fu_1547_p3 = sub_ln203_25_fu_1519_p2[32'd14];

assign tmp_5_fu_332_p3 = add_ln101_2_fu_242_p2[32'd15];

assign tmp_6_fu_380_p4 = {{select_ln101_7_fu_368_p3[13:3]}};

assign tmp_7_fu_394_p4 = {{select_ln101_6_fu_360_p3[14:3]}};

assign tmp_8_fu_408_p3 = add_ln101_4_fu_354_p2[32'd15];

assign tmp_9_fu_440_p3 = add_ln101_4_fu_354_p2[32'd15];

assign tmp_fu_158_p1 = z_V_read_int_reg;

assign tmp_fu_158_p3 = tmp_fu_158_p1[32'd14];

assign z_V_read_cast_fu_154_p0 = z_V_read_int_reg;

assign z_V_read_cast_fu_154_p1 = z_V_read_cast_fu_154_p0;

assign zext_ln101_fu_376_p1 = select_ln101_7_fu_368_p3;

assign zext_ln1333_1_fu_390_p1 = tmp_6_fu_380_p4;

assign zext_ln1333_2_fu_268_p1 = select_ln101_4_fu_260_p3;

assign zext_ln1333_fu_282_p1 = lshr_ln_fu_272_p4;

always @ (posedge ap_clk) begin
    select_ln101_11_reg_1596[0] <= 1'b0;
    select_ln101_11_reg_1596[15:10] <= 6'b000000;
    select_ln101_23_reg_1627[0] <= 1'b0;
    select_ln101_23_reg_1627[15:6] <= 10'b0000000000;
end

endmodule //cordic_circ_apfixed_16_3_0_s
