<stg><name>axi_slave_lite_reg</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %speclatency_ln0 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_0

]]></Node>
<StgValue><ssdm name="speclatency_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_ar_araddr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_ar_araddr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_ar_arready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_ar_arready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_ar_arvalid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_ar_arvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_aw_awaddr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_aw_awaddr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_aw_awready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_aw_awready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_aw_awvalid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_aw_awvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %s_axi_b_bresp

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %s_axi_b_bresp, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_b_bready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_b_bready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_b_bvalid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_b_bvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_r_rdata

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_r_rdata, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %s_axi_r_rresp

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %s_axi_r_rresp, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_r_rready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_r_rready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_r_rvalid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_r_rvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_w_wdata

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_w_wdata, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %s_axi_w_wstrb

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axi_w_wstrb, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_w_wready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_w_wready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_w_wvalid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_w_wvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2">
<![CDATA[
:37 %state1_V_load = load i2 %state1_V

]]></Node>
<StgValue><ssdm name="state1_V_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5">
<![CDATA[
:38 %p_Val2_s = load i5 %waddr_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39 %s_axi_w_wvalid_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_w_wvalid

]]></Node>
<StgValue><ssdm name="s_axi_w_wvalid_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40 %lhs_V = read i64 @_ssdm_op_Read.ap_none.i64P0A, i64 %s_axi_w_wdata

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="64">
<![CDATA[
:41 %trunc_ln38 = trunc i64 %lhs_V

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:42 %switch_ln38 = switch i2 %state1_V_load, void %._crit_edge, i2 0, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln81 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 0

]]></Node>
<StgValue><ssdm name="write_ln81"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1 %write_ln82 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2 %write_ln83 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 1

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:3 %write_ln84 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %s_axi_b_bready_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_b_bready

]]></Node>
<StgValue><ssdm name="s_axi_b_bready_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln85 = br i1 %s_axi_b_bready_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
<literal name="s_axi_b_bready_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln88 = store i2 2, i2 %state1_V

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
<literal name="s_axi_b_bready_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
<literal name="s_axi_b_bready_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln86 = store i2 0, i2 %state1_V

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
<literal name="s_axi_b_bready_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln87 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln52 = br i1 %s_axi_w_wvalid_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln73 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 0

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1 %write_ln74 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2 %write_ln75 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 0

]]></Node>
<StgValue><ssdm name="write_ln75"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:3 %write_ln76 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:4 %store_ln77 = store i2 1, i2 %state1_V

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln53 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 1

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1 %write_ln55 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0

]]></Node>
<StgValue><ssdm name="write_ln55"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2 %write_ln56 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 0

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:3 %write_ln57 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %rhs = read i8 @_ssdm_op_Read.ap_none.i8P0A, i8 %s_axi_w_wstrb

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %ret = and i8 %trunc_ln38, i8 %rhs

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="8">
<![CDATA[
:6 %zext_ln1348 = zext i8 %ret

]]></Node>
<StgValue><ssdm name="zext_ln1348"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8">
<![CDATA[
:7 %zext_ln1348_1 = zext i8 %ret

]]></Node>
<StgValue><ssdm name="zext_ln1348_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="8">
<![CDATA[
:8 %zext_ln1348_2 = zext i8 %ret

]]></Node>
<StgValue><ssdm name="zext_ln1348_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %p_Result_s = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_Val2_s, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:10 %switch_ln59 = switch i2 %p_Result_s, void %._crit_edge1, i2 0, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
<literal name="p_Result_s" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %store_ln67 = store i9 %zext_ln1348_1, i9 %inner_reg2_V

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
<literal name="p_Result_s" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln67 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0 %store_ln64 = store i11 %zext_ln1348, i11 %inner_reg1_V

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln65 = br void

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
<literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %store_ln61 = store i9 %zext_ln1348_1, i9 %inner_reg0_V

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
<literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln62 = br void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
<literal name="p_Result_s" val="!0"/>
<literal name="p_Result_s" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1:0 %store_ln69 = store i12 %zext_ln1348_2, i12 %inner_reg3_V

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
<literal name="p_Result_s" val="!0"/>
<literal name="p_Result_s" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:1 %br_ln70 = br void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln71 = store i2 2, i2 %state1_V

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln72 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln40 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 0

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1 %write_ln41 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2 %write_ln42 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 0

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %s_axi_aw_awvalid_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_aw_awvalid

]]></Node>
<StgValue><ssdm name="s_axi_aw_awvalid_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln43 = br i1 %s_axi_aw_awvalid_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln47 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln44 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 1

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %s_axi_aw_awaddr_read = read i64 @_ssdm_op_Read.ap_none.i64P0A, i64 %s_axi_aw_awaddr

]]></Node>
<StgValue><ssdm name="s_axi_aw_awaddr_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="64">
<![CDATA[
:2 %trunc_ln45 = trunc i64 %s_axi_aw_awaddr_read

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
:3 %store_ln45 = store i5 %trunc_ln45, i5 %waddr_V

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:4 %store_ln49 = store i2 1, i2 %state1_V

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln49 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln534" val="1"/>
<literal name="wready_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0">
<![CDATA[
._crit_edge:0 %p_Val2_1 = phi i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %trunc_ln45, void, i5 %p_Val2_s, void

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
._crit_edge:1 %wready_V = phi i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 0, void, i1 0, void, i1 0, void

]]></Node>
<StgValue><ssdm name="wready_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge:2 %state_V_load = load i1 %state_V

]]></Node>
<StgValue><ssdm name="state_V_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3 %br_ln93 = br i1 %state_V_load, void, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %s_axi_ar_arvalid_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_ar_arvalid

]]></Node>
<StgValue><ssdm name="s_axi_ar_arvalid_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln95 = br i1 %s_axi_ar_arvalid_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln114 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_ar_arready, i1 0

]]></Node>
<StgValue><ssdm name="write_ln114"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln96 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_ar_arready, i1 1

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %p_Val2_3 = read i64 @_ssdm_op_Read.ap_none.i64P0A, i64 %s_axi_ar_araddr

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="64">
<![CDATA[
:2 %trunc_ln97 = trunc i64 %p_Val2_3

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %store_ln97 = store i5 %trunc_ln97, i5 %raddr_V

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:4 %store_ln0 = store i1 1, i1 %state_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %p_Result_1 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %p_Val2_3, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:6 %switch_ln99 = switch i2 %p_Result_1, void, i2 0, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln99"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0 %inner_reg2_V_load = load i9 %inner_reg2_V

]]></Node>
<StgValue><ssdm name="inner_reg2_V_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="9">
<![CDATA[
:1 %sext_ln107 = sext i9 %inner_reg2_V_load

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="11">
<![CDATA[
:2 %zext_ln107 = zext i11 %sext_ln107

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %store_ln107 = store i12 %zext_ln107, i12 %rdata_V

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln108 = br void

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0 %inner_reg1_V_load = load i11 %inner_reg1_V

]]></Node>
<StgValue><ssdm name="inner_reg1_V_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="11">
<![CDATA[
:1 %zext_ln104 = zext i11 %inner_reg1_V_load

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %store_ln104 = store i12 %zext_ln104, i12 %rdata_V

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln105 = br void

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0 %inner_reg0_V_load = load i9 %inner_reg0_V

]]></Node>
<StgValue><ssdm name="inner_reg0_V_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="9">
<![CDATA[
:1 %zext_ln101 = zext i9 %inner_reg0_V_load

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %store_ln101 = store i12 %zext_ln101, i12 %rdata_V

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln102 = br void

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0 %inner_reg3_V_load = load i12 %inner_reg3_V

]]></Node>
<StgValue><ssdm name="inner_reg3_V_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %store_ln110 = store i12 %inner_reg3_V_load, i12 %rdata_V

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
<literal name="s_axi_ar_arvalid_read" val="1"/>
<literal name="p_Result_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln111 = br void

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln329 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_r_rvalid, i1 0

]]></Node>
<StgValue><ssdm name="write_ln329"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1 %write_ln118 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_r_rresp, i2 0

]]></Node>
<StgValue><ssdm name="write_ln118"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln119 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:0 %write_ln121 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_r_rresp, i2 0

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1 %write_ln329 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_r_rvalid, i1 1

]]></Node>
<StgValue><ssdm name="write_ln329"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:2 %write_ln123 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_ar_arready, i1 0

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12">
<![CDATA[
_ifconv:3 %rdata_V_load = load i12 %rdata_V

]]></Node>
<StgValue><ssdm name="rdata_V_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:4 %zext_ln674 = zext i12 %rdata_V_load

]]></Node>
<StgValue><ssdm name="zext_ln674"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
<literal name="and_ln534" val="1"/>
<literal name="wready_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5 %p_Result_4 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_Val2_1, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
<literal name="and_ln534" val="1"/>
<literal name="wready_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5">
<![CDATA[
_ifconv:6 %p_Val2_2 = load i5 %raddr_V

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
<literal name="and_ln534" val="1"/>
<literal name="wready_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7 %p_Result_5 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_Val2_2, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
<literal name="and_ln534" val="1"/>
<literal name="wready_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:8 %icmp_ln870 = icmp_eq  i2 %p_Result_4, i2 %p_Result_5

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
<literal name="and_ln534" val="1"/>
<literal name="wready_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9 %select_ln124 = select i1 %icmp_ln870, i64 %lhs_V, i64 %zext_ln674

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
<literal name="wready_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10 %and_ln534 = and i1 %s_axi_w_wvalid_read, i1 %wready_V

]]></Node>
<StgValue><ssdm name="and_ln534"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
<literal name="wready_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11 %select_ln534 = select i1 %and_ln534, i64 %select_ln124, i64 %zext_ln674

]]></Node>
<StgValue><ssdm name="select_ln534"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12 %cond_lvalue1 = select i1 %wready_V, i64 %select_ln534, i64 %zext_ln674

]]></Node>
<StgValue><ssdm name="cond_lvalue1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13 %write_ln124 = write void @_ssdm_op_Write.ap_none.i64P0A, i64 %s_axi_r_rdata, i64 %cond_lvalue1

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14 %s_axi_r_rready_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_r_rready

]]></Node>
<StgValue><ssdm name="s_axi_r_rready_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:15 %br_ln125 = br i1 %s_axi_r_rready_read, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
<literal name="s_axi_r_rready_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:0 %store_ln0 = store i1 0, i1 %state_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
<literal name="s_axi_r_rready_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln126 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0">
<![CDATA[
._crit_edge4:0 %ret_ln134 = ret

]]></Node>
<StgValue><ssdm name="ret_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="149" name="s_axi_ar_araddr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_ar_araddr"/></StgValue>
</port>
<port id="150" name="s_axi_ar_arready" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_ar_arready"/></StgValue>
</port>
<port id="151" name="s_axi_ar_arvalid" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_ar_arvalid"/></StgValue>
</port>
<port id="152" name="s_axi_aw_awaddr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_aw_awaddr"/></StgValue>
</port>
<port id="153" name="s_axi_aw_awready" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_aw_awready"/></StgValue>
</port>
<port id="154" name="s_axi_aw_awvalid" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_aw_awvalid"/></StgValue>
</port>
<port id="155" name="s_axi_b_bresp" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_b_bresp"/></StgValue>
</port>
<port id="156" name="s_axi_b_bready" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_b_bready"/></StgValue>
</port>
<port id="157" name="s_axi_b_bvalid" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_b_bvalid"/></StgValue>
</port>
<port id="158" name="s_axi_r_rdata" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_r_rdata"/></StgValue>
</port>
<port id="159" name="s_axi_r_rresp" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_r_rresp"/></StgValue>
</port>
<port id="160" name="s_axi_r_rready" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_r_rready"/></StgValue>
</port>
<port id="161" name="s_axi_r_rvalid" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_r_rvalid"/></StgValue>
</port>
<port id="162" name="s_axi_w_wdata" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_w_wdata"/></StgValue>
</port>
<port id="163" name="s_axi_w_wstrb" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_w_wstrb"/></StgValue>
</port>
<port id="164" name="s_axi_w_wready" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_w_wready"/></StgValue>
</port>
<port id="165" name="s_axi_w_wvalid" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_axi_w_wvalid"/></StgValue>
</port>
<port id="166" name="state1_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state1_V"/></StgValue>
</port>
<port id="167" name="waddr_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="waddr_V"/></StgValue>
</port>
<port id="168" name="inner_reg0_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="inner_reg0_V"/></StgValue>
</port>
<port id="169" name="inner_reg1_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="inner_reg1_V"/></StgValue>
</port>
<port id="170" name="inner_reg2_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="inner_reg2_V"/></StgValue>
</port>
<port id="171" name="inner_reg3_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="inner_reg3_V"/></StgValue>
</port>
<port id="172" name="state_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_V"/></StgValue>
</port>
<port id="173" name="raddr_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="raddr_V"/></StgValue>
</port>
<port id="174" name="rdata_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="rdata_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="176" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="175" toId="2">
</dataflow>
<dataflow id="178" from="empty_1" to="spectopmodule_ln0" fromId="177" toId="2">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="3">
</dataflow>
<dataflow id="182" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="3">
</dataflow>
<dataflow id="184" from="empty_2" to="specinterface_ln0" fromId="183" toId="3">
</dataflow>
<dataflow id="185" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="3">
</dataflow>
<dataflow id="186" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="3">
</dataflow>
<dataflow id="188" from="empty_0" to="specinterface_ln0" fromId="187" toId="3">
</dataflow>
<dataflow id="189" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="3">
</dataflow>
<dataflow id="190" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="3">
</dataflow>
<dataflow id="191" from="empty_0" to="specinterface_ln0" fromId="187" toId="3">
</dataflow>
<dataflow id="192" from="empty_0" to="specinterface_ln0" fromId="187" toId="3">
</dataflow>
<dataflow id="193" from="empty_0" to="specinterface_ln0" fromId="187" toId="3">
</dataflow>
<dataflow id="194" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="3">
</dataflow>
<dataflow id="195" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="3">
</dataflow>
<dataflow id="196" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="3">
</dataflow>
<dataflow id="197" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="3">
</dataflow>
<dataflow id="198" from="empty_0" to="specinterface_ln0" fromId="187" toId="3">
</dataflow>
<dataflow id="199" from="empty_0" to="specinterface_ln0" fromId="187" toId="3">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecLatency" to="speclatency_ln0" fromId="200" toId="4">
</dataflow>
<dataflow id="203" from="StgValue_202" to="speclatency_ln0" fromId="202" toId="4">
</dataflow>
<dataflow id="204" from="StgValue_202" to="speclatency_ln0" fromId="202" toId="4">
</dataflow>
<dataflow id="205" from="empty_0" to="speclatency_ln0" fromId="187" toId="4">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="5">
</dataflow>
<dataflow id="208" from="s_axi_ar_araddr" to="specbitsmap_ln0" fromId="149" toId="5">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="6">
</dataflow>
<dataflow id="210" from="s_axi_ar_araddr" to="specinterface_ln0" fromId="149" toId="6">
</dataflow>
<dataflow id="212" from="empty" to="specinterface_ln0" fromId="211" toId="6">
</dataflow>
<dataflow id="213" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="6">
</dataflow>
<dataflow id="214" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="6">
</dataflow>
<dataflow id="215" from="empty_0" to="specinterface_ln0" fromId="187" toId="6">
</dataflow>
<dataflow id="216" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="6">
</dataflow>
<dataflow id="217" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="6">
</dataflow>
<dataflow id="218" from="empty_0" to="specinterface_ln0" fromId="187" toId="6">
</dataflow>
<dataflow id="219" from="empty_0" to="specinterface_ln0" fromId="187" toId="6">
</dataflow>
<dataflow id="220" from="empty_0" to="specinterface_ln0" fromId="187" toId="6">
</dataflow>
<dataflow id="221" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="6">
</dataflow>
<dataflow id="222" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="6">
</dataflow>
<dataflow id="223" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="6">
</dataflow>
<dataflow id="224" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="6">
</dataflow>
<dataflow id="225" from="empty_0" to="specinterface_ln0" fromId="187" toId="6">
</dataflow>
<dataflow id="226" from="empty_0" to="specinterface_ln0" fromId="187" toId="6">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="7">
</dataflow>
<dataflow id="228" from="s_axi_ar_arready" to="specbitsmap_ln0" fromId="150" toId="7">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="8">
</dataflow>
<dataflow id="230" from="s_axi_ar_arready" to="specinterface_ln0" fromId="150" toId="8">
</dataflow>
<dataflow id="231" from="empty" to="specinterface_ln0" fromId="211" toId="8">
</dataflow>
<dataflow id="232" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="8">
</dataflow>
<dataflow id="233" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="8">
</dataflow>
<dataflow id="234" from="empty_0" to="specinterface_ln0" fromId="187" toId="8">
</dataflow>
<dataflow id="235" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="8">
</dataflow>
<dataflow id="236" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="8">
</dataflow>
<dataflow id="237" from="empty_0" to="specinterface_ln0" fromId="187" toId="8">
</dataflow>
<dataflow id="238" from="empty_0" to="specinterface_ln0" fromId="187" toId="8">
</dataflow>
<dataflow id="239" from="empty_0" to="specinterface_ln0" fromId="187" toId="8">
</dataflow>
<dataflow id="240" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="8">
</dataflow>
<dataflow id="241" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="8">
</dataflow>
<dataflow id="242" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="8">
</dataflow>
<dataflow id="243" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="8">
</dataflow>
<dataflow id="244" from="empty_0" to="specinterface_ln0" fromId="187" toId="8">
</dataflow>
<dataflow id="245" from="empty_0" to="specinterface_ln0" fromId="187" toId="8">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="9">
</dataflow>
<dataflow id="247" from="s_axi_ar_arvalid" to="specbitsmap_ln0" fromId="151" toId="9">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="10">
</dataflow>
<dataflow id="249" from="s_axi_ar_arvalid" to="specinterface_ln0" fromId="151" toId="10">
</dataflow>
<dataflow id="250" from="empty" to="specinterface_ln0" fromId="211" toId="10">
</dataflow>
<dataflow id="251" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="10">
</dataflow>
<dataflow id="252" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="10">
</dataflow>
<dataflow id="253" from="empty_0" to="specinterface_ln0" fromId="187" toId="10">
</dataflow>
<dataflow id="254" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="10">
</dataflow>
<dataflow id="255" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="10">
</dataflow>
<dataflow id="256" from="empty_0" to="specinterface_ln0" fromId="187" toId="10">
</dataflow>
<dataflow id="257" from="empty_0" to="specinterface_ln0" fromId="187" toId="10">
</dataflow>
<dataflow id="258" from="empty_0" to="specinterface_ln0" fromId="187" toId="10">
</dataflow>
<dataflow id="259" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="10">
</dataflow>
<dataflow id="260" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="10">
</dataflow>
<dataflow id="261" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="10">
</dataflow>
<dataflow id="262" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="10">
</dataflow>
<dataflow id="263" from="empty_0" to="specinterface_ln0" fromId="187" toId="10">
</dataflow>
<dataflow id="264" from="empty_0" to="specinterface_ln0" fromId="187" toId="10">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="11">
</dataflow>
<dataflow id="266" from="s_axi_aw_awaddr" to="specbitsmap_ln0" fromId="152" toId="11">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="12">
</dataflow>
<dataflow id="268" from="s_axi_aw_awaddr" to="specinterface_ln0" fromId="152" toId="12">
</dataflow>
<dataflow id="269" from="empty" to="specinterface_ln0" fromId="211" toId="12">
</dataflow>
<dataflow id="270" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="12">
</dataflow>
<dataflow id="271" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="12">
</dataflow>
<dataflow id="272" from="empty_0" to="specinterface_ln0" fromId="187" toId="12">
</dataflow>
<dataflow id="273" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="12">
</dataflow>
<dataflow id="274" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="12">
</dataflow>
<dataflow id="275" from="empty_0" to="specinterface_ln0" fromId="187" toId="12">
</dataflow>
<dataflow id="276" from="empty_0" to="specinterface_ln0" fromId="187" toId="12">
</dataflow>
<dataflow id="277" from="empty_0" to="specinterface_ln0" fromId="187" toId="12">
</dataflow>
<dataflow id="278" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="12">
</dataflow>
<dataflow id="279" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="12">
</dataflow>
<dataflow id="280" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="12">
</dataflow>
<dataflow id="281" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="12">
</dataflow>
<dataflow id="282" from="empty_0" to="specinterface_ln0" fromId="187" toId="12">
</dataflow>
<dataflow id="283" from="empty_0" to="specinterface_ln0" fromId="187" toId="12">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="13">
</dataflow>
<dataflow id="285" from="s_axi_aw_awready" to="specbitsmap_ln0" fromId="153" toId="13">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="14">
</dataflow>
<dataflow id="287" from="s_axi_aw_awready" to="specinterface_ln0" fromId="153" toId="14">
</dataflow>
<dataflow id="288" from="empty" to="specinterface_ln0" fromId="211" toId="14">
</dataflow>
<dataflow id="289" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="14">
</dataflow>
<dataflow id="290" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="14">
</dataflow>
<dataflow id="291" from="empty_0" to="specinterface_ln0" fromId="187" toId="14">
</dataflow>
<dataflow id="292" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="14">
</dataflow>
<dataflow id="293" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="14">
</dataflow>
<dataflow id="294" from="empty_0" to="specinterface_ln0" fromId="187" toId="14">
</dataflow>
<dataflow id="295" from="empty_0" to="specinterface_ln0" fromId="187" toId="14">
</dataflow>
<dataflow id="296" from="empty_0" to="specinterface_ln0" fromId="187" toId="14">
</dataflow>
<dataflow id="297" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="14">
</dataflow>
<dataflow id="298" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="14">
</dataflow>
<dataflow id="299" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="14">
</dataflow>
<dataflow id="300" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="14">
</dataflow>
<dataflow id="301" from="empty_0" to="specinterface_ln0" fromId="187" toId="14">
</dataflow>
<dataflow id="302" from="empty_0" to="specinterface_ln0" fromId="187" toId="14">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="15">
</dataflow>
<dataflow id="304" from="s_axi_aw_awvalid" to="specbitsmap_ln0" fromId="154" toId="15">
</dataflow>
<dataflow id="305" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="16">
</dataflow>
<dataflow id="306" from="s_axi_aw_awvalid" to="specinterface_ln0" fromId="154" toId="16">
</dataflow>
<dataflow id="307" from="empty" to="specinterface_ln0" fromId="211" toId="16">
</dataflow>
<dataflow id="308" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="16">
</dataflow>
<dataflow id="309" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="16">
</dataflow>
<dataflow id="310" from="empty_0" to="specinterface_ln0" fromId="187" toId="16">
</dataflow>
<dataflow id="311" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="16">
</dataflow>
<dataflow id="312" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="16">
</dataflow>
<dataflow id="313" from="empty_0" to="specinterface_ln0" fromId="187" toId="16">
</dataflow>
<dataflow id="314" from="empty_0" to="specinterface_ln0" fromId="187" toId="16">
</dataflow>
<dataflow id="315" from="empty_0" to="specinterface_ln0" fromId="187" toId="16">
</dataflow>
<dataflow id="316" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="16">
</dataflow>
<dataflow id="317" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="16">
</dataflow>
<dataflow id="318" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="16">
</dataflow>
<dataflow id="319" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="16">
</dataflow>
<dataflow id="320" from="empty_0" to="specinterface_ln0" fromId="187" toId="16">
</dataflow>
<dataflow id="321" from="empty_0" to="specinterface_ln0" fromId="187" toId="16">
</dataflow>
<dataflow id="322" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="17">
</dataflow>
<dataflow id="323" from="s_axi_b_bresp" to="specbitsmap_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="324" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="18">
</dataflow>
<dataflow id="325" from="s_axi_b_bresp" to="specinterface_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="326" from="empty" to="specinterface_ln0" fromId="211" toId="18">
</dataflow>
<dataflow id="327" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="18">
</dataflow>
<dataflow id="328" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="18">
</dataflow>
<dataflow id="329" from="empty_0" to="specinterface_ln0" fromId="187" toId="18">
</dataflow>
<dataflow id="330" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="18">
</dataflow>
<dataflow id="331" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="18">
</dataflow>
<dataflow id="332" from="empty_0" to="specinterface_ln0" fromId="187" toId="18">
</dataflow>
<dataflow id="333" from="empty_0" to="specinterface_ln0" fromId="187" toId="18">
</dataflow>
<dataflow id="334" from="empty_0" to="specinterface_ln0" fromId="187" toId="18">
</dataflow>
<dataflow id="335" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="18">
</dataflow>
<dataflow id="336" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="18">
</dataflow>
<dataflow id="337" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="18">
</dataflow>
<dataflow id="338" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="18">
</dataflow>
<dataflow id="339" from="empty_0" to="specinterface_ln0" fromId="187" toId="18">
</dataflow>
<dataflow id="340" from="empty_0" to="specinterface_ln0" fromId="187" toId="18">
</dataflow>
<dataflow id="341" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="19">
</dataflow>
<dataflow id="342" from="s_axi_b_bready" to="specbitsmap_ln0" fromId="156" toId="19">
</dataflow>
<dataflow id="343" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="20">
</dataflow>
<dataflow id="344" from="s_axi_b_bready" to="specinterface_ln0" fromId="156" toId="20">
</dataflow>
<dataflow id="345" from="empty" to="specinterface_ln0" fromId="211" toId="20">
</dataflow>
<dataflow id="346" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="20">
</dataflow>
<dataflow id="347" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="20">
</dataflow>
<dataflow id="348" from="empty_0" to="specinterface_ln0" fromId="187" toId="20">
</dataflow>
<dataflow id="349" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="20">
</dataflow>
<dataflow id="350" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="20">
</dataflow>
<dataflow id="351" from="empty_0" to="specinterface_ln0" fromId="187" toId="20">
</dataflow>
<dataflow id="352" from="empty_0" to="specinterface_ln0" fromId="187" toId="20">
</dataflow>
<dataflow id="353" from="empty_0" to="specinterface_ln0" fromId="187" toId="20">
</dataflow>
<dataflow id="354" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="20">
</dataflow>
<dataflow id="355" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="20">
</dataflow>
<dataflow id="356" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="20">
</dataflow>
<dataflow id="357" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="20">
</dataflow>
<dataflow id="358" from="empty_0" to="specinterface_ln0" fromId="187" toId="20">
</dataflow>
<dataflow id="359" from="empty_0" to="specinterface_ln0" fromId="187" toId="20">
</dataflow>
<dataflow id="360" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="361" from="s_axi_b_bvalid" to="specbitsmap_ln0" fromId="157" toId="21">
</dataflow>
<dataflow id="362" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="22">
</dataflow>
<dataflow id="363" from="s_axi_b_bvalid" to="specinterface_ln0" fromId="157" toId="22">
</dataflow>
<dataflow id="364" from="empty" to="specinterface_ln0" fromId="211" toId="22">
</dataflow>
<dataflow id="365" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="22">
</dataflow>
<dataflow id="366" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="22">
</dataflow>
<dataflow id="367" from="empty_0" to="specinterface_ln0" fromId="187" toId="22">
</dataflow>
<dataflow id="368" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="22">
</dataflow>
<dataflow id="369" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="22">
</dataflow>
<dataflow id="370" from="empty_0" to="specinterface_ln0" fromId="187" toId="22">
</dataflow>
<dataflow id="371" from="empty_0" to="specinterface_ln0" fromId="187" toId="22">
</dataflow>
<dataflow id="372" from="empty_0" to="specinterface_ln0" fromId="187" toId="22">
</dataflow>
<dataflow id="373" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="22">
</dataflow>
<dataflow id="374" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="22">
</dataflow>
<dataflow id="375" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="22">
</dataflow>
<dataflow id="376" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="22">
</dataflow>
<dataflow id="377" from="empty_0" to="specinterface_ln0" fromId="187" toId="22">
</dataflow>
<dataflow id="378" from="empty_0" to="specinterface_ln0" fromId="187" toId="22">
</dataflow>
<dataflow id="379" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="23">
</dataflow>
<dataflow id="380" from="s_axi_r_rdata" to="specbitsmap_ln0" fromId="158" toId="23">
</dataflow>
<dataflow id="381" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="24">
</dataflow>
<dataflow id="382" from="s_axi_r_rdata" to="specinterface_ln0" fromId="158" toId="24">
</dataflow>
<dataflow id="383" from="empty" to="specinterface_ln0" fromId="211" toId="24">
</dataflow>
<dataflow id="384" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="24">
</dataflow>
<dataflow id="385" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="24">
</dataflow>
<dataflow id="386" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="387" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="24">
</dataflow>
<dataflow id="388" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="24">
</dataflow>
<dataflow id="389" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="390" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="391" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="392" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="24">
</dataflow>
<dataflow id="393" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="24">
</dataflow>
<dataflow id="394" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="24">
</dataflow>
<dataflow id="395" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="24">
</dataflow>
<dataflow id="396" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="397" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="398" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="25">
</dataflow>
<dataflow id="399" from="s_axi_r_rresp" to="specbitsmap_ln0" fromId="159" toId="25">
</dataflow>
<dataflow id="400" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="26">
</dataflow>
<dataflow id="401" from="s_axi_r_rresp" to="specinterface_ln0" fromId="159" toId="26">
</dataflow>
<dataflow id="402" from="empty" to="specinterface_ln0" fromId="211" toId="26">
</dataflow>
<dataflow id="403" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="26">
</dataflow>
<dataflow id="404" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="26">
</dataflow>
<dataflow id="405" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="406" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="26">
</dataflow>
<dataflow id="407" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="26">
</dataflow>
<dataflow id="408" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="409" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="410" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="411" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="26">
</dataflow>
<dataflow id="412" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="26">
</dataflow>
<dataflow id="413" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="26">
</dataflow>
<dataflow id="414" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="26">
</dataflow>
<dataflow id="415" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="416" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="417" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="27">
</dataflow>
<dataflow id="418" from="s_axi_r_rready" to="specbitsmap_ln0" fromId="160" toId="27">
</dataflow>
<dataflow id="419" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="28">
</dataflow>
<dataflow id="420" from="s_axi_r_rready" to="specinterface_ln0" fromId="160" toId="28">
</dataflow>
<dataflow id="421" from="empty" to="specinterface_ln0" fromId="211" toId="28">
</dataflow>
<dataflow id="422" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="28">
</dataflow>
<dataflow id="423" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="28">
</dataflow>
<dataflow id="424" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="425" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="28">
</dataflow>
<dataflow id="426" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="28">
</dataflow>
<dataflow id="427" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="428" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="429" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="430" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="28">
</dataflow>
<dataflow id="431" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="28">
</dataflow>
<dataflow id="432" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="28">
</dataflow>
<dataflow id="433" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="28">
</dataflow>
<dataflow id="434" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="435" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="436" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="29">
</dataflow>
<dataflow id="437" from="s_axi_r_rvalid" to="specbitsmap_ln0" fromId="161" toId="29">
</dataflow>
<dataflow id="438" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="30">
</dataflow>
<dataflow id="439" from="s_axi_r_rvalid" to="specinterface_ln0" fromId="161" toId="30">
</dataflow>
<dataflow id="440" from="empty" to="specinterface_ln0" fromId="211" toId="30">
</dataflow>
<dataflow id="441" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="30">
</dataflow>
<dataflow id="442" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="30">
</dataflow>
<dataflow id="443" from="empty_0" to="specinterface_ln0" fromId="187" toId="30">
</dataflow>
<dataflow id="444" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="30">
</dataflow>
<dataflow id="445" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="30">
</dataflow>
<dataflow id="446" from="empty_0" to="specinterface_ln0" fromId="187" toId="30">
</dataflow>
<dataflow id="447" from="empty_0" to="specinterface_ln0" fromId="187" toId="30">
</dataflow>
<dataflow id="448" from="empty_0" to="specinterface_ln0" fromId="187" toId="30">
</dataflow>
<dataflow id="449" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="30">
</dataflow>
<dataflow id="450" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="30">
</dataflow>
<dataflow id="451" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="30">
</dataflow>
<dataflow id="452" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="30">
</dataflow>
<dataflow id="453" from="empty_0" to="specinterface_ln0" fromId="187" toId="30">
</dataflow>
<dataflow id="454" from="empty_0" to="specinterface_ln0" fromId="187" toId="30">
</dataflow>
<dataflow id="455" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="31">
</dataflow>
<dataflow id="456" from="s_axi_w_wdata" to="specbitsmap_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="457" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="32">
</dataflow>
<dataflow id="458" from="s_axi_w_wdata" to="specinterface_ln0" fromId="162" toId="32">
</dataflow>
<dataflow id="459" from="empty" to="specinterface_ln0" fromId="211" toId="32">
</dataflow>
<dataflow id="460" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="32">
</dataflow>
<dataflow id="461" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="32">
</dataflow>
<dataflow id="462" from="empty_0" to="specinterface_ln0" fromId="187" toId="32">
</dataflow>
<dataflow id="463" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="32">
</dataflow>
<dataflow id="464" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="32">
</dataflow>
<dataflow id="465" from="empty_0" to="specinterface_ln0" fromId="187" toId="32">
</dataflow>
<dataflow id="466" from="empty_0" to="specinterface_ln0" fromId="187" toId="32">
</dataflow>
<dataflow id="467" from="empty_0" to="specinterface_ln0" fromId="187" toId="32">
</dataflow>
<dataflow id="468" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="32">
</dataflow>
<dataflow id="469" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="32">
</dataflow>
<dataflow id="470" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="32">
</dataflow>
<dataflow id="471" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="32">
</dataflow>
<dataflow id="472" from="empty_0" to="specinterface_ln0" fromId="187" toId="32">
</dataflow>
<dataflow id="473" from="empty_0" to="specinterface_ln0" fromId="187" toId="32">
</dataflow>
<dataflow id="474" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="33">
</dataflow>
<dataflow id="475" from="s_axi_w_wstrb" to="specbitsmap_ln0" fromId="163" toId="33">
</dataflow>
<dataflow id="476" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="34">
</dataflow>
<dataflow id="477" from="s_axi_w_wstrb" to="specinterface_ln0" fromId="163" toId="34">
</dataflow>
<dataflow id="478" from="empty" to="specinterface_ln0" fromId="211" toId="34">
</dataflow>
<dataflow id="479" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="480" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="481" from="empty_0" to="specinterface_ln0" fromId="187" toId="34">
</dataflow>
<dataflow id="482" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="483" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="484" from="empty_0" to="specinterface_ln0" fromId="187" toId="34">
</dataflow>
<dataflow id="485" from="empty_0" to="specinterface_ln0" fromId="187" toId="34">
</dataflow>
<dataflow id="486" from="empty_0" to="specinterface_ln0" fromId="187" toId="34">
</dataflow>
<dataflow id="487" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="488" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="489" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="490" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="491" from="empty_0" to="specinterface_ln0" fromId="187" toId="34">
</dataflow>
<dataflow id="492" from="empty_0" to="specinterface_ln0" fromId="187" toId="34">
</dataflow>
<dataflow id="493" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="35">
</dataflow>
<dataflow id="494" from="s_axi_w_wready" to="specbitsmap_ln0" fromId="164" toId="35">
</dataflow>
<dataflow id="495" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="36">
</dataflow>
<dataflow id="496" from="s_axi_w_wready" to="specinterface_ln0" fromId="164" toId="36">
</dataflow>
<dataflow id="497" from="empty" to="specinterface_ln0" fromId="211" toId="36">
</dataflow>
<dataflow id="498" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="36">
</dataflow>
<dataflow id="499" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="36">
</dataflow>
<dataflow id="500" from="empty_0" to="specinterface_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="501" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="36">
</dataflow>
<dataflow id="502" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="36">
</dataflow>
<dataflow id="503" from="empty_0" to="specinterface_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="504" from="empty_0" to="specinterface_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="505" from="empty_0" to="specinterface_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="506" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="36">
</dataflow>
<dataflow id="507" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="36">
</dataflow>
<dataflow id="508" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="36">
</dataflow>
<dataflow id="509" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="36">
</dataflow>
<dataflow id="510" from="empty_0" to="specinterface_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="511" from="empty_0" to="specinterface_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="512" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="206" toId="37">
</dataflow>
<dataflow id="513" from="s_axi_w_wvalid" to="specbitsmap_ln0" fromId="165" toId="37">
</dataflow>
<dataflow id="514" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="38">
</dataflow>
<dataflow id="515" from="s_axi_w_wvalid" to="specinterface_ln0" fromId="165" toId="38">
</dataflow>
<dataflow id="516" from="empty" to="specinterface_ln0" fromId="211" toId="38">
</dataflow>
<dataflow id="517" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="38">
</dataflow>
<dataflow id="518" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="38">
</dataflow>
<dataflow id="519" from="empty_0" to="specinterface_ln0" fromId="187" toId="38">
</dataflow>
<dataflow id="520" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="38">
</dataflow>
<dataflow id="521" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="38">
</dataflow>
<dataflow id="522" from="empty_0" to="specinterface_ln0" fromId="187" toId="38">
</dataflow>
<dataflow id="523" from="empty_0" to="specinterface_ln0" fromId="187" toId="38">
</dataflow>
<dataflow id="524" from="empty_0" to="specinterface_ln0" fromId="187" toId="38">
</dataflow>
<dataflow id="525" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="38">
</dataflow>
<dataflow id="526" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="38">
</dataflow>
<dataflow id="527" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="38">
</dataflow>
<dataflow id="528" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="38">
</dataflow>
<dataflow id="529" from="empty_0" to="specinterface_ln0" fromId="187" toId="38">
</dataflow>
<dataflow id="530" from="empty_0" to="specinterface_ln0" fromId="187" toId="38">
</dataflow>
<dataflow id="531" from="state1_V" to="state1_V_load" fromId="166" toId="39">
</dataflow>
<dataflow id="532" from="waddr_V" to="p_Val2_s" fromId="167" toId="40">
</dataflow>
<dataflow id="534" from="_ssdm_op_Read.ap_none.i1P0A" to="s_axi_w_wvalid_read" fromId="533" toId="41">
</dataflow>
<dataflow id="535" from="s_axi_w_wvalid" to="s_axi_w_wvalid_read" fromId="165" toId="41">
</dataflow>
<dataflow id="537" from="_ssdm_op_Read.ap_none.i64P0A" to="lhs_V" fromId="536" toId="42">
</dataflow>
<dataflow id="538" from="s_axi_w_wdata" to="lhs_V" fromId="162" toId="42">
</dataflow>
<dataflow id="539" from="lhs_V" to="trunc_ln38" fromId="42" toId="43">
</dataflow>
<dataflow id="540" from="state1_V_load" to="switch_ln38" fromId="39" toId="44">
</dataflow>
<dataflow id="542" from="StgValue_541" to="switch_ln38" fromId="541" toId="44">
</dataflow>
<dataflow id="544" from="StgValue_543" to="switch_ln38" fromId="543" toId="44">
</dataflow>
<dataflow id="546" from="StgValue_545" to="switch_ln38" fromId="545" toId="44">
</dataflow>
<dataflow id="548" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln81" fromId="547" toId="45">
</dataflow>
<dataflow id="549" from="s_axi_w_wready" to="write_ln81" fromId="164" toId="45">
</dataflow>
<dataflow id="551" from="StgValue_550" to="write_ln81" fromId="550" toId="45">
</dataflow>
<dataflow id="552" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln82" fromId="547" toId="46">
</dataflow>
<dataflow id="553" from="s_axi_aw_awready" to="write_ln82" fromId="153" toId="46">
</dataflow>
<dataflow id="554" from="StgValue_550" to="write_ln82" fromId="550" toId="46">
</dataflow>
<dataflow id="555" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln83" fromId="547" toId="47">
</dataflow>
<dataflow id="556" from="s_axi_b_bvalid" to="write_ln83" fromId="157" toId="47">
</dataflow>
<dataflow id="558" from="StgValue_557" to="write_ln83" fromId="557" toId="47">
</dataflow>
<dataflow id="560" from="_ssdm_op_Write.ap_none.i2P0A" to="write_ln84" fromId="559" toId="48">
</dataflow>
<dataflow id="561" from="s_axi_b_bresp" to="write_ln84" fromId="155" toId="48">
</dataflow>
<dataflow id="562" from="StgValue_541" to="write_ln84" fromId="541" toId="48">
</dataflow>
<dataflow id="563" from="_ssdm_op_Read.ap_none.i1P0A" to="s_axi_b_bready_read" fromId="533" toId="49">
</dataflow>
<dataflow id="564" from="s_axi_b_bready" to="s_axi_b_bready_read" fromId="156" toId="49">
</dataflow>
<dataflow id="565" from="s_axi_b_bready_read" to="br_ln85" fromId="49" toId="50">
</dataflow>
<dataflow id="566" from="StgValue_545" to="store_ln88" fromId="545" toId="51">
</dataflow>
<dataflow id="567" from="state1_V" to="store_ln88" fromId="166" toId="51">
</dataflow>
<dataflow id="568" from="StgValue_541" to="store_ln86" fromId="541" toId="53">
</dataflow>
<dataflow id="569" from="state1_V" to="store_ln86" fromId="166" toId="53">
</dataflow>
<dataflow id="570" from="s_axi_w_wvalid_read" to="br_ln52" fromId="41" toId="55">
</dataflow>
<dataflow id="571" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln73" fromId="547" toId="56">
</dataflow>
<dataflow id="572" from="s_axi_w_wready" to="write_ln73" fromId="164" toId="56">
</dataflow>
<dataflow id="573" from="StgValue_550" to="write_ln73" fromId="550" toId="56">
</dataflow>
<dataflow id="574" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln74" fromId="547" toId="57">
</dataflow>
<dataflow id="575" from="s_axi_aw_awready" to="write_ln74" fromId="153" toId="57">
</dataflow>
<dataflow id="576" from="StgValue_550" to="write_ln74" fromId="550" toId="57">
</dataflow>
<dataflow id="577" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln75" fromId="547" toId="58">
</dataflow>
<dataflow id="578" from="s_axi_b_bvalid" to="write_ln75" fromId="157" toId="58">
</dataflow>
<dataflow id="579" from="StgValue_550" to="write_ln75" fromId="550" toId="58">
</dataflow>
<dataflow id="580" from="_ssdm_op_Write.ap_none.i2P0A" to="write_ln76" fromId="559" toId="59">
</dataflow>
<dataflow id="581" from="s_axi_b_bresp" to="write_ln76" fromId="155" toId="59">
</dataflow>
<dataflow id="582" from="StgValue_541" to="write_ln76" fromId="541" toId="59">
</dataflow>
<dataflow id="583" from="StgValue_543" to="store_ln77" fromId="543" toId="60">
</dataflow>
<dataflow id="584" from="state1_V" to="store_ln77" fromId="166" toId="60">
</dataflow>
<dataflow id="585" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln53" fromId="547" toId="62">
</dataflow>
<dataflow id="586" from="s_axi_w_wready" to="write_ln53" fromId="164" toId="62">
</dataflow>
<dataflow id="587" from="StgValue_557" to="write_ln53" fromId="557" toId="62">
</dataflow>
<dataflow id="588" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln55" fromId="547" toId="63">
</dataflow>
<dataflow id="589" from="s_axi_aw_awready" to="write_ln55" fromId="153" toId="63">
</dataflow>
<dataflow id="590" from="StgValue_550" to="write_ln55" fromId="550" toId="63">
</dataflow>
<dataflow id="591" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln56" fromId="547" toId="64">
</dataflow>
<dataflow id="592" from="s_axi_b_bvalid" to="write_ln56" fromId="157" toId="64">
</dataflow>
<dataflow id="593" from="StgValue_550" to="write_ln56" fromId="550" toId="64">
</dataflow>
<dataflow id="594" from="_ssdm_op_Write.ap_none.i2P0A" to="write_ln57" fromId="559" toId="65">
</dataflow>
<dataflow id="595" from="s_axi_b_bresp" to="write_ln57" fromId="155" toId="65">
</dataflow>
<dataflow id="596" from="StgValue_541" to="write_ln57" fromId="541" toId="65">
</dataflow>
<dataflow id="598" from="_ssdm_op_Read.ap_none.i8P0A" to="rhs" fromId="597" toId="66">
</dataflow>
<dataflow id="599" from="s_axi_w_wstrb" to="rhs" fromId="163" toId="66">
</dataflow>
<dataflow id="600" from="trunc_ln38" to="ret" fromId="43" toId="67">
</dataflow>
<dataflow id="601" from="rhs" to="ret" fromId="66" toId="67">
</dataflow>
<dataflow id="602" from="ret" to="zext_ln1348" fromId="67" toId="68">
</dataflow>
<dataflow id="603" from="ret" to="zext_ln1348_1" fromId="67" toId="69">
</dataflow>
<dataflow id="604" from="ret" to="zext_ln1348_2" fromId="67" toId="70">
</dataflow>
<dataflow id="606" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="p_Result_s" fromId="605" toId="71">
</dataflow>
<dataflow id="607" from="p_Val2_s" to="p_Result_s" fromId="40" toId="71">
</dataflow>
<dataflow id="609" from="StgValue_608" to="p_Result_s" fromId="608" toId="71">
</dataflow>
<dataflow id="611" from="StgValue_610" to="p_Result_s" fromId="610" toId="71">
</dataflow>
<dataflow id="612" from="p_Result_s" to="switch_ln59" fromId="71" toId="72">
</dataflow>
<dataflow id="613" from="StgValue_541" to="switch_ln59" fromId="541" toId="72">
</dataflow>
<dataflow id="614" from="StgValue_543" to="switch_ln59" fromId="543" toId="72">
</dataflow>
<dataflow id="615" from="StgValue_545" to="switch_ln59" fromId="545" toId="72">
</dataflow>
<dataflow id="616" from="zext_ln1348_1" to="store_ln67" fromId="69" toId="73">
</dataflow>
<dataflow id="617" from="inner_reg2_V" to="store_ln67" fromId="170" toId="73">
</dataflow>
<dataflow id="618" from="zext_ln1348" to="store_ln64" fromId="68" toId="75">
</dataflow>
<dataflow id="619" from="inner_reg1_V" to="store_ln64" fromId="169" toId="75">
</dataflow>
<dataflow id="620" from="zext_ln1348_1" to="store_ln61" fromId="69" toId="77">
</dataflow>
<dataflow id="621" from="inner_reg0_V" to="store_ln61" fromId="168" toId="77">
</dataflow>
<dataflow id="622" from="zext_ln1348_2" to="store_ln69" fromId="70" toId="79">
</dataflow>
<dataflow id="623" from="inner_reg3_V" to="store_ln69" fromId="171" toId="79">
</dataflow>
<dataflow id="624" from="StgValue_545" to="store_ln71" fromId="545" toId="81">
</dataflow>
<dataflow id="625" from="state1_V" to="store_ln71" fromId="166" toId="81">
</dataflow>
<dataflow id="626" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln40" fromId="547" toId="83">
</dataflow>
<dataflow id="627" from="s_axi_w_wready" to="write_ln40" fromId="164" toId="83">
</dataflow>
<dataflow id="628" from="StgValue_550" to="write_ln40" fromId="550" toId="83">
</dataflow>
<dataflow id="629" from="_ssdm_op_Write.ap_none.i2P0A" to="write_ln41" fromId="559" toId="84">
</dataflow>
<dataflow id="630" from="s_axi_b_bresp" to="write_ln41" fromId="155" toId="84">
</dataflow>
<dataflow id="631" from="StgValue_541" to="write_ln41" fromId="541" toId="84">
</dataflow>
<dataflow id="632" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln42" fromId="547" toId="85">
</dataflow>
<dataflow id="633" from="s_axi_b_bvalid" to="write_ln42" fromId="157" toId="85">
</dataflow>
<dataflow id="634" from="StgValue_550" to="write_ln42" fromId="550" toId="85">
</dataflow>
<dataflow id="635" from="_ssdm_op_Read.ap_none.i1P0A" to="s_axi_aw_awvalid_read" fromId="533" toId="86">
</dataflow>
<dataflow id="636" from="s_axi_aw_awvalid" to="s_axi_aw_awvalid_read" fromId="154" toId="86">
</dataflow>
<dataflow id="637" from="s_axi_aw_awvalid_read" to="br_ln43" fromId="86" toId="87">
</dataflow>
<dataflow id="638" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln47" fromId="547" toId="88">
</dataflow>
<dataflow id="639" from="s_axi_aw_awready" to="write_ln47" fromId="153" toId="88">
</dataflow>
<dataflow id="640" from="StgValue_550" to="write_ln47" fromId="550" toId="88">
</dataflow>
<dataflow id="641" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln44" fromId="547" toId="90">
</dataflow>
<dataflow id="642" from="s_axi_aw_awready" to="write_ln44" fromId="153" toId="90">
</dataflow>
<dataflow id="643" from="StgValue_557" to="write_ln44" fromId="557" toId="90">
</dataflow>
<dataflow id="644" from="_ssdm_op_Read.ap_none.i64P0A" to="s_axi_aw_awaddr_read" fromId="536" toId="91">
</dataflow>
<dataflow id="645" from="s_axi_aw_awaddr" to="s_axi_aw_awaddr_read" fromId="152" toId="91">
</dataflow>
<dataflow id="646" from="s_axi_aw_awaddr_read" to="trunc_ln45" fromId="91" toId="92">
</dataflow>
<dataflow id="647" from="trunc_ln45" to="store_ln45" fromId="92" toId="93">
</dataflow>
<dataflow id="648" from="waddr_V" to="store_ln45" fromId="167" toId="93">
</dataflow>
<dataflow id="649" from="StgValue_543" to="store_ln49" fromId="543" toId="94">
</dataflow>
<dataflow id="650" from="state1_V" to="store_ln49" fromId="166" toId="94">
</dataflow>
<dataflow id="651" from="p_Val2_s" to="p_Val2_1" fromId="40" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="652" from="switch_ln38" to="p_Val2_1" fromId="44" toId="96">
</dataflow>
<dataflow id="653" from="p_Val2_s" to="p_Val2_1" fromId="40" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
<literal name="s_axi_b_bready_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="654" from="br_ln87" to="p_Val2_1" fromId="54" toId="96">
</dataflow>
<dataflow id="655" from="p_Val2_s" to="p_Val2_1" fromId="40" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
<literal name="s_axi_b_bready_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="656" from="br_ln0" to="p_Val2_1" fromId="52" toId="96">
</dataflow>
<dataflow id="657" from="p_Val2_s" to="p_Val2_1" fromId="40" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="658" from="br_ln72" to="p_Val2_1" fromId="82" toId="96">
</dataflow>
<dataflow id="659" from="p_Val2_s" to="p_Val2_1" fromId="40" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="660" from="br_ln0" to="p_Val2_1" fromId="61" toId="96">
</dataflow>
<dataflow id="661" from="trunc_ln45" to="p_Val2_1" fromId="92" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="662" from="br_ln49" to="p_Val2_1" fromId="95" toId="96">
</dataflow>
<dataflow id="663" from="p_Val2_s" to="p_Val2_1" fromId="40" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="664" from="br_ln0" to="p_Val2_1" fromId="89" toId="96">
</dataflow>
<dataflow id="665" from="StgValue_550" to="wready_V" fromId="550" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="666" from="switch_ln38" to="wready_V" fromId="44" toId="97">
</dataflow>
<dataflow id="667" from="StgValue_550" to="wready_V" fromId="550" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
<literal name="s_axi_b_bready_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="668" from="br_ln87" to="wready_V" fromId="54" toId="97">
</dataflow>
<dataflow id="669" from="StgValue_550" to="wready_V" fromId="550" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="-2"/>
<literal name="s_axi_b_bready_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="670" from="br_ln0" to="wready_V" fromId="52" toId="97">
</dataflow>
<dataflow id="671" from="StgValue_557" to="wready_V" fromId="557" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="672" from="br_ln72" to="wready_V" fromId="82" toId="97">
</dataflow>
<dataflow id="673" from="StgValue_550" to="wready_V" fromId="550" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="1"/>
<literal name="s_axi_w_wvalid_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="674" from="br_ln0" to="wready_V" fromId="61" toId="97">
</dataflow>
<dataflow id="675" from="StgValue_550" to="wready_V" fromId="550" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="676" from="br_ln49" to="wready_V" fromId="95" toId="97">
</dataflow>
<dataflow id="677" from="StgValue_550" to="wready_V" fromId="550" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="state1_V_load" val="0"/>
<literal name="s_axi_aw_awvalid_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="678" from="br_ln0" to="wready_V" fromId="89" toId="97">
</dataflow>
<dataflow id="679" from="state_V" to="state_V_load" fromId="172" toId="98">
</dataflow>
<dataflow id="680" from="state_V_load" to="br_ln93" fromId="98" toId="99">
</dataflow>
<dataflow id="681" from="_ssdm_op_Read.ap_none.i1P0A" to="s_axi_ar_arvalid_read" fromId="533" toId="100">
</dataflow>
<dataflow id="682" from="s_axi_ar_arvalid" to="s_axi_ar_arvalid_read" fromId="151" toId="100">
</dataflow>
<dataflow id="683" from="s_axi_ar_arvalid_read" to="br_ln95" fromId="100" toId="101">
</dataflow>
<dataflow id="684" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln114" fromId="547" toId="102">
</dataflow>
<dataflow id="685" from="s_axi_ar_arready" to="write_ln114" fromId="150" toId="102">
</dataflow>
<dataflow id="686" from="StgValue_550" to="write_ln114" fromId="550" toId="102">
</dataflow>
<dataflow id="687" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln96" fromId="547" toId="104">
</dataflow>
<dataflow id="688" from="s_axi_ar_arready" to="write_ln96" fromId="150" toId="104">
</dataflow>
<dataflow id="689" from="StgValue_557" to="write_ln96" fromId="557" toId="104">
</dataflow>
<dataflow id="690" from="_ssdm_op_Read.ap_none.i64P0A" to="p_Val2_3" fromId="536" toId="105">
</dataflow>
<dataflow id="691" from="s_axi_ar_araddr" to="p_Val2_3" fromId="149" toId="105">
</dataflow>
<dataflow id="692" from="p_Val2_3" to="trunc_ln97" fromId="105" toId="106">
</dataflow>
<dataflow id="693" from="trunc_ln97" to="store_ln97" fromId="106" toId="107">
</dataflow>
<dataflow id="694" from="raddr_V" to="store_ln97" fromId="173" toId="107">
</dataflow>
<dataflow id="695" from="StgValue_557" to="store_ln0" fromId="557" toId="108">
</dataflow>
<dataflow id="696" from="state_V" to="store_ln0" fromId="172" toId="108">
</dataflow>
<dataflow id="698" from="_ssdm_op_PartSelect.i2.i64.i32.i32" to="p_Result_1" fromId="697" toId="109">
</dataflow>
<dataflow id="699" from="p_Val2_3" to="p_Result_1" fromId="105" toId="109">
</dataflow>
<dataflow id="700" from="StgValue_608" to="p_Result_1" fromId="608" toId="109">
</dataflow>
<dataflow id="701" from="StgValue_610" to="p_Result_1" fromId="610" toId="109">
</dataflow>
<dataflow id="702" from="p_Result_1" to="switch_ln99" fromId="109" toId="110">
</dataflow>
<dataflow id="703" from="StgValue_541" to="switch_ln99" fromId="541" toId="110">
</dataflow>
<dataflow id="704" from="StgValue_543" to="switch_ln99" fromId="543" toId="110">
</dataflow>
<dataflow id="705" from="StgValue_545" to="switch_ln99" fromId="545" toId="110">
</dataflow>
<dataflow id="706" from="inner_reg2_V" to="inner_reg2_V_load" fromId="170" toId="111">
</dataflow>
<dataflow id="707" from="inner_reg2_V_load" to="sext_ln107" fromId="111" toId="112">
</dataflow>
<dataflow id="708" from="sext_ln107" to="zext_ln107" fromId="112" toId="113">
</dataflow>
<dataflow id="709" from="zext_ln107" to="store_ln107" fromId="113" toId="114">
</dataflow>
<dataflow id="710" from="rdata_V" to="store_ln107" fromId="174" toId="114">
</dataflow>
<dataflow id="711" from="inner_reg1_V" to="inner_reg1_V_load" fromId="169" toId="116">
</dataflow>
<dataflow id="712" from="inner_reg1_V_load" to="zext_ln104" fromId="116" toId="117">
</dataflow>
<dataflow id="713" from="zext_ln104" to="store_ln104" fromId="117" toId="118">
</dataflow>
<dataflow id="714" from="rdata_V" to="store_ln104" fromId="174" toId="118">
</dataflow>
<dataflow id="715" from="inner_reg0_V" to="inner_reg0_V_load" fromId="168" toId="120">
</dataflow>
<dataflow id="716" from="inner_reg0_V_load" to="zext_ln101" fromId="120" toId="121">
</dataflow>
<dataflow id="717" from="zext_ln101" to="store_ln101" fromId="121" toId="122">
</dataflow>
<dataflow id="718" from="rdata_V" to="store_ln101" fromId="174" toId="122">
</dataflow>
<dataflow id="719" from="inner_reg3_V" to="inner_reg3_V_load" fromId="171" toId="124">
</dataflow>
<dataflow id="720" from="inner_reg3_V_load" to="store_ln110" fromId="124" toId="125">
</dataflow>
<dataflow id="721" from="rdata_V" to="store_ln110" fromId="174" toId="125">
</dataflow>
<dataflow id="722" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln329" fromId="547" toId="127">
</dataflow>
<dataflow id="723" from="s_axi_r_rvalid" to="write_ln329" fromId="161" toId="127">
</dataflow>
<dataflow id="724" from="StgValue_550" to="write_ln329" fromId="550" toId="127">
</dataflow>
<dataflow id="725" from="_ssdm_op_Write.ap_none.i2P0A" to="write_ln118" fromId="559" toId="128">
</dataflow>
<dataflow id="726" from="s_axi_r_rresp" to="write_ln118" fromId="159" toId="128">
</dataflow>
<dataflow id="727" from="StgValue_541" to="write_ln118" fromId="541" toId="128">
</dataflow>
<dataflow id="728" from="_ssdm_op_Write.ap_none.i2P0A" to="write_ln121" fromId="559" toId="130">
</dataflow>
<dataflow id="729" from="s_axi_r_rresp" to="write_ln121" fromId="159" toId="130">
</dataflow>
<dataflow id="730" from="StgValue_541" to="write_ln121" fromId="541" toId="130">
</dataflow>
<dataflow id="731" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln329" fromId="547" toId="131">
</dataflow>
<dataflow id="732" from="s_axi_r_rvalid" to="write_ln329" fromId="161" toId="131">
</dataflow>
<dataflow id="733" from="StgValue_557" to="write_ln329" fromId="557" toId="131">
</dataflow>
<dataflow id="734" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln123" fromId="547" toId="132">
</dataflow>
<dataflow id="735" from="s_axi_ar_arready" to="write_ln123" fromId="150" toId="132">
</dataflow>
<dataflow id="736" from="StgValue_550" to="write_ln123" fromId="550" toId="132">
</dataflow>
<dataflow id="737" from="rdata_V" to="rdata_V_load" fromId="174" toId="133">
</dataflow>
<dataflow id="738" from="rdata_V_load" to="zext_ln674" fromId="133" toId="134">
</dataflow>
<dataflow id="739" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="p_Result_4" fromId="605" toId="135">
</dataflow>
<dataflow id="740" from="p_Val2_1" to="p_Result_4" fromId="96" toId="135">
</dataflow>
<dataflow id="741" from="StgValue_608" to="p_Result_4" fromId="608" toId="135">
</dataflow>
<dataflow id="742" from="StgValue_610" to="p_Result_4" fromId="610" toId="135">
</dataflow>
<dataflow id="743" from="raddr_V" to="p_Val2_2" fromId="173" toId="136">
</dataflow>
<dataflow id="744" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="p_Result_5" fromId="605" toId="137">
</dataflow>
<dataflow id="745" from="p_Val2_2" to="p_Result_5" fromId="136" toId="137">
</dataflow>
<dataflow id="746" from="StgValue_608" to="p_Result_5" fromId="608" toId="137">
</dataflow>
<dataflow id="747" from="StgValue_610" to="p_Result_5" fromId="610" toId="137">
</dataflow>
<dataflow id="748" from="p_Result_4" to="icmp_ln870" fromId="135" toId="138">
</dataflow>
<dataflow id="749" from="p_Result_5" to="icmp_ln870" fromId="137" toId="138">
</dataflow>
<dataflow id="750" from="icmp_ln870" to="select_ln124" fromId="138" toId="139">
</dataflow>
<dataflow id="751" from="lhs_V" to="select_ln124" fromId="42" toId="139">
</dataflow>
<dataflow id="752" from="zext_ln674" to="select_ln124" fromId="134" toId="139">
</dataflow>
<dataflow id="753" from="s_axi_w_wvalid_read" to="and_ln534" fromId="41" toId="140">
</dataflow>
<dataflow id="754" from="wready_V" to="and_ln534" fromId="97" toId="140">
</dataflow>
<dataflow id="755" from="and_ln534" to="select_ln534" fromId="140" toId="141">
</dataflow>
<dataflow id="756" from="select_ln124" to="select_ln534" fromId="139" toId="141">
</dataflow>
<dataflow id="757" from="zext_ln674" to="select_ln534" fromId="134" toId="141">
</dataflow>
<dataflow id="758" from="wready_V" to="cond_lvalue1" fromId="97" toId="142">
</dataflow>
<dataflow id="759" from="select_ln534" to="cond_lvalue1" fromId="141" toId="142">
</dataflow>
<dataflow id="760" from="zext_ln674" to="cond_lvalue1" fromId="134" toId="142">
</dataflow>
<dataflow id="762" from="_ssdm_op_Write.ap_none.i64P0A" to="write_ln124" fromId="761" toId="143">
</dataflow>
<dataflow id="763" from="s_axi_r_rdata" to="write_ln124" fromId="158" toId="143">
</dataflow>
<dataflow id="764" from="cond_lvalue1" to="write_ln124" fromId="142" toId="143">
</dataflow>
<dataflow id="765" from="_ssdm_op_Read.ap_none.i1P0A" to="s_axi_r_rready_read" fromId="533" toId="144">
</dataflow>
<dataflow id="766" from="s_axi_r_rready" to="s_axi_r_rready_read" fromId="160" toId="144">
</dataflow>
<dataflow id="767" from="s_axi_r_rready_read" to="br_ln125" fromId="144" toId="145">
</dataflow>
<dataflow id="768" from="StgValue_550" to="store_ln0" fromId="550" toId="146">
</dataflow>
<dataflow id="769" from="state_V" to="store_ln0" fromId="172" toId="146">
</dataflow>
<dataflow id="770" from="state1_V_load" to="StgValue_1" fromId="39" toId="1">
</dataflow>
<dataflow id="771" from="s_axi_b_bready_read" to="StgValue_1" fromId="49" toId="1">
</dataflow>
<dataflow id="772" from="s_axi_w_wvalid_read" to="StgValue_1" fromId="41" toId="1">
</dataflow>
<dataflow id="773" from="p_Result_s" to="StgValue_1" fromId="71" toId="1">
</dataflow>
<dataflow id="774" from="s_axi_aw_awvalid_read" to="StgValue_1" fromId="86" toId="1">
</dataflow>
<dataflow id="775" from="and_ln534" to="StgValue_1" fromId="140" toId="1">
</dataflow>
<dataflow id="776" from="wready_V" to="StgValue_1" fromId="97" toId="1">
</dataflow>
<dataflow id="777" from="state_V_load" to="StgValue_1" fromId="98" toId="1">
</dataflow>
<dataflow id="778" from="s_axi_ar_arvalid_read" to="StgValue_1" fromId="100" toId="1">
</dataflow>
<dataflow id="779" from="p_Result_1" to="StgValue_1" fromId="109" toId="1">
</dataflow>
<dataflow id="780" from="s_axi_r_rready_read" to="StgValue_1" fromId="144" toId="1">
</dataflow>
</dataflows>


</stg>
