Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec 14 13:39:03 2022
| Host         : EECS-DIGITAL-44 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.3464zh/obj/placerpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (119)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (4)
6. checking no_output_delay (33)
7. checking multiple_clock (30008)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (119)
--------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: controller/shape_cast/raycast/quad_solver/s5_sign_t1_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: controller/shape_cast/raycast/quad_solver/s5_sign_t2_reg[14]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: processor/decode/state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/output_register.douta_reg_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/output_register.douta_reg_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (30008)
----------------------------------
 There are 30008 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.921        0.000                      0                38621       -0.204      -23.791                    491                38621        3.000        0.000                       0                 30016  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_100mhz                   {0.000 5.000}      10.000          100.000         
  clk_out_100_clk_divider    {0.000 5.000}      10.000          100.000         
  clk_out_65_clk_divider     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_divider       {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_100_clk_divider_1  {0.000 5.000}      10.000          100.000         
  clk_out_65_clk_divider_1   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_divider_1     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_100_clk_divider          1.921        0.000                      0                37565       -0.130       -3.444                    105                37565        3.750        0.000                       0                 29906  
  clk_out_65_clk_divider           7.229        0.000                      0                 1056        0.013        0.000                      0                 1056        7.192        0.000                       0                   106  
  clkfbout_clk_divider                                                                                                                                                         7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_100_clk_divider_1        1.922        0.000                      0                37565       -0.130       -3.444                    105                37565        3.750        0.000                       0                 29906  
  clk_out_65_clk_divider_1         7.231        0.000                      0                 1056        0.013        0.000                      0                 1056        7.192        0.000                       0                   106  
  clkfbout_clk_divider_1                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_100_clk_divider_1  clk_out_100_clk_divider          1.921        0.000                      0                37565       -0.204      -23.402                    482                37565  
clk_out_65_clk_divider_1   clk_out_65_clk_divider           7.229        0.000                      0                 1056       -0.067       -0.389                      9                 1056  
clk_out_100_clk_divider    clk_out_100_clk_divider_1        1.921        0.000                      0                37565       -0.204      -23.402                    482                37565  
clk_out_65_clk_divider     clk_out_65_clk_divider_1         7.229        0.000                      0                 1056       -0.067       -0.389                      9                 1056  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100_clk_divider
  To Clock:  clk_out_100_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack        1.921ns,  Total Violation        0.000ns
Hold  :          105  Failing Endpoints,  Worst Slack       -0.130ns,  Total Violation       -3.444ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider rise@10.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 1.056ns (13.811%)  route 6.590ns (86.189%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    1.626    -0.998    controller/clk_out_100
    SLICE_X29Y104        FDRE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.542 r  controller/state_reg[0]/Q
                         net (fo=12, estimated)       0.824     0.282    controller/state_reg_n_0_[0]
    SLICE_X28Y104        LUT3 (Prop_lut3_I1_O)        0.150     0.432 r  controller/led_OBUF[15]_inst_i_1/O
                         net (fo=54, estimated)       1.985     2.417    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/wea[0]
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.326     2.743 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=16, estimated)       1.915     4.658    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ramloop[50].ram.ram_ena
    SLICE_X8Y41          LUT5 (Prop_lut5_I2_O)        0.124     4.782 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, estimated)        1.866     6.648    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena_array[38]
    RAMB36_X1Y7          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.583    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404     5.179 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633     6.812    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    1.710     8.613    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     9.086    
                         clock uncertainty           -0.074     9.012    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.569    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  1.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.130ns  (arrival time - required time)
  Source:                 controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_divider rise@0.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.304%)  route 0.151ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.648    -1.878 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.725    -1.154    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    0.558    -0.570    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/aclk
    SLICE_X55Y148        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=4, estimated)        0.151    -0.278    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/sml_mant_align[0]
    SLICE_X55Y150        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.429    -2.444 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.763    -1.681    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    0.915    -0.737    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X55Y150        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.520    -0.218    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.070    -0.148    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 -0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_100_clk_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y23     processor/exec/mem_bank/camera_ram/BRAM_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y110    processor/fetch/inst_bank/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y110    processor/fetch/inst_bank/BRAM_reg_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65_clk_divider
  To Clock:  clk_out_65_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack        7.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 vga_gen/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65_clk_divider rise@15.385ns - clk_out_65_clk_divider rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 1.977ns (25.904%)  route 5.655ns (74.096%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.154    -4.439 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.719    -2.720    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      1.718    -0.906    vga_gen/CLK
    SLICE_X74Y98         FDRE                                         r  vga_gen/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.428 r  vga_gen/vcount_out_reg[1]/Q
                         net (fo=10, estimated)       0.616     0.188    vga_gen/vcount_out_reg[1]
    SLICE_X73Y97         LUT2 (Prop_lut2_I0_O)        0.301     0.489 r  vga_gen/pix_bram_i_4/O
                         net (fo=1, routed)           0.000     0.489    vga_gen/pix_bram_i_4_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.039 r  vga_gen/pix_bram_i_3/CO[3]
                         net (fo=1, estimated)        0.000     1.039    vga_gen/pix_bram_i_3_n_0
    SLICE_X73Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.153 r  vga_gen/pix_bram_i_2/CO[3]
                         net (fo=1, estimated)        0.000     1.153    vga_gen/pix_bram_i_2_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.388 r  vga_gen/pix_bram_i_1/O[0]
                         net (fo=52, estimated)       2.542     3.930    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.299     4.229 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.ram_enb/O
                         net (fo=6, estimated)        2.497     6.726    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ENB
    RAMB36_X0Y5          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    17.967    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    10.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.633    12.196    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.287 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      1.710    13.997    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    14.478    
                         clock uncertainty           -0.079    14.398    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.955    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  7.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vga_gen/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65_clk_divider rise@0.000ns - clk_out_65_clk_divider rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.910%)  route 0.364ns (72.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.648    -1.878 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.725    -1.154    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      0.594    -0.534    vga_gen/CLK
    SLICE_X72Y95         FDRE                                         r  vga_gen/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  vga_gen/hcount_out_reg[3]/Q
                         net (fo=75, estimated)       0.364    -0.028    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y20         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.429    -2.444 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.763    -1.681    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      0.903    -0.749    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.525    -0.224    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.041    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65_clk_divider
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y4      pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y99     pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y99     pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_divider
  To Clock:  clkfbout_clk_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_div/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100_clk_divider_1
  To Clock:  clk_out_100_clk_divider_1

Setup :            0  Failing Endpoints,  Worst Slack        1.922ns,  Total Violation        0.000ns
Hold  :          105  Failing Endpoints,  Worst Slack       -0.130ns,  Total Violation       -3.444ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider_1 rise@10.000ns - clk_out_100_clk_divider_1 rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 1.056ns (13.811%)  route 6.590ns (86.189%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    1.626    -0.998    controller/clk_out_100
    SLICE_X29Y104        FDRE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.542 r  controller/state_reg[0]/Q
                         net (fo=12, estimated)       0.824     0.282    controller/state_reg_n_0_[0]
    SLICE_X28Y104        LUT3 (Prop_lut3_I1_O)        0.150     0.432 r  controller/led_OBUF[15]_inst_i_1/O
                         net (fo=54, estimated)       1.985     2.417    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/wea[0]
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.326     2.743 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=16, estimated)       1.915     4.658    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ramloop[50].ram.ram_ena
    SLICE_X8Y41          LUT5 (Prop_lut5_I2_O)        0.124     4.782 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, estimated)        1.866     6.648    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena_array[38]
    RAMB36_X1Y7          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.583    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404     5.179 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633     6.812    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    1.710     8.613    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     9.086    
                         clock uncertainty           -0.073     9.013    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.570    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  1.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.130ns  (arrival time - required time)
  Source:                 controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_divider_1 rise@0.000ns - clk_out_100_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.304%)  route 0.151ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.648    -1.878 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.725    -1.154    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    0.558    -0.570    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/aclk
    SLICE_X55Y148        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=4, estimated)        0.151    -0.278    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/sml_mant_align[0]
    SLICE_X55Y150        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.429    -2.444 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.763    -1.681    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    0.915    -0.737    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X55Y150        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.520    -0.218    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.070    -0.148    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 -0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_100_clk_divider_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y23     processor/exec/mem_bank/camera_ram/BRAM_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y110    processor/fetch/inst_bank/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y110    processor/fetch/inst_bank/BRAM_reg_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65_clk_divider_1
  To Clock:  clk_out_65_clk_divider_1

Setup :            0  Failing Endpoints,  Worst Slack        7.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 vga_gen/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65_clk_divider_1 rise@15.385ns - clk_out_65_clk_divider_1 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 1.977ns (25.904%)  route 5.655ns (74.096%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.154    -4.439 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.719    -2.720    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      1.718    -0.906    vga_gen/CLK
    SLICE_X74Y98         FDRE                                         r  vga_gen/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.428 r  vga_gen/vcount_out_reg[1]/Q
                         net (fo=10, estimated)       0.616     0.188    vga_gen/vcount_out_reg[1]
    SLICE_X73Y97         LUT2 (Prop_lut2_I0_O)        0.301     0.489 r  vga_gen/pix_bram_i_4/O
                         net (fo=1, routed)           0.000     0.489    vga_gen/pix_bram_i_4_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.039 r  vga_gen/pix_bram_i_3/CO[3]
                         net (fo=1, estimated)        0.000     1.039    vga_gen/pix_bram_i_3_n_0
    SLICE_X73Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.153 r  vga_gen/pix_bram_i_2/CO[3]
                         net (fo=1, estimated)        0.000     1.153    vga_gen/pix_bram_i_2_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.388 r  vga_gen/pix_bram_i_1/O[0]
                         net (fo=52, estimated)       2.542     3.930    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.299     4.229 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.ram_enb/O
                         net (fo=6, estimated)        2.497     6.726    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ENB
    RAMB36_X0Y5          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    17.967    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    10.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.633    12.196    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.287 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      1.710    13.997    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    14.478    
                         clock uncertainty           -0.078    14.400    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.957    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  7.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vga_gen/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65_clk_divider_1 rise@0.000ns - clk_out_65_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.910%)  route 0.364ns (72.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.648    -1.878 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.725    -1.154    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      0.594    -0.534    vga_gen/CLK
    SLICE_X72Y95         FDRE                                         r  vga_gen/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  vga_gen/hcount_out_reg[3]/Q
                         net (fo=75, estimated)       0.364    -0.028    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y20         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.429    -2.444 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.763    -1.681    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      0.903    -0.749    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.525    -0.224    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.041    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65_clk_divider_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y4      pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y99     pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y99     pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_divider_1
  To Clock:  clkfbout_clk_divider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_divider_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_div/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100_clk_divider_1
  To Clock:  clk_out_100_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack        1.921ns,  Total Violation        0.000ns
Hold  :          482  Failing Endpoints,  Worst Slack       -0.204ns,  Total Violation      -23.402ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider rise@10.000ns - clk_out_100_clk_divider_1 rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 1.056ns (13.811%)  route 6.590ns (86.189%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    1.626    -0.998    controller/clk_out_100
    SLICE_X29Y104        FDRE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.542 r  controller/state_reg[0]/Q
                         net (fo=12, estimated)       0.824     0.282    controller/state_reg_n_0_[0]
    SLICE_X28Y104        LUT3 (Prop_lut3_I1_O)        0.150     0.432 r  controller/led_OBUF[15]_inst_i_1/O
                         net (fo=54, estimated)       1.985     2.417    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/wea[0]
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.326     2.743 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=16, estimated)       1.915     4.658    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ramloop[50].ram.ram_ena
    SLICE_X8Y41          LUT5 (Prop_lut5_I2_O)        0.124     4.782 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, estimated)        1.866     6.648    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena_array[38]
    RAMB36_X1Y7          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.583    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404     5.179 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633     6.812    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    1.710     8.613    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     9.086    
                         clock uncertainty           -0.074     9.012    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.569    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  1.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.204ns  (arrival time - required time)
  Source:                 controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_divider rise@0.000ns - clk_out_100_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.304%)  route 0.151ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.648    -1.878 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.725    -1.154    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    0.558    -0.570    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/aclk
    SLICE_X55Y148        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=4, estimated)        0.151    -0.278    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/sml_mant_align[0]
    SLICE_X55Y150        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.429    -2.444 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.763    -1.681    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    0.915    -0.737    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X55Y150        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.520    -0.218    
                         clock uncertainty            0.074    -0.144    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.070    -0.074    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 -0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65_clk_divider_1
  To Clock:  clk_out_65_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack        7.229ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -0.067ns,  Total Violation       -0.389ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 vga_gen/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65_clk_divider rise@15.385ns - clk_out_65_clk_divider_1 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 1.977ns (25.904%)  route 5.655ns (74.096%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.154    -4.439 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.719    -2.720    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      1.718    -0.906    vga_gen/CLK
    SLICE_X74Y98         FDRE                                         r  vga_gen/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.428 r  vga_gen/vcount_out_reg[1]/Q
                         net (fo=10, estimated)       0.616     0.188    vga_gen/vcount_out_reg[1]
    SLICE_X73Y97         LUT2 (Prop_lut2_I0_O)        0.301     0.489 r  vga_gen/pix_bram_i_4/O
                         net (fo=1, routed)           0.000     0.489    vga_gen/pix_bram_i_4_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.039 r  vga_gen/pix_bram_i_3/CO[3]
                         net (fo=1, estimated)        0.000     1.039    vga_gen/pix_bram_i_3_n_0
    SLICE_X73Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.153 r  vga_gen/pix_bram_i_2/CO[3]
                         net (fo=1, estimated)        0.000     1.153    vga_gen/pix_bram_i_2_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.388 r  vga_gen/pix_bram_i_1/O[0]
                         net (fo=52, estimated)       2.542     3.930    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.299     4.229 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.ram_enb/O
                         net (fo=6, estimated)        2.497     6.726    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ENB
    RAMB36_X0Y5          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    17.967    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    10.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.633    12.196    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.287 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      1.710    13.997    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    14.478    
                         clock uncertainty           -0.079    14.398    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.955    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  7.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 vga_gen/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65_clk_divider rise@0.000ns - clk_out_65_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.910%)  route 0.364ns (72.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.648    -1.878 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.725    -1.154    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      0.594    -0.534    vga_gen/CLK
    SLICE_X72Y95         FDRE                                         r  vga_gen/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  vga_gen/hcount_out_reg[3]/Q
                         net (fo=75, estimated)       0.364    -0.028    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y20         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.429    -2.444 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.763    -1.681    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      0.903    -0.749    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.525    -0.224    
                         clock uncertainty            0.079    -0.145    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.038    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                 -0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100_clk_divider
  To Clock:  clk_out_100_clk_divider_1

Setup :            0  Failing Endpoints,  Worst Slack        1.921ns,  Total Violation        0.000ns
Hold  :          482  Failing Endpoints,  Worst Slack       -0.204ns,  Total Violation      -23.402ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider_1 rise@10.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 1.056ns (13.811%)  route 6.590ns (86.189%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    1.626    -0.998    controller/clk_out_100
    SLICE_X29Y104        FDRE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.542 r  controller/state_reg[0]/Q
                         net (fo=12, estimated)       0.824     0.282    controller/state_reg_n_0_[0]
    SLICE_X28Y104        LUT3 (Prop_lut3_I1_O)        0.150     0.432 r  controller/led_OBUF[15]_inst_i_1/O
                         net (fo=54, estimated)       1.985     2.417    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/wea[0]
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.326     2.743 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=16, estimated)       1.915     4.658    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ramloop[50].ram.ram_ena
    SLICE_X8Y41          LUT5 (Prop_lut5_I2_O)        0.124     4.782 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, estimated)        1.866     6.648    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena_array[38]
    RAMB36_X1Y7          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.583    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404     5.179 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633     6.812    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    1.710     8.613    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     9.086    
                         clock uncertainty           -0.074     9.012    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.569    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  1.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.204ns  (arrival time - required time)
  Source:                 controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_divider_1 rise@0.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.304%)  route 0.151ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.648    -1.878 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.725    -1.154    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    0.558    -0.570    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/aclk
    SLICE_X55Y148        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=4, estimated)        0.151    -0.278    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/sml_mant_align[0]
    SLICE_X55Y150        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.429    -2.444 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.763    -1.681    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_div/inst/clkout1_buf/O
                         net (fo=29904, estimated)    0.915    -0.737    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X55Y150        FDRE                                         r  controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.520    -0.218    
                         clock uncertainty            0.074    -0.144    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.070    -0.074    controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 -0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65_clk_divider
  To Clock:  clk_out_65_clk_divider_1

Setup :            0  Failing Endpoints,  Worst Slack        7.229ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -0.067ns,  Total Violation       -0.389ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 vga_gen/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65_clk_divider_1 rise@15.385ns - clk_out_65_clk_divider rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 1.977ns (25.904%)  route 5.655ns (74.096%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.154    -4.439 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.719    -2.720    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      1.718    -0.906    vga_gen/CLK
    SLICE_X74Y98         FDRE                                         r  vga_gen/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.428 r  vga_gen/vcount_out_reg[1]/Q
                         net (fo=10, estimated)       0.616     0.188    vga_gen/vcount_out_reg[1]
    SLICE_X73Y97         LUT2 (Prop_lut2_I0_O)        0.301     0.489 r  vga_gen/pix_bram_i_4/O
                         net (fo=1, routed)           0.000     0.489    vga_gen/pix_bram_i_4_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.039 r  vga_gen/pix_bram_i_3/CO[3]
                         net (fo=1, estimated)        0.000     1.039    vga_gen/pix_bram_i_3_n_0
    SLICE_X73Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.153 r  vga_gen/pix_bram_i_2/CO[3]
                         net (fo=1, estimated)        0.000     1.153    vga_gen/pix_bram_i_2_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.388 r  vga_gen/pix_bram_i_1/O[0]
                         net (fo=52, estimated)       2.542     3.930    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.299     4.229 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.ram_enb/O
                         net (fo=6, estimated)        2.497     6.726    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ENB
    RAMB36_X0Y5          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    17.967    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    10.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.633    12.196    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.287 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      1.710    13.997    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    14.478    
                         clock uncertainty           -0.079    14.398    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.955    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  7.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 vga_gen/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65_clk_divider_1 rise@0.000ns - clk_out_65_clk_divider rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.910%)  route 0.364ns (72.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.648    -1.878 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.725    -1.154    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      0.594    -0.534    vga_gen/CLK
    SLICE_X72Y95         FDRE                                         r  vga_gen/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  vga_gen/hcount_out_reg[3]/Q
                         net (fo=75, estimated)       0.364    -0.028    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y20         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.429    -2.444 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.763    -1.681    clk_div/inst/clk_out_65_clk_divider
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_div/inst/clkout2_buf/O
                         net (fo=104, estimated)      0.903    -0.749    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.525    -0.224    
                         clock uncertainty            0.079    -0.145    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.038    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                 -0.067    





