$date
	Sat Jan 24 18:10:00 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mem_tb $end
$var wire 32 ! t_data_out [31:0] $end
$var reg 8 " t_address [7:0] $end
$var reg 1 # t_clk $end
$var reg 32 $ t_data_in [31:0] $end
$var reg 1 % t_mode $end
$scope module uut $end
$var wire 8 & address [7:0] $end
$var wire 1 # clk $end
$var wire 32 ' data_in [31:0] $end
$var wire 1 % mode $end
$var reg 32 ( data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b11110 '
b10 &
0%
b11110 $
0#
b10 "
b0 !
$end
#5000
1#
#10000
0#
#12000
b101000 $
b101000 '
b100 "
b100 &
#15000
1#
#17000
b11110 !
b11110 (
b10 "
b10 &
1%
#20000
0#
#25000
1#
#27000
b101000 !
b101000 (
b100 "
b100 &
#30000
0#
#32000
