# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../../My_IPs/vp/src/rgb2ycbcr_0_1/src/mult_gen_1/sim/mult_gen_1.vhd" \
"../../../../../../../../../My_IPs/vp/src/rgb2ycbcr_0_1/src/c_addsub_1/sim/c_addsub_1.vhd" \

# Do not sort compile order
nosort
