
*** Running vivado
    with args -log design_1_ASICBuffer_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ASICBuffer_0_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_ASICBuffer_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tranq/Desktop/ASIC Test/bluespec/asic-buffer/build/ip/ASICBuffer'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cadstud/xilinx/tools/Vivado/2019.1/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_ASICBuffer_0_1 -part xc7vx690tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30109 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1958.375 ; gain = 151.723 ; free physical = 4153 ; free virtual = 6539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ASICBuffer_0_1' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ip/design_1_ASICBuffer_0_1/synth/design_1_ASICBuffer_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'mkASICBuffer' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/mkASICBuffer.v:87]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/SizedFIFO.v:35]
	Parameter p1width bound to: 32 - type: integer 
	Parameter p2depth bound to: 100 - type: integer 
	Parameter p3cntr_width bound to: 7 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 98 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "DISTRIBUTED" *) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/SizedFIFO.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO' (1#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'BRAM2' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 109 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:42]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:75]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2' (2#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:8]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/mkASICBuffer.v:963]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized0' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/SizedFIFO.v:35]
	Parameter p1width bound to: 51 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized0' (2#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/SizedFIFO.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/mkASICBuffer.v:977]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized0' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 51 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:75]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized0' (2#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:8]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized1' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:75]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized1' (2#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:8]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/mkASICBuffer.v:1028]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized2' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:75]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized2' (2#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/BRAM2.v:8]
INFO: [Synth 8-6157] synthesizing module 'FIFO2' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/FIFO2.v:28]
	Parameter width bound to: 9 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2' (3#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized0' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/FIFO2.v:28]
	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized0' (3#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized1' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/FIFO2.v:28]
	Parameter width bound to: 45 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized1' (3#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized2' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/FIFO2.v:28]
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized2' (3#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/FIFO2.v:28]
WARNING: [Synth 8-6014] Unused sequential element master_read_out_1_rCache_reg was removed.  [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/mkASICBuffer.v:1769]
WARNING: [Synth 8-6014] Unused sequential element master_write_out_rCache_reg was removed.  [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/mkASICBuffer.v:1779]
INFO: [Synth 8-6155] done synthesizing module 'mkASICBuffer' (4#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/mkASICBuffer.v:87]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ASICBuffer_0_1' (5#1) [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ip/design_1_ASICBuffer_0_1/synth/design_1_ASICBuffer_0_1.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2019.090 ; gain = 212.438 ; free physical = 4175 ; free virtual = 6561
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2024.027 ; gain = 217.375 ; free physical = 4173 ; free virtual = 6560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2024.027 ; gain = 217.375 ; free physical = 4173 ; free virtual = 6560
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2213.625 ; gain = 0.000 ; free physical = 4065 ; free virtual = 6452
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2216.594 ; gain = 2.969 ; free physical = 4062 ; free virtual = 6449
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 4148 ; free virtual = 6535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 4148 ; free virtual = 6535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 4148 ; free virtual = 6535
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'master_read_out_1_rRdPtr_reg[5:0]' into 'master_read_in_rWrPtr_reg[5:0]' [/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.srcs/sources_1/bd/design_1/ipshared/4f37/src/mkASICBuffer.v:1467]
INFO: [Synth 8-3971] The signal "BRAM2:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BRAM2__parameterized0:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BRAM2__parameterized1:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BRAM2__parameterized2:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 4139 ; free virtual = 6527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              116 Bit    Registers := 2     
	              109 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	               51 Bit    Registers := 3     
	               45 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               37 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---RAMs : 
	               3K Bit         RAMs := 2     
	               1K Bit         RAMs := 2     
	              576 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    109 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   5 Input     51 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SizedFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2 
Detailed RTL Component Info : 
+---Registers : 
	              109 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SizedFIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     51 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BRAM2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BRAM2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              576 Bit         RAMs := 1     
Module FIFO2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkASICBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 16    
+---Registers : 
	              116 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    109 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
warning: Removed RAM inst/master_read_in_memory/RAM_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element inst/master_read_in_memory/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/master_read_in_memory/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/master_read_out_1_memory/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/master_read_out_1_memory/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/master_write_in_addr_memory/RAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 34 bits of RAM "inst/master_write_in_addr_memory/RAM_reg" due to constant propagation. Old ram width 109 bits, new ram width 75 bits.
WARNING: [Synth 8-6014] Unused sequential element inst/master_write_in_data_memory/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/master_write_out_memory/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/master_write_out_memory/RAM_reg was removed. 
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[0]' (FDSE) to 'inst/master_read_in_rCache_reg[113]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[1]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[2]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[3]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[4]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[5]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[6]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[7]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[8]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[9]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[10]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[11]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[12]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[13]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[14]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[15]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[16]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[17]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[18]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[19]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[20]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[21]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[22]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[23]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[24]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[25]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[26]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[27]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[28]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[29]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[30]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ip_time_setup_reg[31]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_burst_length_reg[0]' (FDSE) to 'inst/master_read_in_rCache_reg[113]'
INFO: [Synth 8-3886] merging instance 'inst/axi_burst_length_reg[1]' (FDSE) to 'inst/master_read_in_rCache_reg[113]'
INFO: [Synth 8-3886] merging instance 'inst/axi_burst_length_reg[2]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_burst_length_reg[3]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_burst_length_reg[4]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_burst_length_reg[5]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_burst_length_reg[6]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_burst_length_reg[7]' (FDRE) to 'inst/master_read_in_rWrPtr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ip_current_write_address_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ip_current_write_address_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[32]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[33]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[34]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[35]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[36]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[37]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[38]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[39]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[40]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[41]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[42]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[43]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[44]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[45]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[46]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[47]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[48]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[49]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[50]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[51]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[52]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[53]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[54]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[55]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[56]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[57]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[58]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[59]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[60]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[61]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_size_reg[62]' (FDRE) to 'inst/ddr_size_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ddr_size_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/slave_write_out/data1_reg_reg[0]' (FDE) to 'inst/slave_write_out/data1_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slave_write_out/data1_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/slave_read_out/data1_reg_reg[0]' (FDE) to 'inst/slave_read_out/data1_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slave_read_out/data1_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[1]' (FDRE) to 'inst/pci_start_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[2]' (FDRE) to 'inst/pci_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[3]' (FDRE) to 'inst/pci_start_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[4]' (FDRE) to 'inst/pci_start_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[5]' (FDRE) to 'inst/pci_start_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[6]' (FDRE) to 'inst/pci_start_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[7]' (FDRE) to 'inst/pci_start_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[8]' (FDRE) to 'inst/pci_start_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[9]' (FDRE) to 'inst/pci_start_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[10]' (FDRE) to 'inst/pci_start_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[11]' (FDRE) to 'inst/pci_start_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[12]' (FDRE) to 'inst/pci_start_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[13]' (FDRE) to 'inst/pci_start_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[14]' (FDRE) to 'inst/pci_start_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[15]' (FDRE) to 'inst/pci_start_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[16]' (FDRE) to 'inst/pci_start_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[17]' (FDRE) to 'inst/pci_start_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[18]' (FDRE) to 'inst/pci_start_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[19]' (FDRE) to 'inst/pci_start_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[20]' (FDRE) to 'inst/pci_start_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[21]' (FDRE) to 'inst/pci_start_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[22]' (FDRE) to 'inst/pci_start_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[23]' (FDRE) to 'inst/pci_start_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[24]' (FDRE) to 'inst/pci_start_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[25]' (FDRE) to 'inst/pci_start_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[26]' (FDRE) to 'inst/pci_start_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/pci_start_reg[27]' (FDRE) to 'inst/pci_start_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pci_start_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/master_write_in_data_rCache_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/master_write_in_addr_rCache_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/master_write_in_addr_rCache_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_4/\inst/master_read_in_memory/DOB_R_reg[108] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/master_read_in_rCache_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/master_read_in_rWrPtr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ip_current_write_address_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 4112 ; free virtual = 6504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_ASICBuffer_0_1 | inst/master_write_in_addr_memory/RAM_reg | 32 x 109(READ_FIRST)   | W |   | 32 x 109(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|design_1_ASICBuffer_0_1 | inst/master_write_in_data_memory/RAM_reg | 32 x 37(READ_FIRST)    | W |   | 32 x 37(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------+-----------------------------+----------------+----------------------+-----------------------------+
|Module Name             | RTL Object                  | Inference      | Size (Depth x Width) | Primitives                  | 
+------------------------+-----------------------------+----------------+----------------------+-----------------------------+
|design_1_ASICBuffer_0_1 | inst/ip_data_buffer/arr_reg | User Attribute | 128 x 32             | RAM64X1D x 4  RAM64M x 20   | 
+------------------------+-----------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance insti_1/inst/master_write_in_addr_memory/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_1/inst/master_write_in_addr_memory/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_2/inst/master_write_in_data_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 3993 ; free virtual = 6384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 3995 ; free virtual = 6386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_ASICBuffer_0_1 | inst/master_write_in_addr_memory/RAM_reg | 32 x 109(READ_FIRST)   | W |   | 32 x 109(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|design_1_ASICBuffer_0_1 | inst/master_write_in_data_memory/RAM_reg | 32 x 37(READ_FIRST)    | W |   | 32 x 37(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------+-----------------------------+----------------+----------------------+-----------------------------+
|Module Name             | RTL Object                  | Inference      | Size (Depth x Width) | Primitives                  | 
+------------------------+-----------------------------+----------------+----------------------+-----------------------------+
|design_1_ASICBuffer_0_1 | inst/ip_data_buffer/arr_reg | User Attribute | 128 x 32             | RAM64X1D x 4  RAM64M x 20   | 
+------------------------+-----------------------------+----------------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/master_write_in_addr_memory/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/master_write_in_addr_memory/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/master_write_in_data_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 3991 ; free virtual = 6383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 3992 ; free virtual = 6382
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 3992 ; free virtual = 6382
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 3993 ; free virtual = 6383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 3993 ; free virtual = 6383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 3993 ; free virtual = 6383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 3993 ; free virtual = 6383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    48|
|2     |LUT1     |    13|
|3     |LUT2     |   163|
|4     |LUT3     |    64|
|5     |LUT4     |   157|
|6     |LUT5     |   177|
|7     |LUT6     |   217|
|8     |RAM64M   |    20|
|9     |RAM64X1D |     4|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     2|
|12    |FDPE     |     1|
|13    |FDRE     |   584|
|14    |FDSE     |    84|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+----------------------+------+
|      |Instance                        |Module                |Cells |
+------+--------------------------------+----------------------+------+
|1     |top                             |                      |  1535|
|2     |  inst                          |mkASICBuffer          |  1535|
|3     |    ip_data_buffer              |SizedFIFO             |   242|
|4     |    master_write_in_addr_memory |BRAM2                 |   206|
|5     |    master_write_in_data_memory |BRAM2__parameterized1 |    49|
|6     |    slave_read_in               |FIFO2                 |    98|
|7     |    slave_read_out              |FIFO2__parameterized0 |   134|
|8     |    slave_write_in              |FIFO2__parameterized1 |   209|
|9     |    slave_write_out             |FIFO2__parameterized2 |     5|
+------+--------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 3993 ; free virtual = 6383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.594 ; gain = 217.375 ; free physical = 4046 ; free virtual = 6436
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2216.594 ; gain = 409.941 ; free physical = 4061 ; free virtual = 6452
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.594 ; gain = 0.000 ; free physical = 3982 ; free virtual = 6373
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2216.594 ; gain = 792.965 ; free physical = 4080 ; free virtual = 6470
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.594 ; gain = 0.000 ; free physical = 4080 ; free virtual = 6470
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.runs/design_1_ASICBuffer_0_1_synth_1/design_1_ASICBuffer_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ASICBuffer_0_1, cache-ID = 79e4e5402d0bee7f
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2241.605 ; gain = 0.000 ; free physical = 4079 ; free virtual = 6471
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tranq/Desktop/ASIC Test/ip_pci_v1/ip_pci_v1.runs/design_1_ASICBuffer_0_1_synth_1/design_1_ASICBuffer_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ASICBuffer_0_1_utilization_synth.rpt -pb design_1_ASICBuffer_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 25 14:27:33 2021...
