

================================================================
== Vivado HLS Report for 'Mem2Stream_Batch'
================================================================
* Date:           Mon Mar  1 14:00:13 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingDataflowPartition_0_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Mem2Stream_fu_100    |Mem2Stream    |     6154|     6154| 61.540 us | 61.540 us |  6154|  6154|   none  |
        |grp_Mem2Stream_1_fu_110  |Mem2Stream_1  |      394|      394|  3.940 us |  3.940 us |   394|   394|   none  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+------------+-----------+-----------+------+----------+
        |          |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+------------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?| 396 ~ 6156 |          -|          -|     ?|    no    |
        +----------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    187|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     304|    424|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    282|    -|
|Register         |        -|      -|     126|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     430|    893|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+-----+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+--------------+---------+-------+-----+-----+-----+
    |grp_Mem2Stream_fu_100    |Mem2Stream    |        0|      0|  154|  213|    0|
    |grp_Mem2Stream_1_fu_110  |Mem2Stream_1  |        0|      0|  150|  211|    0|
    +-------------------------+--------------+---------+-------+-----+-----+-----+
    |Total                    |              |        0|      0|  304|  424|    0|
    +-------------------------+--------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |rep_3_fu_178_p2                  |     +    |      0|  0|  39|          32|           1|
    |rep_fu_189_p2                    |     +    |      0|  0|  39|          32|           5|
    |repsLeft_fu_143_p2               |     -    |      0|  0|  39|          32|          32|
    |sub_ln170_fu_170_p2              |     -    |      0|  0|  39|          32|          32|
    |icmp_ln166_fu_138_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln168_fu_152_p2             |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 187|         166|         105|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  21|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |m_axi_in_V_ARADDR    |  15|          3|   64|        192|
    |m_axi_in_V_ARBURST   |  15|          3|    2|          6|
    |m_axi_in_V_ARCACHE   |  15|          3|    4|         12|
    |m_axi_in_V_ARID      |  15|          3|    1|          3|
    |m_axi_in_V_ARLEN     |  15|          3|   32|         96|
    |m_axi_in_V_ARLOCK    |  15|          3|    2|          6|
    |m_axi_in_V_ARPROT    |  15|          3|    3|          9|
    |m_axi_in_V_ARQOS     |  15|          3|    4|         12|
    |m_axi_in_V_ARREGION  |  15|          3|    4|         12|
    |m_axi_in_V_ARSIZE    |  15|          3|    3|          9|
    |m_axi_in_V_ARUSER    |  15|          3|    1|          3|
    |m_axi_in_V_ARVALID   |  15|          3|    1|          3|
    |m_axi_in_V_RREADY    |  15|          3|    1|          3|
    |numReps_out_blk_n    |   9|          2|    1|          2|
    |out_V_V_din          |   9|          2|   64|        128|
    |out_V_V_write        |  15|          3|    1|          3|
    |real_start           |   9|          2|    1|          2|
    |rep_2_fu_76          |  15|          3|   32|         96|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 282|         57|  223|        603|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |grp_Mem2Stream_1_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |grp_Mem2Stream_fu_100_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln168_reg_223                    |   1|   0|    1|          0|
    |in_V_offset1_reg_214                  |  61|   0|   61|          0|
    |rep_2_fu_76                           |  32|   0|   32|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |sub_ln170_reg_227                     |  25|   0|   32|          7|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 126|   0|  133|          7|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Mem2Stream_Batch | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Mem2Stream_Batch | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Mem2Stream_Batch | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | Mem2Stream_Batch | return value |
|ap_done              | out |    1| ap_ctrl_hs | Mem2Stream_Batch | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Mem2Stream_Batch | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Mem2Stream_Batch | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Mem2Stream_Batch | return value |
|start_out            | out |    1| ap_ctrl_hs | Mem2Stream_Batch | return value |
|start_write          | out |    1| ap_ctrl_hs | Mem2Stream_Batch | return value |
|m_axi_in_V_AWVALID   | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWREADY   |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWADDR    | out |   64|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWID      | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWLEN     | out |   32|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWSIZE    | out |    3|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWBURST   | out |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWLOCK    | out |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWCACHE   | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWPROT    | out |    3|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWQOS     | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWREGION  | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWUSER    | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WVALID    | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WREADY    |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WDATA     | out |   64|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WSTRB     | out |    8|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WLAST     | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WID       | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WUSER     | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARVALID   | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARREADY   |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARADDR    | out |   64|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARID      | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARLEN     | out |   32|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARSIZE    | out |    3|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARBURST   | out |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARLOCK    | out |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARCACHE   | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARPROT    | out |    3|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARQOS     | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARREGION  | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARUSER    | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RVALID    |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RREADY    | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RDATA     |  in |   64|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RLAST     |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RID       |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RUSER     |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RRESP     |  in |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_BVALID    |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_BREADY    | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_BRESP     |  in |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_BID       |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_BUSER     |  in |    1|    m_axi   |       in_V       |    pointer   |
|in_V_offset          |  in |   64|   ap_none  |    in_V_offset   |    scalar    |
|out_V_V_din          | out |   64|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n       |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write        | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
|numReps              |  in |   32|   ap_none  |      numReps     |    scalar    |
|numReps_out_din      | out |   32|   ap_fifo  |    numReps_out   |    pointer   |
|numReps_out_full_n   |  in |    1|   ap_fifo  |    numReps_out   |    pointer   |
|numReps_out_write    | out |    1|   ap_fifo  |    numReps_out   |    pointer   |
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rep_2 = alloca i32"   --->   Operation 4 'alloca' 'rep_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)" [/workspace/finn-hlslib/dma.h:161->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 5 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_V_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_V_offset)" [/workspace/finn-hlslib/dma.h:161->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 6 'read' 'in_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_V_offset1 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %in_V_offset_read, i32 3, i32 63)" [/workspace/finn-hlslib/dma.h:161->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 7 'partselect' 'in_V_offset1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str43, [1 x i8]* @p_str44, [1 x i8]* @p_str45, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str46, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_out, i32 %numReps_read)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 11 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.81ns)   --->   "store i32 0, i32* %rep_2" [/workspace/finn-hlslib/dma.h:166->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 13 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br label %.backedge.i" [/workspace/finn-hlslib/dma.h:166->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.99>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%rep_2_load = load i32* %rep_2" [/workspace/finn-hlslib/dma.h:171->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 15 'load' 'rep_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln166 = icmp eq i32 %rep_2_load, %numReps_read" [/workspace/finn-hlslib/dma.h:166->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 16 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %.exit, label %0" [/workspace/finn-hlslib/dma.h:166->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%repsLeft = sub i32 %numReps_read, %rep_2_load" [/workspace/finn-hlslib/dma.h:167->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 18 'sub' 'repsLeft' <Predicate = (!icmp_ln166)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i32 %repsLeft to i4" [/workspace/finn-hlslib/dma.h:167->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 19 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln168 = icmp eq i4 %trunc_ln167, 0" [/workspace/finn-hlslib/dma.h:168->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 20 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln166)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node sub_ln170)   --->   "%shl_ln170 = shl i32 %rep_2_load, 9" [/workspace/finn-hlslib/dma.h:170->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 21 'shl' 'shl_ln170' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node sub_ln170)   --->   "%shl_ln170_1 = shl i32 %rep_2_load, 7" [/workspace/finn-hlslib/dma.h:170->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 22 'shl' 'shl_ln170_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln170 = sub i32 %shl_ln170, %shl_ln170_1" [/workspace/finn-hlslib/dma.h:170->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 23 'sub' 'sub_ln170' <Predicate = (!icmp_ln166)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %1, label %2" [/workspace/finn-hlslib/dma.h:168->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 24 'br' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.44ns)   --->   "call fastcc void @Mem2Stream.1(i64* %in_V, i61 %in_V_offset1, i32 %sub_ln170, i64* %out_V_V)" [/workspace/finn-hlslib/dma.h:174->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 25 'call' <Predicate = (!icmp_ln166 & !icmp_ln168)> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%rep_3 = add i32 %rep_2_load, 1" [/workspace/finn-hlslib/dma.h:175->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 26 'add' 'rep_3' <Predicate = (!icmp_ln166 & !icmp_ln168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.81ns)   --->   "store i32 %rep_3, i32* %rep_2" [/workspace/finn-hlslib/dma.h:175->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 27 'store' <Predicate = (!icmp_ln166 & !icmp_ln168)> <Delay = 1.81>
ST_2 : Operation 28 [2/2] (3.44ns)   --->   "call fastcc void @Mem2Stream(i64* %in_V, i61 %in_V_offset1, i32 %sub_ln170, i64* %out_V_V)" [/workspace/finn-hlslib/dma.h:170->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 28 'call' <Predicate = (!icmp_ln166 & icmp_ln168)> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%rep = add i32 %rep_2_load, 16" [/workspace/finn-hlslib/dma.h:171->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 29 'add' 'rep' <Predicate = (!icmp_ln166 & icmp_ln168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.81ns)   --->   "store i32 %rep, i32* %rep_2" [/workspace/finn-hlslib/dma.h:172->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 30 'store' <Predicate = (!icmp_ln166 & icmp_ln168)> <Delay = 1.81>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 31 'ret' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @Mem2Stream.1(i64* %in_V, i61 %in_V_offset1, i32 %sub_ln170, i64* %out_V_V)" [/workspace/finn-hlslib/dma.h:174->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 32 'call' <Predicate = (!icmp_ln168)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.backedge.i.backedge"   --->   Operation 33 'br' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @Mem2Stream(i64* %in_V, i61 %in_V_offset1, i32 %sub_ln170, i64* %out_V_V)" [/workspace/finn-hlslib/dma.h:170->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 34 'call' <Predicate = (icmp_ln168)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %.backedge.i.backedge" [/workspace/finn-hlslib/dma.h:172->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 35 'br' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.backedge.i"   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numReps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep_2             (alloca       ) [ 0111]
numReps_read      (read         ) [ 0011]
in_V_offset_read  (read         ) [ 0000]
in_V_offset1      (partselect   ) [ 0011]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
write_ln22        (write        ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
store_ln166       (store        ) [ 0000]
br_ln166          (br           ) [ 0000]
rep_2_load        (load         ) [ 0000]
icmp_ln166        (icmp         ) [ 0011]
br_ln166          (br           ) [ 0000]
repsLeft          (sub          ) [ 0000]
trunc_ln167       (trunc        ) [ 0000]
icmp_ln168        (icmp         ) [ 0011]
shl_ln170         (shl          ) [ 0000]
shl_ln170_1       (shl          ) [ 0000]
sub_ln170         (sub          ) [ 0001]
br_ln168          (br           ) [ 0000]
rep_3             (add          ) [ 0000]
store_ln175       (store        ) [ 0000]
rep               (add          ) [ 0000]
store_ln172       (store        ) [ 0000]
ret_ln22          (ret          ) [ 0000]
call_ln174        (call         ) [ 0000]
br_ln0            (br           ) [ 0000]
call_ln170        (call         ) [ 0000]
br_ln172          (br           ) [ 0000]
br_ln0            (br           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numReps_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream.1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="rep_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="numReps_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="in_V_offset_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_offset_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln22_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_Mem2Stream_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="61" slack="1"/>
<pin id="104" dir="0" index="3" bw="32" slack="0"/>
<pin id="105" dir="0" index="4" bw="64" slack="0"/>
<pin id="106" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln170/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_Mem2Stream_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="61" slack="1"/>
<pin id="114" dir="0" index="3" bw="32" slack="0"/>
<pin id="115" dir="0" index="4" bw="64" slack="0"/>
<pin id="116" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_V_offset1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="61" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="0" index="3" bw="7" slack="0"/>
<pin id="125" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_V_offset1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln166_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="rep_2_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_2_load/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln166_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="repsLeft_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="repsLeft/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln167_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln168_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="shl_ln170_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="shl_ln170_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sub_ln170_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln170/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="rep_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_3/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln175_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="rep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln172_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="rep_2_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep_2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="numReps_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="in_V_offset1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="61" slack="1"/>
<pin id="216" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="in_V_offset1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="icmp_ln168_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="227" class="1005" name="sub_ln170_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln170 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="64" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="80" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="107"><net_src comp="74" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="117"><net_src comp="72" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="86" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="135" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="143" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="135" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="68" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="135" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="158" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="2"/><net_sink comp="110" pin=3"/></net>

<net id="177"><net_src comp="170" pin="2"/><net_sink comp="100" pin=3"/></net>

<net id="182"><net_src comp="135" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="135" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="76" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="211"><net_src comp="80" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="217"><net_src comp="120" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="226"><net_src comp="152" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="170" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="100" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V | {}
	Port: out_V_V | {2 3 }
	Port: numReps_out | {1 }
 - Input state : 
	Port: Mem2Stream_Batch : in_V | {2 3 }
	Port: Mem2Stream_Batch : in_V_offset | {1 }
	Port: Mem2Stream_Batch : numReps | {1 }
  - Chain level:
	State 1
		store_ln166 : 1
	State 2
		icmp_ln166 : 1
		br_ln166 : 2
		repsLeft : 1
		trunc_ln167 : 2
		icmp_ln168 : 3
		shl_ln170 : 1
		shl_ln170_1 : 1
		sub_ln170 : 1
		br_ln168 : 4
		call_ln174 : 2
		rep_3 : 1
		store_ln175 : 2
		call_ln170 : 2
		rep : 1
		store_ln172 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   call   |    grp_Mem2Stream_fu_100    |  1.769  |   217   |   107   |
|          |   grp_Mem2Stream_1_fu_110   |  1.769  |   209   |   105   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       repsLeft_fu_143       |    0    |    0    |    39   |
|          |       sub_ln170_fu_170      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    add   |         rep_3_fu_178        |    0    |    0    |    39   |
|          |          rep_fu_189         |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln166_fu_138      |    0    |    0    |    18   |
|          |      icmp_ln168_fu_152      |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   numReps_read_read_fu_80   |    0    |    0    |    0    |
|          | in_V_offset_read_read_fu_86 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln22_write_fu_92   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|     in_V_offset1_fu_120     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln167_fu_148     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       shl_ln170_fu_158      |    0    |    0    |    0    |
|          |      shl_ln170_1_fu_164     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |  3.538  |   426   |   395   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| icmp_ln168_reg_223 |    1   |
|in_V_offset1_reg_214|   61   |
|numReps_read_reg_208|   32   |
|    rep_2_reg_200   |   32   |
|  sub_ln170_reg_227 |   32   |
+--------------------+--------+
|        Total       |   158  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|  grp_Mem2Stream_fu_100  |  p3  |   2  |  32  |   64   ||    9    |
| grp_Mem2Stream_1_fu_110 |  p3  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   128  ||  3.538  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   426  |   395  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   158  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   584  |   413  |
+-----------+--------+--------+--------+
