{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:53:01 2019 " "Info: Processing started: Wed May 01 00:53:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c float_add " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c float_add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "X:/ece152a/lab3/adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Info: Found entity 1: adder_tb" {  } { { "adder_tb.v" "" { Text "X:/ece152a/lab3/adder_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_number_first.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file big_number_first.v" { { "Info" "ISGN_ENTITY_NAME" "1 big_number_first " "Info: Found entity 1: big_number_first" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_number_first_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file big_number_first_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 big_number_first_tb " "Info: Found entity 1: big_number_first_tb" {  } { { "big_number_first_tb.v" "" { Text "X:/ece152a/lab3/big_number_first_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_add.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file float_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_add " "Info: Found entity 1: float_add" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_add_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file float_add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_add_tb " "Info: Found entity 1: float_add_tb" {  } { { "float_add_tb.v" "" { Text "X:/ece152a/lab3/float_add_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fullAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Info: Found entity 1: fullAdder" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info: Found entity 1: shifter" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Info: Found entity 1: shifter_tb" {  } { { "shifter_tb.v" "" { Text "X:/ece152a/lab3/shifter_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "float_add " "Info: Elaborating entity \"float_add\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_number_first big_number_first:step1 " "Info: Elaborating entity \"big_number_first\" for hierarchy \"big_number_first:step1\"" {  } { { "float_add.v" "step1" { Text "X:/ece152a/lab3/float_add.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:step2 " "Info: Elaborating entity \"shifter\" for hierarchy \"shifter:step2\"" {  } { { "float_add.v" "step2" { Text "X:/ece152a/lab3/float_add.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:step3 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:step3\"" {  } { { "float_add.v" "step3" { Text "X:/ece152a/lab3/float_add.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder:step3\|fullAdder:a0 " "Info: Elaborating entity \"fullAdder\" for hierarchy \"adder:step3\|fullAdder:a0\"" {  } { { "adder.v" "a0" { Text "X:/ece152a/lab3/adder.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Info: Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Info: Implemented 58 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:53:03 2019 " "Info: Processing ended: Wed May 01 00:53:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:53:05 2019 " "Info: Processing started: Wed May 01 00:53:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c float_add " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c float_add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "float_add EPF6016TC144-2 " "Info: Selected device EPF6016TC144-2 for design \"float_add\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 50 MHz " "Info: Assuming a global fmax requirement of 50 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Info" "IF6K_F6K_IN_TDC_MODE" "" "Info: Timing-driven compilation in progress" {  } {  } 0 0 "Timing-driven compilation in progress" 0 0 "" 0 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed May 01 2019 00:53:05 " "Info: Started fitting attempt 1 on Wed May 01 2019 at 00:53:05" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:53:06 2019 " "Info: Processing ended: Wed May 01 00:53:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:53:08 2019 " "Info: Processing started: Wed May 01 00:53:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c float_add " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c float_add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:53:09 2019 " "Info: Processing ended: Wed May 01 00:53:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:53:10 2019 " "Info: Processing started: Wed May 01 00:53:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c float_add " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c float_add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "bIn\[1\] result\[0\] 57.500 ns Longest " "Info: Longest tpd from source pin \"bIn\[1\]\" to destination pin \"result\[0\]\" is 57.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns bIn\[1\] 1 PIN PIN_139 4 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_139; Fanout = 4; PIN Node = 'bIn\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { bIn[1] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.400 ns) 9.000 ns big_number_first:step1\|LessThan1~222 2 COMB LC5_A8 1 " "Info: 2: + IC(3.300 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC5_A8; Fanout = 1; COMB Node = 'big_number_first:step1\|LessThan1~222'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { bIn[1] big_number_first:step1|LessThan1~222 } "NODE_NAME" } } { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.400 ns) 12.900 ns big_number_first:step1\|LessThan1~225 3 COMB LC8_A11 1 " "Info: 3: + IC(1.500 ns) + CELL(2.400 ns) = 12.900 ns; Loc. = LC8_A11; Fanout = 1; COMB Node = 'big_number_first:step1\|LessThan1~225'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { big_number_first:step1|LessThan1~222 big_number_first:step1|LessThan1~225 } "NODE_NAME" } } { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 15.500 ns big_number_first:step1\|always0~34 4 COMB LC3_A10 24 " "Info: 4: + IC(0.200 ns) + CELL(2.400 ns) = 15.500 ns; Loc. = LC3_A10; Fanout = 24; COMB Node = 'big_number_first:step1\|always0~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 21.000 ns Add0~179 5 COMB LC3_A7 2 " "Info: 5: + IC(3.100 ns) + CELL(2.400 ns) = 21.000 ns; Loc. = LC3_A7; Fanout = 2; COMB Node = 'Add0~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { big_number_first:step1|always0~34 Add0~179 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.500 ns) 23.700 ns Add0~180 6 COMB LC1_A7 8 " "Info: 6: + IC(0.200 ns) + CELL(2.500 ns) = 23.700 ns; Loc. = LC1_A7; Fanout = 8; COMB Node = 'Add0~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { Add0~179 Add0~180 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.400 ns) 28.100 ns shifter:step2\|ShiftRight0~966 7 COMB LC4_A8 1 " "Info: 7: + IC(2.000 ns) + CELL(2.400 ns) = 28.100 ns; Loc. = LC4_A8; Fanout = 1; COMB Node = 'shifter:step2\|ShiftRight0~966'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { Add0~180 shifter:step2|ShiftRight0~966 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.700 ns) 32.500 ns shifter:step2\|ShiftRight0~968 8 COMB LC1_A2 2 " "Info: 8: + IC(1.700 ns) + CELL(2.700 ns) = 32.500 ns; Loc. = LC1_A2; Fanout = 2; COMB Node = 'shifter:step2\|ShiftRight0~968'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { shifter:step2|ShiftRight0~966 shifter:step2|ShiftRight0~968 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 35.200 ns adder:step3\|fullAdder:a0\|AaB 9 COMB LC9_A2 3 " "Info: 9: + IC(0.300 ns) + CELL(2.400 ns) = 35.200 ns; Loc. = LC9_A2; Fanout = 3; COMB Node = 'adder:step3\|fullAdder:a0\|AaB'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { shifter:step2|ShiftRight0~968 adder:step3|fullAdder:a0|AaB } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 37.900 ns adder:step3\|fullAdder:a2\|Cout~8 10 COMB LC4_A1 3 " "Info: 10: + IC(0.300 ns) + CELL(2.400 ns) = 37.900 ns; Loc. = LC4_A1; Fanout = 3; COMB Node = 'adder:step3\|fullAdder:a2\|Cout~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { adder:step3|fullAdder:a0|AaB adder:step3|fullAdder:a2|Cout~8 } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.400 ns) 41.900 ns adder:step3\|fullAdder:a4\|Cout~8 11 COMB LC3_A4 7 " "Info: 11: + IC(1.600 ns) + CELL(2.400 ns) = 41.900 ns; Loc. = LC3_A4; Fanout = 7; COMB Node = 'adder:step3\|fullAdder:a4\|Cout~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.400 ns) 46.300 ns Add2~35 12 COMB LC8_A7 3 " "Info: 12: + IC(2.000 ns) + CELL(2.400 ns) = 46.300 ns; Loc. = LC8_A7; Fanout = 3; COMB Node = 'Add2~35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { adder:step3|fullAdder:a4|Cout~8 Add2~35 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.500 ns) 49.200 ns always0~0 13 COMB LC1_A6 5 " "Info: 13: + IC(0.400 ns) + CELL(2.500 ns) = 49.200 ns; Loc. = LC1_A6; Fanout = 5; COMB Node = 'always0~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Add2~35 always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.700 ns) 53.700 ns result~198 14 COMB LC6_A1 1 " "Info: 14: + IC(1.800 ns) + CELL(2.700 ns) = 53.700 ns; Loc. = LC6_A1; Fanout = 1; COMB Node = 'result~198'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { always0~0 result~198 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.300 ns) 57.500 ns result\[0\] 15 PIN PIN_138 0 " "Info: 15: + IC(1.500 ns) + CELL(2.300 ns) = 57.500 ns; Loc. = PIN_138; Fanout = 0; PIN Node = 'result\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { result~198 result[0] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.600 ns ( 65.39 % ) " "Info: Total cell delay = 37.600 ns ( 65.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.900 ns ( 34.61 % ) " "Info: Total interconnect delay = 19.900 ns ( 34.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "57.500 ns" { bIn[1] big_number_first:step1|LessThan1~222 big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 Add0~179 Add0~180 shifter:step2|ShiftRight0~966 shifter:step2|ShiftRight0~968 adder:step3|fullAdder:a0|AaB adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 Add2~35 always0~0 result~198 result[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "57.500 ns" { bIn[1] {} bIn[1]~out {} big_number_first:step1|LessThan1~222 {} big_number_first:step1|LessThan1~225 {} big_number_first:step1|always0~34 {} Add0~179 {} Add0~180 {} shifter:step2|ShiftRight0~966 {} shifter:step2|ShiftRight0~968 {} adder:step3|fullAdder:a0|AaB {} adder:step3|fullAdder:a2|Cout~8 {} adder:step3|fullAdder:a4|Cout~8 {} Add2~35 {} always0~0 {} result~198 {} result[0] {} } { 0.000ns 0.000ns 3.300ns 1.500ns 0.200ns 3.100ns 0.200ns 2.000ns 1.700ns 0.300ns 0.300ns 1.600ns 2.000ns 0.400ns 1.800ns 1.500ns } { 0.000ns 3.300ns 2.400ns 2.400ns 2.400ns 2.400ns 2.500ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.500ns 2.700ns 2.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:53:10 2019 " "Info: Processing ended: Wed May 01 00:53:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1  " "Info: Quartus II Full Compilation was successful. 0 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
