SIM             = icarus
WAVE            = True
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/square_root_seq.sv
TOPLEVEL        = square_root_seq
MODULE          = test_square_root_seq
PYTHONPATH      = /src
HASH            = 3-rtl_for_sequential_square_root_design
