// Seed: 2496929982
module module_0 (
    output uwire id_0,
    input  tri0  id_1
);
  logic id_3;
  ;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4
);
  assign id_1 = -1;
  wire id_6, id_7;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic id_8 = 1'd0;
  assign id_8 = -1;
  wire id_9;
  ;
endmodule
module module_2 ();
  logic id_1;
  logic id_2;
  ;
endmodule
