// Seed: 1927998859
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign (pull1, supply0) id_5 = id_18;
  assign id_2 = -1;
  wire id_19 = 1 / id_6, id_20;
  wire id_21;
  assign id_5 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    output wor id_6,
    input wire id_7,
    output tri id_8,
    output wire id_9,
    input tri0 id_10
);
  assign id_6 = 1'h0;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_12
  );
  assign modCall_1.id_6 = 0;
  wire id_14, id_15;
endmodule
