Output[0][0] = 0
Output[10][10] = 0

C:\FPGA\test_fpga\hls_test\solution1\sim\verilog>set PATH= 

C:\FPGA\test_fpga\hls_test\solution1\sim\verilog>call E:/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_conv2d_top glbl -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "E:/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s conv2d  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "E:/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_conv2d_top glbl -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile E:/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s conv2d 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/AESL_automem_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/AESL_automem_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/conv2d.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_conv2d_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/conv2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv2d
Compiling module xil_defaultlib.AESL_automem_in_r
Compiling module xil_defaultlib.AESL_automem_kernel
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_conv2d_top
Compiling module work.glbl
Built simulation snapshot conv2d

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/xsim.dir/conv2d/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 28 23:50:50 2026...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/conv2d/xsim_script.tcl
# xsim {conv2d} -autoloadwcfg -tclbatch {conv2d.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source conv2d.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "396755000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 396795 ns : File "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/conv2d.autotb.v" Line 319
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan 28 23:50:57 2026...
Output[0][0] = 0
Output[10][10] = 0
