

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:40:04 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_21 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.890 us|  0.890 us|   90|   90|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 37 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 38 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 39 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add37119_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add37119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add33721_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add33721_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add30123_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add30123_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add27425_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add27425_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add23927_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add23927_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add21330_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add21330_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add11813_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add11813_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add13114_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add13114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add15115_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add15115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add18016_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add18016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add8117_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add8117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_0_01_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg1_r_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_1_04_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_1_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_2_07_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_2_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_0_1_010_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_1_1_011_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_2_1_012_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_0_2_013_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_1_2_014_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_2_2_015_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_0_3_016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_1_3_017_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_2_3_018_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 63 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 64 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 65 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 66 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 67 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 68 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 69 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 71 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 72 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 73 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 75 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 76 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 77 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_2_3_018_loc, i32 %arg1_r_1_3_017_loc, i32 %arg1_r_0_3_016_loc, i32 %arg1_r_2_2_015_loc, i32 %arg1_r_1_2_014_loc, i32 %arg1_r_0_2_013_loc, i32 %arg1_r_2_1_012_loc, i32 %arg1_r_1_1_011_loc, i32 %arg1_r_0_1_010_loc, i32 %arg1_r_2_07_loc, i32 %arg1_r_1_04_loc, i32 %arg1_r_0_01_loc" [d3.cpp:17]   --->   Operation 79 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 81 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_2_3_018_loc, i32 %arg1_r_1_3_017_loc, i32 %arg1_r_0_3_016_loc, i32 %arg1_r_2_2_015_loc, i32 %arg1_r_1_2_014_loc, i32 %arg1_r_0_2_013_loc, i32 %arg1_r_2_1_012_loc, i32 %arg1_r_1_1_011_loc, i32 %arg1_r_0_1_010_loc, i32 %arg1_r_2_07_loc, i32 %arg1_r_1_04_loc, i32 %arg1_r_0_01_loc" [d3.cpp:17]   --->   Operation 81 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_loc_load = load i32 %arg1_r_2_1_012_loc"   --->   Operation 82 'load' 'arg1_r_2_1_012_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %arg1_r_2_1_012_loc_load"   --->   Operation 83 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 84 '%mul16 = mul i32 %arg1_r_2_1_012_loc_load, i32 38'
ST_12 : Operation 84 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_2_1_012_loc_load, i32 38"   --->   Operation 84 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_loc_load = load i32 %arg1_r_2_3_018_loc"   --->   Operation 85 'load' 'arg1_r_2_3_018_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_loc_load = load i32 %arg1_r_1_3_017_loc"   --->   Operation 86 'load' 'arg1_r_1_3_017_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_loc_load = load i32 %arg1_r_0_3_016_loc"   --->   Operation 87 'load' 'arg1_r_0_3_016_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_loc_load = load i32 %arg1_r_2_2_015_loc"   --->   Operation 88 'load' 'arg1_r_2_2_015_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_loc_load = load i32 %arg1_r_1_2_014_loc"   --->   Operation 89 'load' 'arg1_r_1_2_014_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_loc_load = load i32 %arg1_r_0_2_013_loc"   --->   Operation 90 'load' 'arg1_r_0_2_013_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_loc_load = load i32 %arg1_r_1_1_011_loc"   --->   Operation 91 'load' 'arg1_r_1_1_011_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_loc_load = load i32 %arg1_r_0_1_010_loc"   --->   Operation 92 'load' 'arg1_r_0_1_010_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_2_07_loc_load = load i32 %arg1_r_2_07_loc"   --->   Operation 93 'load' 'arg1_r_2_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_1_04_loc_load = load i32 %arg1_r_1_04_loc"   --->   Operation 94 'load' 'arg1_r_1_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_0_01_loc_load = load i32 %arg1_r_0_01_loc"   --->   Operation 95 'load' 'arg1_r_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%empty_33 = trunc i32 %arg1_r_0_3_016_loc_load"   --->   Operation 96 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%empty_34 = trunc i32 %arg1_r_0_2_013_loc_load"   --->   Operation 97 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%empty_35 = trunc i32 %arg1_r_0_1_010_loc_load"   --->   Operation 98 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %arg1_r_0_01_loc_load"   --->   Operation 99 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %arg1_r_2_3_018_loc_load"   --->   Operation 100 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %arg1_r_1_3_017_loc_load"   --->   Operation 101 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %arg1_r_2_2_015_loc_load"   --->   Operation 102 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%empty_40 = trunc i32 %arg1_r_1_2_014_loc_load"   --->   Operation 103 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%empty_42 = trunc i32 %arg1_r_1_1_011_loc_load"   --->   Operation 104 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %arg1_r_2_07_loc_load"   --->   Operation 105 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%empty_44 = trunc i32 %arg1_r_1_04_loc_load"   --->   Operation 106 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (1.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_2_07_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_2_1_012_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_2_2_015_loc_load, i32 %arg1_r_0_3_016_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_2_3_018_loc_load, i32 %mul16, i32 %mul16"   --->   Operation 107 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.42>
ST_14 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_2_07_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_2_1_012_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_2_2_015_loc_load, i32 %arg1_r_0_3_016_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_2_3_018_loc_load, i32 %mul16, i32 %mul16"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 109 '%mul45 = mul i32 %arg1_r_2_07_loc_load, i32 19'
ST_14 : Operation 109 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_2_07_loc_load, i32 19"   --->   Operation 109 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.97>
ST_15 : Operation 110 [2/2] (0.97ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_0_3_016_loc_load, i32 %mul45"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_0_3_016_loc_load, i32 %mul45"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 112 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 113 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 18 <SV = 17> <Delay = 3.42>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 114 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 115 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 4"   --->   Operation 116 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 117 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 118 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_2_07_loc_load"   --->   Operation 119 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.79ns)   --->   Input mux for Operation 120 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_18 : Operation 120 [1/1] (2.62ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 120 'mul' 'mul157' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 1"   --->   Operation 121 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 122 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 123 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 123 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 124 [2/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 124 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 125 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 125 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 19 <SV = 18> <Delay = 1.10>
ST_19 : Operation 126 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 126 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 127 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_0_3_016_loc_load, i31 %empty_44, i31 %empty_43, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 127 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 128 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 128 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 129 [1/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 129 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 130 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 130 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 131 [2/2] (0.42ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_1_load_2, i64 %arr_load_1, i64 %arr_1_load_1, i64 %arr_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_0_3_016_loc_load, i31 %empty_44, i31 %empty_43, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %empty_36, i31 %empty_35, i31 %empty_34, i31 %empty_33, i64 %mul157, i64 %add18016_loc, i64 %add15115_loc, i64 %add13114_loc, i64 %add11813_loc" [d3.cpp:64]   --->   Operation 131 'call' 'call_ln64' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 132 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [2/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 133 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 20 <SV = 19> <Delay = 3.42>
ST_20 : Operation 134 [1/2] (0.67ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_0_3_016_loc_load, i31 %empty_44, i31 %empty_43, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 134 'call' 'call_ln50' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 135 [1/2] (0.67ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_1_load_2, i64 %arr_load_1, i64 %arr_1_load_1, i64 %arr_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_0_3_016_loc_load, i31 %empty_44, i31 %empty_43, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %empty_36, i31 %empty_35, i31 %empty_34, i31 %empty_33, i64 %mul157, i64 %add18016_loc, i64 %add15115_loc, i64 %add13114_loc, i64 %add11813_loc" [d3.cpp:64]   --->   Operation 135 'call' 'call_ln64' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%arr_1_addr_3 = getelementptr i64 %arr_1, i64 0, i64 2"   --->   Operation 136 'getelementptr' 'arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 3"   --->   Operation 137 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.57ns)   --->   Input mux for Operation 138 '%mul244 = mul i32 %arg1_r_1_2_014_loc_load, i32 19'
ST_20 : Operation 138 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_1_2_014_loc_load, i32 19"   --->   Operation 138 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.57ns)   --->   Input mux for Operation 139 '%mul219 = mul i32 %arg1_r_1_3_017_loc_load, i32 38'
ST_20 : Operation 139 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_1_3_017_loc_load, i32 38"   --->   Operation 139 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%arr_1_addr_4 = getelementptr i64 %arr_1, i64 0, i64 3"   --->   Operation 140 'getelementptr' 'arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 4"   --->   Operation 141 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.57ns)   --->   Input mux for Operation 142 '%mul316 = mul i32 %arg1_r_1_1_011_loc_load, i32 38'
ST_20 : Operation 142 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_1_1_011_loc_load, i32 38"   --->   Operation 142 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 143 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 144 [2/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 144 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 145 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 145 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 146 [2/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 146 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 147 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 147 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 21 <SV = 20> <Delay = 3.84>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 148 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%add11813_loc_load = load i64 %add11813_loc"   --->   Operation 149 'load' 'add11813_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_2_1_012_loc_load"   --->   Operation 150 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 151 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_21 : Operation 151 [1/1] (2.62ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 151 'mul' 'mul211' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%conv199 = zext i32 %arg1_r_1_04_loc_load"   --->   Operation 152 'zext' 'conv199' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 153 '%mul202 = mul i64 %conv199, i64 %conv199'
ST_21 : Operation 153 [1/1] (2.62ns)   --->   "%mul202 = mul i64 %conv199, i64 %conv199"   --->   Operation 153 'mul' 'mul202' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%conv216 = zext i32 %arg1_r_1_2_014_loc_load"   --->   Operation 154 'zext' 'conv216' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 155 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 156 '%mul246 = mul i64 %conv245, i64 %conv216'
ST_21 : Operation 156 [1/1] (2.62ns)   --->   "%mul246 = mul i64 %conv245, i64 %conv216"   --->   Operation 156 'mul' 'mul246' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 157 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 158 '%mul221 = mul i64 %conv220, i64 %conv216'
ST_21 : Operation 158 [1/1] (2.62ns)   --->   "%mul221 = mul i64 %conv220, i64 %conv216"   --->   Operation 158 'mul' 'mul221' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%conv225 = zext i32 %arg1_r_0_01_loc_load"   --->   Operation 159 'zext' 'conv225' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%empty_45 = shl i32 %arg1_r_0_3_016_loc_load, i32 1"   --->   Operation 160 'shl' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%conv228 = zext i32 %empty_45"   --->   Operation 161 'zext' 'conv228' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 162 '%mul229 = mul i64 %conv228, i64 %conv225'
ST_21 : Operation 162 [1/1] (2.62ns)   --->   "%mul229 = mul i64 %conv228, i64 %conv225"   --->   Operation 162 'mul' 'mul229' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%conv233 = zext i32 %arg1_r_0_1_010_loc_load"   --->   Operation 163 'zext' 'conv233' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%empty_46 = shl i32 %arg1_r_0_1_010_loc_load, i32 1"   --->   Operation 164 'shl' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_46"   --->   Operation 165 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 166 '%mul262 = mul i64 %conv261, i64 %conv233'
ST_21 : Operation 166 [1/1] (2.62ns)   --->   "%mul262 = mul i64 %conv261, i64 %conv233"   --->   Operation 166 'mul' 'mul262' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%empty_47 = shl i32 %arg1_r_0_2_013_loc_load, i32 1"   --->   Operation 167 'shl' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_47"   --->   Operation 168 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 169 '%mul237 = mul i64 %conv236, i64 %conv233'
ST_21 : Operation 169 [1/1] (2.62ns)   --->   "%mul237 = mul i64 %conv236, i64 %conv233"   --->   Operation 169 'mul' 'mul237' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 170 '%mul254 = mul i64 %conv236, i64 %conv225'
ST_21 : Operation 170 [1/1] (2.62ns)   --->   "%mul254 = mul i64 %conv236, i64 %conv225"   --->   Operation 170 'mul' 'mul254' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%conv266 = zext i32 %arg1_r_1_1_011_loc_load"   --->   Operation 171 'zext' 'conv266' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 172 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_cast55 = zext i32 %arg1_r_1_1_011_loc_load"   --->   Operation 173 'zext' 'arg1_r_1_1_011_cast55' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.62ns)   --->   Input mux for Operation 174 '%mul2721219 = mul i63 %mul219_cast, i63 %arg1_r_1_1_011_cast55'
ST_21 : Operation 174 [1/1] (2.79ns)   --->   "%mul2721219 = mul i63 %mul219_cast, i63 %arg1_r_1_1_011_cast55"   --->   Operation 174 'mul' 'mul2721219' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2721219, i1 0"   --->   Operation 175 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 176 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.62ns)   --->   Input mux for Operation 177 '%mul2821117 = mul i63 %mul244_cast, i63 %arg1_r_1_1_011_cast55'
ST_21 : Operation 177 [1/1] (2.79ns)   --->   "%mul2821117 = mul i63 %mul244_cast, i63 %arg1_r_1_1_011_cast55"   --->   Operation 177 'mul' 'mul2821117' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2821117, i1 0"   --->   Operation 178 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 179 '%mul290 = mul i64 %conv261, i64 %conv225'
ST_21 : Operation 179 [1/1] (2.62ns)   --->   "%mul290 = mul i64 %conv261, i64 %conv225"   --->   Operation 179 'mul' 'mul290' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 180 '%mul299 = mul i64 %conv220, i64 %conv199'
ST_21 : Operation 180 [1/1] (2.62ns)   --->   "%mul299 = mul i64 %conv220, i64 %conv199"   --->   Operation 180 'mul' 'mul299' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%arg1_r_1_04_cast56 = zext i32 %arg1_r_1_04_loc_load"   --->   Operation 181 'zext' 'arg1_r_1_04_cast56' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.62ns)   --->   Input mux for Operation 182 '%mul3091015 = mul i63 %mul244_cast, i63 %arg1_r_1_04_cast56'
ST_21 : Operation 182 [1/1] (2.79ns)   --->   "%mul3091015 = mul i63 %mul244_cast, i63 %arg1_r_1_04_cast56"   --->   Operation 182 'mul' 'mul3091015' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3091015, i1 0"   --->   Operation 183 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 184 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 185 '%mul318 = mul i64 %conv317, i64 %conv266'
ST_21 : Operation 185 [1/1] (2.62ns)   --->   "%mul318 = mul i64 %conv317, i64 %conv266"   --->   Operation 185 'mul' 'mul318' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 186 '%mul325 = mul i64 %conv225, i64 %conv225'
ST_21 : Operation 186 [1/1] (2.62ns)   --->   "%mul325 = mul i64 %conv225, i64 %conv225"   --->   Operation 186 'mul' 'mul325' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_cast57 = zext i32 %arg1_r_0_3_016_loc_load"   --->   Operation 187 'zext' 'arg1_r_0_3_016_cast57' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.62ns)   --->   Input mux for Operation 188 '%mul335913 = mul i63 %mul219_cast, i63 %arg1_r_0_3_016_cast57'
ST_21 : Operation 188 [1/1] (2.79ns)   --->   "%mul335913 = mul i63 %mul219_cast, i63 %arg1_r_0_3_016_cast57"   --->   Operation 188 'mul' 'mul335913' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul335913, i1 0"   --->   Operation 189 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%empty_48 = shl i32 %arg1_r_1_04_loc_load, i32 1"   --->   Operation 190 'shl' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%conv343 = zext i32 %empty_48"   --->   Operation 191 'zext' 'conv343' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 192 '%mul344 = mul i64 %conv343, i64 %conv225'
ST_21 : Operation 192 [1/1] (2.62ns)   --->   "%mul344 = mul i64 %conv343, i64 %conv225"   --->   Operation 192 'mul' 'mul344' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%empty_49 = shl i32 %arg1_r_0_3_016_loc_load, i32 2"   --->   Operation 193 'shl' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_49"   --->   Operation 194 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 195 '%mul353 = mul i64 %conv352, i64 %conv233'
ST_21 : Operation 195 [1/1] (2.62ns)   --->   "%mul353 = mul i64 %conv352, i64 %conv233"   --->   Operation 195 'mul' 'mul353' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%conv357 = zext i32 %arg1_r_0_2_013_loc_load"   --->   Operation 196 'zext' 'conv357' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 197 '%mul360 = mul i64 %conv357, i64 %conv357'
ST_21 : Operation 197 [1/1] (2.62ns)   --->   "%mul360 = mul i64 %conv357, i64 %conv357"   --->   Operation 197 'mul' 'mul360' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%conv364 = zext i32 %arg1_r_1_3_017_loc_load"   --->   Operation 198 'zext' 'conv364' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 199 '%mul369 = mul i64 %conv220, i64 %conv364'
ST_21 : Operation 199 [1/1] (2.62ns)   --->   "%mul369 = mul i64 %conv220, i64 %conv364"   --->   Operation 199 'mul' 'mul369' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 200 [1/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 200 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 201 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 201 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 202 [1/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 202 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 203 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 203 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 204 [2/2] (0.42ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add11813_loc_load, i64 %arr_1_load_4, i64 %arr_load_4, i64 %arr_1_load_3, i64 %arr_load_3, i64 %arr_load_2, i64 %mul211, i64 %mul202, i64 %mul229, i64 %mul237, i64 %mul221, i64 %mul254, i64 %mul262, i64 %mul3, i64 %mul246, i64 %mul299, i64 %mul290, i64 %mul4, i64 %mul5, i64 %mul325, i64 %mul318, i64 %mul6, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %add21330_loc, i64 %add23927_loc, i64 %add27425_loc, i64 %add30123_loc, i64 %add33721_loc, i64 %add37119_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 204 'call' 'call_ln83' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.67>
ST_22 : Operation 205 [1/2] (0.67ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add11813_loc_load, i64 %arr_1_load_4, i64 %arr_load_4, i64 %arr_1_load_3, i64 %arr_load_3, i64 %arr_load_2, i64 %mul211, i64 %mul202, i64 %mul229, i64 %mul237, i64 %mul221, i64 %mul254, i64 %mul262, i64 %mul3, i64 %mul246, i64 %mul299, i64 %mul290, i64 %mul4, i64 %mul5, i64 %mul325, i64 %mul318, i64 %mul6, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %add21330_loc, i64 %add23927_loc, i64 %add27425_loc, i64 %add30123_loc, i64 %add33721_loc, i64 %add37119_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 205 'call' 'call_ln83' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.51>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%add18016_loc_load = load i64 %add18016_loc"   --->   Operation 206 'load' 'add18016_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%add15115_loc_load = load i64 %add15115_loc"   --->   Operation 207 'load' 'add15115_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (0.67ns)   --->   "%store_ln62 = store i64 %add15115_loc_load, i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 208 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 209 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add18016_loc_load, i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 209 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%add23927_loc_load = load i64 %add23927_loc"   --->   Operation 210 'load' 'add23927_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%add27425_loc_load = load i64 %add27425_loc"   --->   Operation 211 'load' 'add27425_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%add30123_loc_load = load i64 %add30123_loc"   --->   Operation 212 'load' 'add30123_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%add33721_loc_load = load i64 %add33721_loc"   --->   Operation 213 'load' 'add33721_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%add37119_loc_load = load i64 %add37119_loc"   --->   Operation 214 'load' 'add37119_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add37119_loc_load, i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 215 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add33721_loc_load" [d3.cpp:113]   --->   Operation 216 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add33721_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 217 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln1" [d3.cpp:113]   --->   Operation 218 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add30123_loc_load" [d3.cpp:113]   --->   Operation 219 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add33721_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 220 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add30123_loc_load" [d3.cpp:113]   --->   Operation 221 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 222 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 223 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add27425_loc_load" [d3.cpp:113]   --->   Operation 224 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 225 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27425_loc_load" [d3.cpp:113]   --->   Operation 226 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 227 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 228 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add23927_loc_load" [d3.cpp:113]   --->   Operation 229 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 230 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add23927_loc_load" [d3.cpp:113]   --->   Operation 231 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 232 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 233 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add37119_loc_load" [d3.cpp:113]   --->   Operation 234 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 235 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add37119_loc_load" [d3.cpp:113]   --->   Operation 236 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 237 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 238 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = trunc i64 %add18016_loc_load" [d3.cpp:113]   --->   Operation 239 'trunc' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 240 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add18016_loc_load" [d3.cpp:113]   --->   Operation 241 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 242 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 243 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = trunc i64 %add15115_loc_load" [d3.cpp:113]   --->   Operation 244 'trunc' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 245 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add15115_loc_load" [d3.cpp:113]   --->   Operation 246 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 247 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 248 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 249 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 250 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 250 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 251 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 252 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.94ns)   --->   "%add_ln118 = add i25 %trunc_ln113_s, i25 %trunc_ln113_8" [d3.cpp:118]   --->   Operation 253 'add' 'add_ln118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 254 [1/1] (0.95ns)   --->   "%add_ln119 = add i26 %trunc_ln113_11, i26 %trunc_ln113_10" [d3.cpp:119]   --->   Operation 254 'add' 'add_ln119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.17>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%add13114_loc_load = load i64 %add13114_loc"   --->   Operation 255 'load' 'add13114_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add13114_loc_load, i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 256 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 257 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add33721_loc_load, i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 258 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 259 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add30123_loc_load, i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 259 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 260 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27425_loc_load, i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 260 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 261 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = trunc i64 %add13114_loc_load" [d3.cpp:113]   --->   Operation 262 'trunc' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add13114_loc_load" [d3.cpp:113]   --->   Operation 263 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 264 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 265 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = trunc i64 %p_loc_load" [d3.cpp:113]   --->   Operation 266 'trunc' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 267 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %p_loc_load" [d3.cpp:113]   --->   Operation 268 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 269 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln113_17 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 270 'partselect' 'trunc_ln113_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.94ns)   --->   "%add_ln120 = add i25 %trunc_ln113_13, i25 %trunc_ln113_12" [d3.cpp:120]   --->   Operation 271 'add' 'add_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 272 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_15, i26 %trunc_ln113_14" [d3.cpp:121]   --->   Operation 272 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.22>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%add8117_loc_load = load i64 %add8117_loc"   --->   Operation 273 'load' 'add8117_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8117_loc_load, i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 274 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%add21330_loc_load = load i64 %add21330_loc"   --->   Operation 275 'load' 'add21330_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add21330_loc_load, i3 %arr_addr" [d3.cpp:78]   --->   Operation 276 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 277 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = trunc i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 278 'trunc' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 279 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln113_18 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 280 'partselect' 'trunc_ln113_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_18" [d3.cpp:113]   --->   Operation 281 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 282 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 282 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln113_19 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 283 'trunc' 'trunc_ln113_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 284 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_19, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 284 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 285 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 286 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 287 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 288 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 289 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 289 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 290 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 291 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 292 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 293 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 294 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 295 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 296 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 297 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 298 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 299 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_17, i25 %trunc_ln113_16" [d3.cpp:122]   --->   Operation 300 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.63>
ST_26 : Operation 301 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add23927_loc_load, i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 301 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 302 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 303 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 304 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 304 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 305 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 306 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 307 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 308 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 309 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 27 <SV = 26> <Delay = 0.67>
ST_27 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 310 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 311 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 311 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 312 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 312 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 313 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 314 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 314 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 315 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 315 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 28 <SV = 27> <Delay = 0.67>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 316 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 317 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 318 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 318 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 319 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 320 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 321 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 322 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 323 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 323 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 324 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 324 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 325 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 326 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 327 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 327 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln1" [d3.cpp:126]   --->   Operation 328 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 329 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 329 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 330 [1/1] (7.30ns)   --->   "%empty_50 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 330 'writereq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 331 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 331 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 332 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 332 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 333 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 333 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 334 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 334 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 335 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 335 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 336 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 336 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 337 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [d3.cpp:3]   --->   Operation 337 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 338 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 10, void @empty_5, void @empty_8, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 338 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 339 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 339 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_9, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, void @empty, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 341 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_9, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, void @empty_2, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 343 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 344 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 344 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 345 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 345 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 346 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 346 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [46]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [47]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [47]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [47]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [47]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [47]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [47]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [47]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [47]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [48]  (1.224 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_1_012_loc_load') on local variable 'arg1_r_2_1_012_loc' [55]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [73]  (2.846 ns)

 <State 13>: 1.001ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_3_018_loc_load') on local variable 'arg1_r_2_3_018_loc' [49]  (0.000 ns)
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1' [75]  (1.001 ns)

 <State 14>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [76]  (2.846 ns)

 <State 15>: 0.974ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3' [78]  (0.974 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_1_addr') [42]  (0.000 ns)
	'load' operation ('arr_1_load_1', d3.cpp:61) on array 'arr', d3.cpp:13 [88]  (0.677 ns)

 <State 18>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.794 ns)
'mul' operation ('mul157') [85]  (2.626 ns)

 <State 19>: 1.104ns
The critical path consists of the following:
	'load' operation ('arr_1_load', d3.cpp:50) on array 'arr', d3.cpp:13 [80]  (0.677 ns)
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [81]  (0.427 ns)

 <State 20>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul244') [104]  (2.846 ns)

 <State 21>: 3.847ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.794 ns)
'mul' operation ('mul211') [98]  (2.626 ns)
	'call' operation ('call_ln83', d3.cpp:83) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [163]  (0.427 ns)

 <State 22>: 0.673ns
The critical path consists of the following:
	'call' operation ('call_ln83', d3.cpp:83) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [163]  (0.673 ns)

 <State 23>: 6.510ns
The critical path consists of the following:
	'load' operation ('add30123_loc_load') on local variable 'add30123_loc' [167]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [182]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [187]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [192]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [197]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [202]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [207]  (1.085 ns)

 <State 24>: 2.170ns
The critical path consists of the following:
	'load' operation ('add13114_loc_load') on local variable 'add13114_loc' [95]  (0.000 ns)
	'add' operation ('add_ln113_6', d3.cpp:113) [212]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [217]  (1.085 ns)

 <State 25>: 7.224ns
The critical path consists of the following:
	'load' operation ('add8117_loc_load') on local variable 'add8117_loc' [82]  (0.000 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [222]  (1.085 ns)
	'mul' operation ('mul_ln113', d3.cpp:113) [225]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [232]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [237]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [240]  (0.677 ns)

 <State 26>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [247]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [249]  (0.677 ns)

 <State 27>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [257]  (0.677 ns)

 <State 28>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [265]  (0.677 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [280]  (0.000 ns)
	bus request operation ('empty_50', d3.cpp:126) on port 'mem' (d3.cpp:126) [281]  (7.300 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', d3.cpp:131) on port 'mem' (d3.cpp:131) [283]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', d3.cpp:131) on port 'mem' (d3.cpp:131) [283]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', d3.cpp:131) on port 'mem' (d3.cpp:131) [283]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', d3.cpp:131) on port 'mem' (d3.cpp:131) [283]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', d3.cpp:131) on port 'mem' (d3.cpp:131) [283]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
