
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003564                       # Number of seconds simulated
sim_ticks                                  3563589843                       # Number of ticks simulated
final_tick                               533127969780                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60202                       # Simulator instruction rate (inst/s)
host_op_rate                                    76316                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 106047                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886752                       # Number of bytes of host memory used
host_seconds                                 33603.85                       # Real time elapsed on the host
sim_insts                                  2023034040                       # Number of instructions simulated
sim_ops                                    2564514150                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       267520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       134784                       # Number of bytes read from this memory
system.physmem.bytes_read::total               405504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       138368                       # Number of bytes written to this memory
system.physmem.bytes_written::total            138368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2090                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1053                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3168                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1081                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1081                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       395107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75070368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       502864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37822535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               113790873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       395107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       502864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             897971                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38828262                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38828262                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38828262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       395107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75070368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       502864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37822535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              152619135                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8545780                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109343                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553988                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203315                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268618                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204303                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314530                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8863                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3204888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17078648                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109343                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518833                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3665294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086464                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        679829                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566698                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8430053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4764759     56.52%     56.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366818      4.35%     60.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          320676      3.80%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343648      4.08%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          296961      3.52%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155390      1.84%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101993      1.21%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270013      3.20%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809795     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8430053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363845                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998489                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3373488                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       636759                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3484956                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55642                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879199                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506376                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          887                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20245866                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6329                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879199                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541346                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         289288                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73616                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3368912                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       277684                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19556375                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          893                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        173447                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76715                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           50                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27164131                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91178376                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91178376                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10357136                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3313                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1716                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740309                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1939057                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25613                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       308328                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18426823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14783704                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28758                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6144719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18775945                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8430053                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.753691                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910695                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3009670     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1788086     21.21%     56.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1191517     14.13%     71.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763540      9.06%     80.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       753216      8.93%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442007      5.24%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       340720      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75631      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65666      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8430053                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108411     68.86%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21636     13.74%     82.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27393     17.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12149176     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       201022      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1581735     10.70%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850174      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14783704                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729942                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157445                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010650                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38183662                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24574976                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14368168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14941149                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26225                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709854                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227801                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879199                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         212217                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16227                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18430134                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        33003                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1939057                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007701                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1713                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11448                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          786                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237934                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14525442                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1487519                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258260                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313728                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058080                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826209                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.699721                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14382732                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14368168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9367188                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26147079                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.681317                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358250                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6191166                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205493                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7550854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620920                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172835                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3025683     40.07%     40.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042636     27.05%     67.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836281     11.08%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427251      5.66%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366857      4.86%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180195      2.39%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       200103      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101429      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370419      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7550854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370419                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25610928                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37741153                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 115727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854578                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854578                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170168                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170168                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65597327                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19698919                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19005670                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8545780                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3147390                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2567065                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211710                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1335273                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1227165                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          338225                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9480                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3147347                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17294685                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3147390                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1565390                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3839322                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1122895                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        546345                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1553657                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       102647                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8441632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.539898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4602310     54.52%     54.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          254223      3.01%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          473485      5.61%     63.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          471019      5.58%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          292090      3.46%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          232619      2.76%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          147091      1.74%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          137727      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1831068     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8441632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368298                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.023769                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3284171                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       539939                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3686271                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22865                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        908379                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       531035                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          232                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20745572                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        908379                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3524711                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101090                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       111848                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3464036                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       331562                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19991124                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        137185                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28071164                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93251565                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93251565                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17309320                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10761778                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3549                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           930086                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1853455                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       941431                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12166                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       411530                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18841466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3412                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14982426                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29123                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6402749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19600959                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8441632                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.890947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2901102     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1807840     21.42%     55.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1254975     14.87%     70.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       789722      9.36%     80.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       823329      9.75%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       404461      4.79%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       314687      3.73%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        72401      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73115      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8441632                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          93295     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17999     14.00%     86.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17249     13.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12536711     83.68%     83.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201226      1.34%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1449757      9.68%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       793027      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14982426                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.753196                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128543                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008580                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38564149                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25247667                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14641444                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15110969                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47489                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       724675                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226288                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        908379                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53057                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9138                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18844881                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38112                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1853455                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       941431                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249842                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14785302                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1383999                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       197123                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2159912                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2095613                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            775913                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730129                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14646340                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14641444                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9331896                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26773851                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713295                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348545                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10081813                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12414043                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6430844                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214051                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7533252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.647900                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143513                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2871699     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2103089     27.92%     66.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       872732     11.59%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       435740      5.78%     83.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       437418      5.81%     89.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       177903      2.36%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181557      2.41%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95171      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       357943      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7533252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10081813                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12414043                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1843920                       # Number of memory references committed
system.switch_cpus1.commit.loads              1128777                       # Number of loads committed
system.switch_cpus1.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1791842                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11184154                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256051                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       357943                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26020196                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38598791                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 104148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10081813                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12414043                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10081813                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847643                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847643                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.179742                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.179742                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66419435                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20342220                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19055228                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3412                       # number of misc regfile writes
system.l2.replacements                           3168                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           757243                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11360                       # Sample count of references to valid blocks.
system.l2.avg_refs                          66.658715                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            60.679408                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.746397                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1069.854026                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.977260                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    522.971306                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4140.213039                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2373.558565                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007407                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001312                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.130597                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001706                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.063839                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.505397                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.289741                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7735                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2959                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10694                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2685                       # number of Writeback hits
system.l2.Writeback_hits::total                  2685                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2959                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10694                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7735                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2959                       # number of overall hits
system.l2.overall_hits::total                   10694                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2090                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1053                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3168                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2090                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1053                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3168                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2090                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1053                       # number of overall misses
system.l2.overall_misses::total                  3168                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       405050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     99842111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       619749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     48257833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       149124743                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       405050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     99842111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       619749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     48257833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        149124743                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       405050                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     99842111                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       619749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     48257833                       # number of overall miss cycles
system.l2.overall_miss_latency::total       149124743                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13862                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2685                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2685                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13862                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13862                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.212723                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.262463                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.228538                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.212723                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.262463                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.228538                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.212723                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.262463                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.228538                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 36822.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47771.344976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44267.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45828.901235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47072.204230                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 36822.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47771.344976                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44267.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45828.901235                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47072.204230                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 36822.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47771.344976                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44267.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45828.901235                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47072.204230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1081                       # number of writebacks
system.l2.writebacks::total                      1081                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2090                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1053                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3168                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3168                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3168                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       342196                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     87834472                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       538542                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     42166322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    130881532                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       342196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     87834472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       538542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     42166322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    130881532                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       342196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     87834472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       538542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     42166322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    130881532                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.212723                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.262463                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.228538                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.212723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.262463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.228538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.212723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.262463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.228538                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 31108.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42026.063158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38467.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40043.990503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41313.614899                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 31108.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42026.063158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38467.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40043.990503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41313.614899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 31108.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42026.063158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38467.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40043.990503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41313.614899                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965180                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001574348                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817739.288566                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965180                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566687                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566687                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566687                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566687                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566687                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566687                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       456420                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       456420                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       456420                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       456420                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       456420                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       456420                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566698                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566698                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566698                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566698                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 41492.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 41492.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 41492.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 41492.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 41492.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 41492.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       416050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       416050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       416050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       416050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       416050                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       416050                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37822.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37822.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 37822.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37822.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 37822.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37822.727273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9825                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174471578                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10081                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17306.971332                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.803062                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.196938                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897668                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102332                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1169825                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1169825                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1641                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1641                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1946517                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1946517                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1946517                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1946517                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37818                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37818                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37818                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37818                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37818                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37818                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1097351704                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1097351704                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1097351704                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1097351704                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1097351704                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1097351704                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1207643                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1207643                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1984335                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1984335                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1984335                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1984335                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031316                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031316                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019058                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019058                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019058                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019058                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29016.650907                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29016.650907                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29016.650907                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29016.650907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29016.650907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29016.650907                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1722                       # number of writebacks
system.cpu0.dcache.writebacks::total             1722                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27993                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27993                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27993                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27993                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27993                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27993                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9825                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9825                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9825                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9825                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9825                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9825                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    167397257                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    167397257                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    167397257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    167397257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    167397257                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    167397257                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008136                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008136                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004951                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004951                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17037.888753                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17037.888753                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17037.888753                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17037.888753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17037.888753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17037.888753                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.977229                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004513514                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2169575.624190                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.977229                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022399                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1553640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1553640                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1553640                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1553640                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1553640                       # number of overall hits
system.cpu1.icache.overall_hits::total        1553640                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       843752                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       843752                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       843752                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       843752                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       843752                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       843752                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1553657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1553657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1553657                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1553657                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1553657                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1553657                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49632.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49632.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49632.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49632.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49632.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49632.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       660759                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       660759                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       660759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       660759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       660759                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       660759                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47197.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47197.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47197.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47197.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47197.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47197.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4012                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153870431                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4268                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36052.115979                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.936801                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.063199                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863034                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136966                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1055460                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1055460                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       711795                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        711795                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1706                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1706                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1767255                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1767255                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1767255                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1767255                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10461                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10461                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10461                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10461                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10461                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    347967946                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    347967946                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    347967946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    347967946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    347967946                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    347967946                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1065921                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1065921                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       711795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       711795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1777716                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1777716                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1777716                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1777716                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009814                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009814                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005885                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005885                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005885                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005885                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33263.353981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33263.353981                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33263.353981                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33263.353981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33263.353981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33263.353981                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          963                       # number of writebacks
system.cpu1.dcache.writebacks::total              963                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6449                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6449                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4012                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4012                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     70399687                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     70399687                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     70399687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     70399687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     70399687                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     70399687                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002257                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002257                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002257                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002257                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17547.279910                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17547.279910                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17547.279910                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17547.279910                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17547.279910                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17547.279910                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
