{"vcs1":{"timestamp_begin":1698965624.267372868, "rt":0.37, "ut":0.17, "st":0.12}}
{"vcselab":{"timestamp_begin":1698965624.689153042, "rt":0.40, "ut":0.23, "st":0.13}}
{"link":{"timestamp_begin":1698965625.129135245, "rt":0.25, "ut":0.08, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698965623.933307083}
{"VCS_COMP_START_TIME": 1698965623.933307083}
{"VCS_COMP_END_TIME": 1698965625.442829794}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338400}}
{"stitch_vcselab": {"peak_mem": 222596}}
