{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 02:23:57 2019 " "Info: Processing started: Sat Dec 14 02:23:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "p1justwon " "Info: Assuming node \"p1justwon\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 56 -8 160 72 "p1justwon" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "p1justwon" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 120 -8 160 136 "CLK" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 96 216 280 144 "inst5" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "p1justwon register register inst inst 405.19 MHz Internal " "Info: Clock \"p1justwon\" Internal fmax is restricted to 405.19 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.234 ns 1.234 ns 2.468 ns " "Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.644 ns + Longest register register " "Info: + Longest register to register delay is 0.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X1_Y5_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.238 ns) 0.644 ns inst 2 REG LC_X1_Y5_N0 3 " "Info: 2: + IC(0.406 ns) + CELL(0.238 ns) = 0.644 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 36.96 % ) " "Info: Total cell delay = 0.238 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.406 ns ( 63.04 % ) " "Info: Total interconnect delay = 0.406 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.644 ns" { inst {} inst {} } { 0.000ns 0.406ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p1justwon destination 3.608 ns + Shortest register " "Info: + Shortest clock path from clock \"p1justwon\" to destination register is 3.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns p1justwon 1 CLK PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'p1justwon'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1justwon } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 56 -8 160 72 "p1justwon" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.088 ns) 2.712 ns inst5 2 COMB LC_X1_Y5_N2 1 " "Info: 2: + IC(1.494 ns) + CELL(0.088 ns) = 2.712 ns; Loc. = LC_X1_Y5_N2; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { p1justwon inst5 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 96 216 280 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.608 ns inst 3 REG LC_X1_Y5_N0 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.608 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { inst5 inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 48.92 % ) " "Info: Total cell delay = 1.765 ns ( 48.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.843 ns ( 51.08 % ) " "Info: Total interconnect delay = 1.843 ns ( 51.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { p1justwon inst5 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.608 ns" { p1justwon {} p1justwon~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.494ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p1justwon source 3.608 ns - Longest register " "Info: - Longest clock path from clock \"p1justwon\" to source register is 3.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns p1justwon 1 CLK PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'p1justwon'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1justwon } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 56 -8 160 72 "p1justwon" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.088 ns) 2.712 ns inst5 2 COMB LC_X1_Y5_N2 1 " "Info: 2: + IC(1.494 ns) + CELL(0.088 ns) = 2.712 ns; Loc. = LC_X1_Y5_N2; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { p1justwon inst5 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 96 216 280 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.608 ns inst 3 REG LC_X1_Y5_N0 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.608 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { inst5 inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 48.92 % ) " "Info: Total cell delay = 1.765 ns ( 48.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.843 ns ( 51.08 % ) " "Info: Total interconnect delay = 1.843 ns ( 51.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { p1justwon inst5 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.608 ns" { p1justwon {} p1justwon~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.494ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { p1justwon inst5 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.608 ns" { p1justwon {} p1justwon~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.494ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.608 ns" { p1justwon {} p1justwon~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.494ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.644 ns" { inst {} inst {} } { 0.000ns 0.406ns } { 0.000ns 0.238ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { p1justwon inst5 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.608 ns" { p1justwon {} p1justwon~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.494ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.608 ns" { p1justwon {} p1justwon~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.494ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst inst 405.19 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 405.19 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.234 ns 1.234 ns 2.468 ns " "Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.644 ns + Longest register register " "Info: + Longest register to register delay is 0.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X1_Y5_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.238 ns) 0.644 ns inst 2 REG LC_X1_Y5_N0 3 " "Info: 2: + IC(0.406 ns) + CELL(0.238 ns) = 0.644 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 36.96 % ) " "Info: Total cell delay = 0.238 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.406 ns ( 63.04 % ) " "Info: Total interconnect delay = 0.406 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.644 ns" { inst {} inst {} } { 0.000ns 0.406ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.186 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 120 -8 160 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.225 ns) 2.290 ns inst5 2 COMB LC_X1_Y5_N2 1 " "Info: 2: + IC(0.935 ns) + CELL(0.225 ns) = 2.290 ns; Loc. = LC_X1_Y5_N2; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { CLK inst5 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 96 216 280 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.186 ns inst 3 REG LC_X1_Y5_N0 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.186 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { inst5 inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 59.70 % ) " "Info: Total cell delay = 1.902 ns ( 59.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.284 ns ( 40.30 % ) " "Info: Total interconnect delay = 1.284 ns ( 40.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { CLK inst5 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { CLK {} CLK~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 0.935ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.186 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 120 -8 160 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.225 ns) 2.290 ns inst5 2 COMB LC_X1_Y5_N2 1 " "Info: 2: + IC(0.935 ns) + CELL(0.225 ns) = 2.290 ns; Loc. = LC_X1_Y5_N2; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { CLK inst5 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 96 216 280 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.186 ns inst 3 REG LC_X1_Y5_N0 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.186 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { inst5 inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 59.70 % ) " "Info: Total cell delay = 1.902 ns ( 59.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.284 ns ( 40.30 % ) " "Info: Total interconnect delay = 1.284 ns ( 40.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { CLK inst5 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { CLK {} CLK~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 0.935ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { CLK inst5 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { CLK {} CLK~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 0.935ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { CLK {} CLK~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 0.935ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.644 ns" { inst {} inst {} } { 0.000ns 0.406ns } { 0.000ns 0.238ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { CLK inst5 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { CLK {} CLK~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 0.935ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { CLK {} CLK~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 0.935ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "p1justwon b1 inst2 7.749 ns register " "Info: tco from clock \"p1justwon\" to destination pin \"b1\" through register \"inst2\" is 7.749 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p1justwon source 4.770 ns + Longest register " "Info: + Longest clock path from clock \"p1justwon\" to source register is 4.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns p1justwon 1 CLK PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'p1justwon'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1justwon } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 56 -8 160 72 "p1justwon" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.088 ns) 2.712 ns inst5 2 COMB LC_X1_Y5_N2 1 " "Info: 2: + IC(1.494 ns) + CELL(0.088 ns) = 2.712 ns; Loc. = LC_X1_Y5_N2; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { p1justwon inst5 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 96 216 280 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.720 ns) 3.781 ns inst 3 REG LC_X1_Y5_N0 3 " "Info: 3: + IC(0.349 ns) + CELL(0.720 ns) = 3.781 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { inst5 inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.547 ns) 4.770 ns inst2 4 REG LC_X1_Y5_N5 2 " "Info: 4: + IC(0.442 ns) + CELL(0.547 ns) = 4.770 ns; Loc. = LC_X1_Y5_N5; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { inst inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.485 ns ( 52.10 % ) " "Info: Total cell delay = 2.485 ns ( 52.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.285 ns ( 47.90 % ) " "Info: Total interconnect delay = 2.285 ns ( 47.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { p1justwon inst5 inst inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.770 ns" { p1justwon {} p1justwon~out0 {} inst5 {} inst {} inst2 {} } { 0.000ns 0.000ns 1.494ns 0.349ns 0.442ns } { 0.000ns 1.130ns 0.088ns 0.720ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.806 ns + Longest register pin " "Info: + Longest register to pin delay is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LC_X1_Y5_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N5; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(1.634 ns) 2.806 ns b1 2 PIN PIN_5 0 " "Info: 2: + IC(1.172 ns) + CELL(1.634 ns) = 2.806 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'b1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { inst2 b1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/counter/counter.bdf" { { 280 792 808 456 "b1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 58.23 % ) " "Info: Total cell delay = 1.634 ns ( 58.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.172 ns ( 41.77 % ) " "Info: Total interconnect delay = 1.172 ns ( 41.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { inst2 b1 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { inst2 {} b1 {} } { 0.000ns 1.172ns } { 0.000ns 1.634ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { p1justwon inst5 inst inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.770 ns" { p1justwon {} p1justwon~out0 {} inst5 {} inst {} inst2 {} } { 0.000ns 0.000ns 1.494ns 0.349ns 0.442ns } { 0.000ns 1.130ns 0.088ns 0.720ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { inst2 b1 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { inst2 {} b1 {} } { 0.000ns 1.172ns } { 0.000ns 1.634ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 02:23:57 2019 " "Info: Processing ended: Sat Dec 14 02:23:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
