
Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 21 10:09:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/hsi74/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 14.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 65.657ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[0]  (from w_clk +)
   Destination:    FF         Data in        cnt[3]  (to w_clk +)

   Delay:               5.379ns  (34.9% logic, 65.1% route), 2 logic levels.

 Constraint Details:

      5.379ns physical path delay SLICE_0 to SLICE_2 meets
     71.429ns delay constraint less
     -0.039ns skew and
      0.432ns DIN_SET requirement (totaling 71.036ns) by 65.657ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R6C4A.CLK to       R6C4A.Q0 SLICE_0 (from w_clk)
ROUTE         5     3.501       R6C4A.Q0 to       R7C2B.B0 CO0
CTOF_DEL    ---     0.923       R7C2B.B0 to       R7C2B.F0 SLICE_2
ROUTE         1     0.000       R7C2B.F0 to      R7C2B.DI0 cnt_RNO[3] (to w_clk)
                  --------
                    5.379   (34.9% logic, 65.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.643        OSC.OSC to      R6C4A.CLK w_clk
                  --------
                    3.643   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2B.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[0]  (from w_clk +)
   Destination:    FF         Data in        cnt[2]  (to w_clk +)

   Delay:               4.803ns  (39.1% logic, 60.9% route), 2 logic levels.

 Constraint Details:

      4.803ns physical path delay SLICE_0 to SLICE_1 meets
     71.429ns delay constraint less
     -0.039ns skew and
      0.432ns DIN_SET requirement (totaling 71.036ns) by 66.233ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R6C4A.CLK to       R6C4A.Q0 SLICE_0 (from w_clk)
ROUTE         5     2.925       R6C4A.Q0 to       R7C2A.C1 CO0
CTOF_DEL    ---     0.923       R7C2A.C1 to       R7C2A.F1 SLICE_1
ROUTE         1     0.000       R7C2A.F1 to      R7C2A.DI1 cnt_RNO[2] (to w_clk)
                  --------
                    4.803   (39.1% logic, 60.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.643        OSC.OSC to      R6C4A.CLK w_clk
                  --------
                    3.643   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[0]  (from w_clk +)
   Destination:    FF         Data in        cnt[1]  (to w_clk +)

   Delay:               4.803ns  (39.1% logic, 60.9% route), 2 logic levels.

 Constraint Details:

      4.803ns physical path delay SLICE_0 to SLICE_1 meets
     71.429ns delay constraint less
     -0.039ns skew and
      0.432ns DIN_SET requirement (totaling 71.036ns) by 66.233ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R6C4A.CLK to       R6C4A.Q0 SLICE_0 (from w_clk)
ROUTE         5     2.925       R6C4A.Q0 to       R7C2A.C0 CO0
CTOF_DEL    ---     0.923       R7C2A.C0 to       R7C2A.F0 SLICE_1
ROUTE         1     0.000       R7C2A.F0 to      R7C2A.DI0 cnt_RNO[1] (to w_clk)
                  --------
                    4.803   (39.1% logic, 60.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.643        OSC.OSC to      R6C4A.CLK w_clk
                  --------
                    3.643   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.735ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[1]  (from w_clk +)
   Destination:    FF         Data in        cnt[2]  (to w_clk +)

   Delay:               4.262ns  (44.1% logic, 55.9% route), 2 logic levels.

 Constraint Details:

      4.262ns physical path delay SLICE_1 to SLICE_1 meets
     71.429ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 70.997ns) by 66.735ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R7C2A.CLK to       R7C2A.Q0 SLICE_1 (from w_clk)
ROUTE         4     2.384       R7C2A.Q0 to       R7C2A.A1 cnt[1]
CTOF_DEL    ---     0.923       R7C2A.A1 to       R7C2A.F1 SLICE_1
ROUTE         1     0.000       R7C2A.F1 to      R7C2A.DI1 cnt_RNO[2] (to w_clk)
                  --------
                    4.262   (44.1% logic, 55.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.281ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[2]  (from w_clk +)
   Destination:    FF         Data in        cnt[3]  (to w_clk +)

   Delay:               3.716ns  (50.5% logic, 49.5% route), 2 logic levels.

 Constraint Details:

      3.716ns physical path delay SLICE_1 to SLICE_2 meets
     71.429ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 70.997ns) by 67.281ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R7C2A.CLK to       R7C2A.Q1 SLICE_1 (from w_clk)
ROUTE         3     1.838       R7C2A.Q1 to       R7C2B.C0 cnt[2]
CTOF_DEL    ---     0.923       R7C2B.C0 to       R7C2B.F0 SLICE_2
ROUTE         1     0.000       R7C2B.F0 to      R7C2B.DI0 cnt_RNO[3] (to w_clk)
                  --------
                    3.716   (50.5% logic, 49.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2B.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.468ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[1]  (from w_clk +)
   Destination:    FF         Data in        cnt[3]  (to w_clk +)

   Delay:               3.529ns  (53.2% logic, 46.8% route), 2 logic levels.

 Constraint Details:

      3.529ns physical path delay SLICE_1 to SLICE_2 meets
     71.429ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 70.997ns) by 67.468ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R7C2A.CLK to       R7C2A.Q0 SLICE_1 (from w_clk)
ROUTE         4     1.651       R7C2A.Q0 to       R7C2B.D0 cnt[1]
CTOF_DEL    ---     0.923       R7C2B.D0 to       R7C2B.F0 SLICE_2
ROUTE         1     0.000       R7C2B.F0 to      R7C2B.DI0 cnt_RNO[3] (to w_clk)
                  --------
                    3.529   (53.2% logic, 46.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2B.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.518ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[2]  (from w_clk +)
   Destination:    FF         Data in        cnt[2]  (to w_clk +)

   Delay:               3.479ns  (54.0% logic, 46.0% route), 2 logic levels.

 Constraint Details:

      3.479ns physical path delay SLICE_1 to SLICE_1 meets
     71.429ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 70.997ns) by 67.518ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R7C2A.CLK to       R7C2A.Q1 SLICE_1 (from w_clk)
ROUTE         3     1.601       R7C2A.Q1 to       R7C2A.D1 cnt[2]
CTOF_DEL    ---     0.923       R7C2A.D1 to       R7C2A.F1 SLICE_1
ROUTE         1     0.000       R7C2A.F1 to      R7C2A.DI1 cnt_RNO[2] (to w_clk)
                  --------
                    3.479   (54.0% logic, 46.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[0]  (from w_clk +)
   Destination:    FF         Data in        cnt[0]  (to w_clk +)

   Delay:               3.426ns  (54.8% logic, 45.2% route), 2 logic levels.

 Constraint Details:

      3.426ns physical path delay SLICE_0 to SLICE_0 meets
     71.429ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 70.997ns) by 67.571ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R6C4A.CLK to       R6C4A.Q0 SLICE_0 (from w_clk)
ROUTE         5     1.548       R6C4A.Q0 to       R6C4A.A0 CO0
CTOF_DEL    ---     0.923       R6C4A.A0 to       R6C4A.F0 SLICE_0
ROUTE         1     0.000       R6C4A.F0 to      R6C4A.DI0 CO0_i (to w_clk)
                  --------
                    3.426   (54.8% logic, 45.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.643        OSC.OSC to      R6C4A.CLK w_clk
                  --------
                    3.643   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.643        OSC.OSC to      R6C4A.CLK w_clk
                  --------
                    3.643   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[1]  (from w_clk +)
   Destination:    FF         Data in        cnt[1]  (to w_clk +)

   Delay:               3.426ns  (54.8% logic, 45.2% route), 2 logic levels.

 Constraint Details:

      3.426ns physical path delay SLICE_1 to SLICE_1 meets
     71.429ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 70.997ns) by 67.571ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R7C2A.CLK to       R7C2A.Q0 SLICE_1 (from w_clk)
ROUTE         4     1.548       R7C2A.Q0 to       R7C2A.A0 cnt[1]
CTOF_DEL    ---     0.923       R7C2A.A0 to       R7C2A.F0 SLICE_1
ROUTE         1     0.000       R7C2A.F0 to      R7C2A.DI0 cnt_RNO[1] (to w_clk)
                  --------
                    3.426   (54.8% logic, 45.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[3]  (from w_clk +)
   Destination:    FF         Data in        cnt[3]  (to w_clk +)

   Delay:               3.426ns  (54.8% logic, 45.2% route), 2 logic levels.

 Constraint Details:

      3.426ns physical path delay SLICE_2 to SLICE_2 meets
     71.429ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 70.997ns) by 67.571ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R7C2B.CLK to       R7C2B.Q0 SLICE_2 (from w_clk)
ROUTE         2     1.548       R7C2B.Q0 to       R7C2B.A0 cnt[3]
CTOF_DEL    ---     0.923       R7C2B.A0 to       R7C2B.F0 SLICE_2
ROUTE         1     0.000       R7C2B.F0 to      R7C2B.DI0 cnt_RNO[3] (to w_clk)
                  --------
                    3.426   (54.8% logic, 45.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2B.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.682        OSC.OSC to      R7C2B.CLK w_clk
                  --------
                    3.682   (0.0% logic, 100.0% route), 0 logic levels.

Report:  173.250MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 14.000000 MHz ;   |   14.000 MHz|  173.250 MHz|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 3
   Covered under: FREQUENCY NET "w_clk" 14.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10 paths, 1 nets, and 27 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 21 10:09:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/hsi74/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 14.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[0]  (from w_clk +)
   Destination:    FF         Data in        cnt[0]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_0 to SLICE_0 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R6C4A.CLK to       R6C4A.Q0 SLICE_0 (from w_clk)
ROUTE         5     0.369       R6C4A.Q0 to       R6C4A.A0 CO0
CTOF_DEL    ---     0.199       R6C4A.A0 to       R6C4A.F0 SLICE_0
ROUTE         1     0.000       R6C4A.F0 to      R6C4A.DI0 CO0_i (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.201        OSC.OSC to      R6C4A.CLK w_clk
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.201        OSC.OSC to      R6C4A.CLK w_clk
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[1]  (from w_clk +)
   Destination:    FF         Data in        cnt[1]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_1 to SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R7C2A.CLK to       R7C2A.Q0 SLICE_1 (from w_clk)
ROUTE         4     0.369       R7C2A.Q0 to       R7C2A.A0 cnt[1]
CTOF_DEL    ---     0.199       R7C2A.A0 to       R7C2A.F0 SLICE_1
ROUTE         1     0.000       R7C2A.F0 to      R7C2A.DI0 cnt_RNO[1] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[3]  (from w_clk +)
   Destination:    FF         Data in        cnt[3]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_2 to SLICE_2 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R7C2B.CLK to       R7C2B.Q0 SLICE_2 (from w_clk)
ROUTE         2     0.369       R7C2B.Q0 to       R7C2B.A0 cnt[3]
CTOF_DEL    ---     0.199       R7C2B.A0 to       R7C2B.F0 SLICE_2
ROUTE         1     0.000       R7C2B.F0 to      R7C2B.DI0 cnt_RNO[3] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2B.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2B.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.906ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[2]  (from w_clk +)
   Destination:    FF         Data in        cnt[2]  (to w_clk +)

   Delay:               0.874ns  (52.2% logic, 47.8% route), 2 logic levels.

 Constraint Details:

      0.874ns physical path delay SLICE_1 to SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.906ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R7C2A.CLK to       R7C2A.Q1 SLICE_1 (from w_clk)
ROUTE         3     0.418       R7C2A.Q1 to       R7C2A.D1 cnt[2]
CTOF_DEL    ---     0.199       R7C2A.D1 to       R7C2A.F1 SLICE_1
ROUTE         1     0.000       R7C2A.F1 to      R7C2A.DI1 cnt_RNO[2] (to w_clk)
                  --------
                    0.874   (52.2% logic, 47.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[1]  (from w_clk +)
   Destination:    FF         Data in        cnt[3]  (to w_clk +)

   Delay:               0.876ns  (52.1% logic, 47.9% route), 2 logic levels.

 Constraint Details:

      0.876ns physical path delay SLICE_1 to SLICE_2 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.908ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R7C2A.CLK to       R7C2A.Q0 SLICE_1 (from w_clk)
ROUTE         4     0.420       R7C2A.Q0 to       R7C2B.D0 cnt[1]
CTOF_DEL    ---     0.199       R7C2B.D0 to       R7C2B.F0 SLICE_2
ROUTE         1     0.000       R7C2B.F0 to      R7C2B.DI0 cnt_RNO[3] (to w_clk)
                  --------
                    0.876   (52.1% logic, 47.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2B.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.936ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[2]  (from w_clk +)
   Destination:    FF         Data in        cnt[3]  (to w_clk +)

   Delay:               0.904ns  (50.4% logic, 49.6% route), 2 logic levels.

 Constraint Details:

      0.904ns physical path delay SLICE_1 to SLICE_2 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.936ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R7C2A.CLK to       R7C2A.Q1 SLICE_1 (from w_clk)
ROUTE         3     0.448       R7C2A.Q1 to       R7C2B.C0 cnt[2]
CTOF_DEL    ---     0.199       R7C2B.C0 to       R7C2B.F0 SLICE_2
ROUTE         1     0.000       R7C2B.F0 to      R7C2B.DI0 cnt_RNO[3] (to w_clk)
                  --------
                    0.904   (50.4% logic, 49.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2B.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.060ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[1]  (from w_clk +)
   Destination:    FF         Data in        cnt[2]  (to w_clk +)

   Delay:               1.028ns  (44.4% logic, 55.6% route), 2 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_1 to SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.060ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R7C2A.CLK to       R7C2A.Q0 SLICE_1 (from w_clk)
ROUTE         4     0.572       R7C2A.Q0 to       R7C2A.A1 cnt[1]
CTOF_DEL    ---     0.199       R7C2A.A1 to       R7C2A.F1 SLICE_1
ROUTE         1     0.000       R7C2A.F1 to      R7C2A.DI1 cnt_RNO[2] (to w_clk)
                  --------
                    1.028   (44.4% logic, 55.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.206ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[0]  (from w_clk +)
   Destination:    FF         Data in        cnt[2]  (to w_clk +)

   Delay:               1.179ns  (38.7% logic, 61.3% route), 2 logic levels.

 Constraint Details:

      1.179ns physical path delay SLICE_0 to SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
     -0.005ns skew requirement (totaling -0.027ns) by 1.206ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R6C4A.CLK to       R6C4A.Q0 SLICE_0 (from w_clk)
ROUTE         5     0.723       R6C4A.Q0 to       R7C2A.C1 CO0
CTOF_DEL    ---     0.199       R7C2A.C1 to       R7C2A.F1 SLICE_1
ROUTE         1     0.000       R7C2A.F1 to      R7C2A.DI1 cnt_RNO[2] (to w_clk)
                  --------
                    1.179   (38.7% logic, 61.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.201        OSC.OSC to      R6C4A.CLK w_clk
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.206ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[0]  (from w_clk +)
   Destination:    FF         Data in        cnt[1]  (to w_clk +)

   Delay:               1.179ns  (38.7% logic, 61.3% route), 2 logic levels.

 Constraint Details:

      1.179ns physical path delay SLICE_0 to SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
     -0.005ns skew requirement (totaling -0.027ns) by 1.206ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R6C4A.CLK to       R6C4A.Q0 SLICE_0 (from w_clk)
ROUTE         5     0.723       R6C4A.Q0 to       R7C2A.C0 CO0
CTOF_DEL    ---     0.199       R7C2A.C0 to       R7C2A.F0 SLICE_1
ROUTE         1     0.000       R7C2A.F0 to      R7C2A.DI0 cnt_RNO[1] (to w_clk)
                  --------
                    1.179   (38.7% logic, 61.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.201        OSC.OSC to      R6C4A.CLK w_clk
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2A.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.353ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[0]  (from w_clk +)
   Destination:    FF         Data in        cnt[3]  (to w_clk +)

   Delay:               1.326ns  (34.4% logic, 65.6% route), 2 logic levels.

 Constraint Details:

      1.326ns physical path delay SLICE_0 to SLICE_2 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
     -0.005ns skew requirement (totaling -0.027ns) by 1.353ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R6C4A.CLK to       R6C4A.Q0 SLICE_0 (from w_clk)
ROUTE         5     0.870       R6C4A.Q0 to       R7C2B.B0 CO0
CTOF_DEL    ---     0.199       R7C2B.B0 to       R7C2B.F0 SLICE_2
ROUTE         1     0.000       R7C2B.F0 to      R7C2B.DI0 cnt_RNO[3] (to w_clk)
                  --------
                    1.326   (34.4% logic, 65.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.201        OSC.OSC to      R6C4A.CLK w_clk
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.206        OSC.OSC to      R7C2B.CLK w_clk
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 14.000000 MHz ;   |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 3
   Covered under: FREQUENCY NET "w_clk" 14.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10 paths, 1 nets, and 27 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

