// Seed: 1968537555
module module_0 (
    input wand id_0,
    input wire id_1,
    output wor id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8,
    input supply0 id_9,
    input supply1 id_10
);
  wire id_12;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri void id_7,
    input wire id_8,
    input wor id_9,
    input uwire id_10,
    input supply1 id_11,
    input wand id_12,
    input wor id_13,
    output supply0 id_14,
    output uwire id_15
);
  wire id_17;
  module_0(
      id_6, id_11, id_4, id_0, id_1, id_5, id_8, id_12, id_2, id_7, id_9
  );
endmodule
