#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 26 13:03:24 2018
# Process ID: 18934
# Current directory: /users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1
# Command line: vivado -log hweval_adder.vds -tempDir /tmp -mode batch -messageDb vivado.pb -notrace -source hweval_adder.tcl
# Log file: /users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1/hweval_adder.vds
# Journal file: /users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source hweval_adder.tcl -notrace
Command: synth_design -top hweval_adder -part xc7z010clg400-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.441 ; gain = 165.137 ; free physical = 11088 ; free virtual = 45806
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hweval_adder' [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/hweval_adder.v:3]
INFO: [Synth 8-638] synthesizing module 'mpadder' [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/adder.v:3]
	Parameter adder_width bound to: 1027 - type: integer 
	Parameter bits_per_adder bound to: 32 - type: integer 
	Parameter nb_adders bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mpadder' (1#1) [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/adder.v:3]
WARNING: [Synth 8-350] instance 'dut' of module 'mpadder' requires 9 connections, but only 8 given [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/hweval_adder.v:16]
INFO: [Synth 8-256] done synthesizing module 'hweval_adder' (2#1) [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/hweval_adder.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1193.887 ; gain = 206.582 ; free physical = 11045 ; free virtual = 45764
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1193.887 ; gain = 206.582 ; free physical = 11045 ; free virtual = 45763
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Constraints for hw_evals
INFO: [Vivado 12-1808] Property 'PACKAGE_PIN' is not supported for elaborated designs for objects of type 'port'. [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/tcl/constraints.tcl:7]
Finished Sourcing Tcl File [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1576.945 ; gain = 0.008 ; free physical = 10772 ; free virtual = 45491
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10773 ; free virtual = 45491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10773 ; free virtual = 45491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10773 ; free virtual = 45491
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "in_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10773 ; free virtual = 45491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register b_reg [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/adder.v:36]
INFO: [Synth 8-3538] Detected potentially large (wide) register a_reg [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/adder.v:35]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/adder.v:28]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_b_reg [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/hweval_adder.v:22]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_a_reg [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/hweval_adder.v:21]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 32    
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input   1027 Bit         XORs := 1     
+---Registers : 
	             1028 Bit    Registers := 1     
	             1027 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1027 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register b_reg [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/adder.v:36]
INFO: [Synth 8-3538] Detected potentially large (wide) register a_reg [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/adder.v:35]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/adder.v:28]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_b_reg [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/hweval_adder.v:22]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_a_reg [/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/rtl/hweval_adder.v:21]
Hierarchical RTL Component report 
Module hweval_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input   1027 Bit         XORs := 1     
+---Registers : 
	             1027 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mpadder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 32    
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	             1028 Bit    Registers := 1     
	             1027 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1027 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10773 ; free virtual = 45491
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10773 ; free virtual = 45491
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10773 ; free virtual = 45491

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dut/out_reg[1027]) is unused and will be removed from module hweval_adder.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10768 ; free virtual = 45486
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10768 ; free virtual = 45486

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /tmp/.Xil_r0634161/Vivado-18934-pc-klas3-16.esat.kuleuven.be/realtime/hweval_adder_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10764 ; free virtual = 45482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10763 ; free virtual = 45482
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10753 ; free virtual = 45471
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10753 ; free virtual = 45471

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10753 ; free virtual = 45471
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10752 ; free virtual = 45471
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10752 ; free virtual = 45471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10752 ; free virtual = 45471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10752 ; free virtual = 45471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10752 ; free virtual = 45471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10752 ; free virtual = 45471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   288|
|3     |LUT1   |     1|
|4     |LUT2   |  3082|
|5     |LUT3   |     2|
|6     |LUT4   |     2|
|7     |LUT5   |     1|
|8     |LUT6   |     1|
|9     |FDRE   |  5147|
|10    |FDSE   |     2|
|11    |IBUF   |     2|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  8530|
|2     |  dut    |mpadder |  6460|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10752 ; free virtual = 45471
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1576.945 ; gain = 114.438 ; free physical = 10752 ; free virtual = 45471
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1576.945 ; gain = 589.641 ; free physical = 10752 ; free virtual = 45471
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1576.945 ; gain = 510.086 ; free physical = 10754 ; free virtual = 45473
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1580.129 ; gain = 0.000 ; free physical = 10753 ; free virtual = 45472
INFO: [Common 17-206] Exiting Vivado at Mon Nov 26 13:03:51 2018...
