{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701221597932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701221597934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 17:33:16 2023 " "Processing started: Tue Nov 28 17:33:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701221597934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701221597934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SUPER_IO_BOARD -c SUPER_IO_BOARD " "Command: quartus_sta SUPER_IO_BOARD -c SUPER_IO_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701221597934 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701221598330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701221598893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701221598893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221598959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221598959 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "208 " "The Timing Analyzer is analyzing 208 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701221599353 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SUPER_IO_BOARD.sdc " "Synopsys Design Constraints File file not found: 'SUPER_IO_BOARD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701221599553 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221599553 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701221599567 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701221599567 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701221599567 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701221599567 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221599567 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock " "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_INTERFACE_PORTS- FPGA_INTERFACE_PORTS- " "create_clock -period 1.000 -name FPGA_INTERFACE_PORTS- FPGA_INTERFACE_PORTS-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|IORQ_n Microcomputer:inst\|T80s:cpu1\|IORQ_n " "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|IORQ_n Microcomputer:inst\|T80s:cpu1\|IORQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_BOARD_RESET- FPGA_BOARD_RESET- " "create_clock -period 1.000 -name FPGA_BOARD_RESET- FPGA_BOARD_RESET-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_S100_SERIAL_PORTS- FPGA_S100_SERIAL_PORTS- " "create_clock -period 1.000 -name FPGA_S100_SERIAL_PORTS- FPGA_S100_SERIAL_PORTS-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|MREQ_n Microcomputer:inst\|T80s:cpu1\|MREQ_n " "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|MREQ_n Microcomputer:inst\|T80s:cpu1\|MREQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_UART_8255_SELECT- FPGA_UART_8255_SELECT- " "create_clock -period 1.000 -name FPGA_UART_8255_SELECT- FPGA_UART_8255_SELECT-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_SPI_I2C_PORTS- FPGA_SPI_I2C_PORTS- " "create_clock -period 1.000 -name FPGA_SPI_I2C_PORTS- FPGA_SPI_I2C_PORTS-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ascii_new ps2_keyboard_to_ascii:inst37\|ascii_new " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ascii_new ps2_keyboard_to_ascii:inst37\|ascii_new" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701221599574 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701221599574 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701221599628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701221599636 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701221599639 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701221599681 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701221599997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701221599997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.947 " "Worst-case setup slack is -13.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.947           -3760.312 Microcomputer:inst\|cpuClock  " "  -13.947           -3760.312 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.660            -356.023 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -5.660            -356.023 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.707           -1164.424 CLK_50  " "   -4.707           -1164.424 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.165            -160.870 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.165            -160.870 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.255              -5.873 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -3.255              -5.873 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658             -19.430 FPGA_UART_8255_SELECT-  " "   -2.658             -19.430 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.171             -57.668 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -2.171             -57.668 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.007             -14.584 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.007             -14.584 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.109             -26.208 FPGA_S100_SERIAL_PORTS-  " "   -1.109             -26.208 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -1.805 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.855              -1.805 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686              -2.623 FPGA_SPI_I2C_PORTS-  " "   -0.686              -2.623 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.523               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.523               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221600008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.764 " "Worst-case hold slack is -0.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764             -10.998 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -0.764             -10.998 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -0.928 Microcomputer:inst\|cpuClock  " "   -0.549              -0.928 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.348              -0.605 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.348              -0.605 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.624 FPGA_SPI_I2C_PORTS-  " "   -0.092              -0.624 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -0.530 FPGA_S100_SERIAL_PORTS-  " "   -0.078              -0.530 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 CLK_50  " "    0.050               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 FPGA_UART_8255_SELECT-  " "    0.215               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.528               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.558               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.727               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.737               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.814               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221600049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.412 " "Worst-case recovery slack is -5.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.412             -83.803 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -5.412             -83.803 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.371            -666.439 Microcomputer:inst\|cpuClock  " "   -5.371            -666.439 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.471             -19.942 FPGA_INTERFACE_PORTS-  " "   -4.471             -19.942 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.411             -15.251 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -4.411             -15.251 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.337             -14.682 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -4.337             -14.682 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.797              -2.797 FPGA_BOARD_RESET-  " "   -2.797              -2.797 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199             -16.259 FPGA_UART_8255_SELECT-  " "   -2.199             -16.259 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.860             -75.981 CLK_50  " "   -1.860             -75.981 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.640              -1.640 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.640              -1.640 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882             -40.584 FPGA_S100_SERIAL_PORTS-  " "   -0.882             -40.584 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594              -3.806 FPGA_SPI_I2C_PORTS-  " "   -0.594              -3.806 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221600221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.902 " "Worst-case removal slack is -1.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.902             -71.619 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.902             -71.619 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696             -15.249 FPGA_UART_8255_SELECT-  " "   -0.696             -15.249 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681             -17.708 FPGA_S100_SERIAL_PORTS-  " "   -0.681             -17.708 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525              -0.525 FPGA_INTERFACE_PORTS-  " "   -0.525              -0.525 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349              -2.761 FPGA_SPI_I2C_PORTS-  " "   -0.349              -2.761 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -1.631 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.287              -1.631 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.011               0.000 FPGA_BOARD_RESET-  " "    1.011               0.000 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 Microcomputer:inst\|cpuClock  " "    1.050               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "    1.304               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.584               0.000 CLK_50  " "    1.584               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.178               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    2.178               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221600264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.255 " "Worst-case minimum pulse width slack is -4.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.255            -300.289 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.255            -300.289 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.357 FPGA_INTERFACE_PORTS-  " "   -3.000             -19.357 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 FPGA_BOARD_RESET-  " "   -3.000              -4.487 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_S100_SERIAL_PORTS-  " "   -3.000              -3.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_SPI_I2C_PORTS-  " "   -3.000              -3.000 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_UART_8255_SELECT-  " "   -3.000              -3.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -514.502 Microcomputer:inst\|cpuClock  " "   -1.487            -514.502 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -5.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.487              -1.487 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.597               0.000 CLK_50  " "    9.597               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.720               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.720               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.715               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.715               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221600278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221600278 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701221601694 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701221601694 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701221601723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701221601772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701221603263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701221603875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701221604003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701221604003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.074 " "Worst-case setup slack is -13.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.074           -3517.402 Microcomputer:inst\|cpuClock  " "  -13.074           -3517.402 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.270            -330.386 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -5.270            -330.386 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.464           -1044.113 CLK_50  " "   -4.464           -1044.113 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.022            -150.244 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.022            -150.244 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.906              -5.165 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.906              -5.165 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.402             -13.714 FPGA_UART_8255_SELECT-  " "   -2.402             -13.714 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.959             -55.504 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -1.959             -55.504 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.590             -11.240 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.590             -11.240 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.983             -16.879 FPGA_S100_SERIAL_PORTS-  " "   -0.983             -16.879 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818              -1.229 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.818              -1.229 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598              -1.216 FPGA_SPI_I2C_PORTS-  " "   -0.598              -1.216 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.928               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.928               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221604027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.815 " "Worst-case hold slack is -0.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815             -12.861 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -0.815             -12.861 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535              -0.920 Microcomputer:inst\|cpuClock  " "   -0.535              -0.920 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -3.193 FPGA_S100_SERIAL_PORTS-  " "   -0.284              -3.193 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275              -0.455 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.275              -0.455 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218              -1.510 FPGA_SPI_I2C_PORTS-  " "   -0.218              -1.510 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 FPGA_UART_8255_SELECT-  " "    0.071               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CLK_50  " "    0.148               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.433               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.495               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.606               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.670               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.685               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221604092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.995 " "Worst-case recovery slack is -4.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.995            -625.301 Microcomputer:inst\|cpuClock  " "   -4.995            -625.301 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.902             -83.660 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.902             -83.660 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.355             -15.331 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -4.355             -15.331 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.240             -21.111 FPGA_INTERFACE_PORTS-  " "   -4.240             -21.111 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.885             -13.052 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -3.885             -13.052 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.590              -2.590 FPGA_BOARD_RESET-  " "   -2.590              -2.590 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.014              -9.853 FPGA_UART_8255_SELECT-  " "   -2.014              -9.853 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.695             -68.238 CLK_50  " "   -1.695             -68.238 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375              -1.375 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.375              -1.375 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700             -20.999 FPGA_S100_SERIAL_PORTS-  " "   -0.700             -20.999 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -2.054 FPGA_SPI_I2C_PORTS-  " "   -0.386              -2.054 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221604136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.800 " "Worst-case removal slack is -1.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.800             -69.100 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.800             -69.100 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683             -16.834 FPGA_S100_SERIAL_PORTS-  " "   -0.683             -16.834 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672             -14.663 FPGA_UART_8255_SELECT-  " "   -0.672             -14.663 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627              -0.627 FPGA_INTERFACE_PORTS-  " "   -0.627              -0.627 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -2.701 FPGA_SPI_I2C_PORTS-  " "   -0.340              -2.701 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -0.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.213              -0.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 FPGA_BOARD_RESET-  " "    0.936               0.000 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 Microcomputer:inst\|cpuClock  " "    0.967               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "    1.145               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 CLK_50  " "    1.512               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.940               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    1.940               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221604187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.104 " "Worst-case minimum pulse width slack is -4.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.104            -275.926 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.104            -275.926 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.967 FPGA_INTERFACE_PORTS-  " "   -3.000             -20.967 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 FPGA_BOARD_RESET-  " "   -3.000              -4.487 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.389 FPGA_S100_SERIAL_PORTS-  " "   -3.000              -3.389 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_SPI_I2C_PORTS-  " "   -3.000              -3.000 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_UART_8255_SELECT-  " "   -3.000              -3.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -514.596 Microcomputer:inst\|cpuClock  " "   -1.487            -514.596 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -6.246 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -6.246 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.518 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.487              -1.518 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.597               0.000 CLK_50  " "    9.597               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.719               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.719               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.716               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.716               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221604209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221604209 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701221605865 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701221605865 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701221605909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701221606341 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701221606374 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701221606374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.409 " "Worst-case setup slack is -5.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.409           -1440.353 Microcomputer:inst\|cpuClock  " "   -5.409           -1440.353 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901            -110.457 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.901            -110.457 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863            -642.504 CLK_50  " "   -1.863            -642.504 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.647              -2.027 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.647              -2.027 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.483             -48.149 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.483             -48.149 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848              -6.120 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.848              -6.120 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -0.895 FPGA_UART_8255_SELECT-  " "   -0.710              -0.895 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486             -13.014 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -0.486             -13.014 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.186 FPGA_S100_SERIAL_PORTS-  " "   -0.105              -0.186 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.004 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.004              -0.004 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 FPGA_SPI_I2C_PORTS-  " "    0.190               0.000 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.453               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   48.453               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221606411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.261 " "Worst-case hold slack is -0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261              -0.471 Microcomputer:inst\|cpuClock  " "   -0.261              -0.471 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -2.860 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -0.215              -2.860 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -2.410 CLK_50  " "   -0.114              -2.410 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 FPGA_S100_SERIAL_PORTS-  " "    0.016               0.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.017               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 FPGA_SPI_I2C_PORTS-  " "    0.054               0.000 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.205               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 FPGA_UART_8255_SELECT-  " "    0.225               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.278               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.292               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.293               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.338               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221606491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.479 " "Worst-case recovery slack is -2.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.479             -32.855 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.479             -32.855 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.271              -7.884 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.271              -7.884 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.257            -268.792 Microcomputer:inst\|cpuClock  " "   -2.257            -268.792 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684              -5.332 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.684              -5.332 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.353              -2.766 FPGA_INTERFACE_PORTS-  " "   -1.353              -2.766 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.295             -21.738 FPGA_UART_8255_SELECT-  " "   -1.295             -21.738 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123             -43.985 CLK_50  " "   -1.123             -43.985 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958              -0.958 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -0.958              -0.958 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829             -56.188 FPGA_S100_SERIAL_PORTS-  " "   -0.829             -56.188 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744              -0.744 FPGA_BOARD_RESET-  " "   -0.744              -0.744 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640              -4.789 FPGA_SPI_I2C_PORTS-  " "   -0.640              -4.789 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221606546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.484 " "Worst-case removal slack is -0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484             -15.491 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -0.484             -15.491 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -9.159 FPGA_S100_SERIAL_PORTS-  " "   -0.294              -9.159 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -5.858 FPGA_UART_8255_SELECT-  " "   -0.265              -5.858 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -1.302 FPGA_SPI_I2C_PORTS-  " "   -0.166              -1.302 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.156 FPGA_INTERFACE_PORTS-  " "   -0.042              -0.156 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.104               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 FPGA_BOARD_RESET-  " "    0.342               0.000 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 Microcomputer:inst\|cpuClock  " "    0.448               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "    0.512               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 CLK_50  " "    0.563               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.928               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221606592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.069 FPGA_S100_SERIAL_PORTS-  " "   -3.000             -30.069 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.813 FPGA_INTERFACE_PORTS-  " "   -3.000             -22.813 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.841 FPGA_UART_8255_SELECT-  " "   -3.000             -13.841 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.507 FPGA_SPI_I2C_PORTS-  " "   -3.000              -6.507 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.577 FPGA_BOARD_RESET-  " "   -3.000              -4.577 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666             -69.406 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.666             -69.406 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -346.000 Microcomputer:inst\|cpuClock  " "   -1.000            -346.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -80.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.000             -80.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -1.000             -34.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.000             -11.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.000              -4.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.000              -1.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.200               0.000 CLK_50  " "    9.200               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.797               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.797               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701221606627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701221606627 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701221609075 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701221609075 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701221609919 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701221609927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701221610391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 17:33:30 2023 " "Processing ended: Tue Nov 28 17:33:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701221610391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701221610391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701221610391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701221610391 ""}
