#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb  7 14:37:52 2020
# Process ID: 24057
# Current directory: /home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.runs/impl_1
# Command line: vivado -log microzed_axi_dma_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source microzed_axi_dma_wrapper.tcl -notrace
# Log file: /home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper.vdi
# Journal file: /home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source microzed_axi_dma_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.332 ; gain = 75.844 ; free physical = 1692 ; free virtual = 7234
Command: link_design -top microzed_axi_dma_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0.dcp' for cell 'microzed_axi_dma_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axis_data_fifo_0_0/microzed_axi_dma_axis_data_fifo_0_0.dcp' for cell 'microzed_axi_dma_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_processing_system7_0_0/microzed_axi_dma_processing_system7_0_0.dcp' for cell 'microzed_axi_dma_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_rst_ps7_0_100M_0/microzed_axi_dma_rst_ps7_0_100M_0.dcp' for cell 'microzed_axi_dma_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_system_ila_0_0/microzed_axi_dma_system_ila_0_0.dcp' for cell 'microzed_axi_dma_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_xlconcat_0_0/microzed_axi_dma_xlconcat_0_0.dcp' for cell 'microzed_axi_dma_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_xbar_0/microzed_axi_dma_xbar_0.dcp' for cell 'microzed_axi_dma_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_pc_1/microzed_axi_dma_auto_pc_1.dcp' for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_0/microzed_axi_dma_auto_us_0.dcp' for cell 'microzed_axi_dma_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/microzed_axi_dma_auto_us_1.dcp' for cell 'microzed_axi_dma_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_2/microzed_axi_dma_auto_us_2.dcp' for cell 'microzed_axi_dma_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_pc_0/microzed_axi_dma_auto_pc_0.dcp' for cell 'microzed_axi_dma_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1021 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: microzed_axi_dma_i/system_ila_0/U0/ila_lib UUID: 73b6b9f5-48f8-5054-b264-afa53a6ec78c 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_processing_system7_0_0/microzed_axi_dma_processing_system7_0_0.xdc] for cell 'microzed_axi_dma_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_processing_system7_0_0/microzed_axi_dma_processing_system7_0_0.xdc] for cell 'microzed_axi_dma_i/processing_system7_0/inst'
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0.xdc] for cell 'microzed_axi_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0.xdc] for cell 'microzed_axi_dma_i/axi_dma_0/U0'
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_rst_ps7_0_100M_0/microzed_axi_dma_rst_ps7_0_100M_0_board.xdc] for cell 'microzed_axi_dma_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_rst_ps7_0_100M_0/microzed_axi_dma_rst_ps7_0_100M_0_board.xdc] for cell 'microzed_axi_dma_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_rst_ps7_0_100M_0/microzed_axi_dma_rst_ps7_0_100M_0.xdc] for cell 'microzed_axi_dma_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_rst_ps7_0_100M_0/microzed_axi_dma_rst_ps7_0_100M_0.xdc] for cell 'microzed_axi_dma_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axis_data_fifo_0_0/microzed_axi_dma_axis_data_fifo_0_0/microzed_axi_dma_axis_data_fifo_0_0.xdc] for cell 'microzed_axi_dma_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axis_data_fifo_0_0/microzed_axi_dma_axis_data_fifo_0_0/microzed_axi_dma_axis_data_fifo_0_0.xdc] for cell 'microzed_axi_dma_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'microzed_axi_dma_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'microzed_axi_dma_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'microzed_axi_dma_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'microzed_axi_dma_i/system_ila_0/U0/ila_lib/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axis_data_fifo_0_0/microzed_axi_dma_axis_data_fifo_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_pc_1/microzed_axi_dma_auto_pc_1.dcp'
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0_clocks.xdc] for cell 'microzed_axi_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0_clocks.xdc] for cell 'microzed_axi_dma_i/axi_dma_0/U0'
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_2/microzed_axi_dma_auto_us_2_clocks.xdc] for cell 'microzed_axi_dma_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_2/microzed_axi_dma_auto_us_2_clocks.xdc] for cell 'microzed_axi_dma_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/microzed_axi_dma_auto_us_1_clocks.xdc] for cell 'microzed_axi_dma_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/microzed_axi_dma_auto_us_1_clocks.xdc] for cell 'microzed_axi_dma_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_0/microzed_axi_dma_auto_us_0_clocks.xdc] for cell 'microzed_axi_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_0/microzed_axi_dma_auto_us_0_clocks.xdc] for cell 'microzed_axi_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'microzed_axi_dma_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'microzed_axi_dma_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 473 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 468 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

27 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 2176.199 ; gain = 935.867 ; free physical = 919 ; free virtual = 6466
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2208.199 ; gain = 32.000 ; free physical = 917 ; free virtual = 6464
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "44b2b7ac30b5aabf".
INFO: [Netlist 29-17] Analyzing 561 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2222.254 ; gain = 0.000 ; free physical = 1028 ; free virtual = 6464
Phase 1 Generate And Synthesize Debug Cores | Checksum: 195853e9f

Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 2222.254 ; gain = 14.055 ; free physical = 1028 ; free virtual = 6464

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1e49ec80e

Time (s): cpu = 00:00:47 ; elapsed = 00:01:12 . Memory (MB): peak = 2222.254 ; gain = 14.055 ; free physical = 1047 ; free virtual = 6483
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 107 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 30 load pin(s).
Phase 3 Constant propagation | Checksum: 26acf00b8

Time (s): cpu = 00:00:49 ; elapsed = 00:01:13 . Memory (MB): peak = 2222.254 ; gain = 14.055 ; free physical = 1047 ; free virtual = 6483
INFO: [Opt 31-389] Phase Constant propagation created 483 cells and removed 1370 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1e38efb0b

Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 2222.254 ; gain = 14.055 ; free physical = 1046 ; free virtual = 6482
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 683 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1e38efb0b

Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 2222.254 ; gain = 14.055 ; free physical = 1045 ; free virtual = 6481
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1e38efb0b

Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 2222.254 ; gain = 14.055 ; free physical = 1046 ; free virtual = 6481
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2222.254 ; gain = 0.000 ; free physical = 1045 ; free virtual = 6481
Ending Logic Optimization Task | Checksum: 2109b5de2

Time (s): cpu = 00:00:52 ; elapsed = 00:01:17 . Memory (MB): peak = 2222.254 ; gain = 14.055 ; free physical = 1045 ; free virtual = 6481

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.958 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 34 newly gated: 2 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: 1ee059275

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 990 ; free virtual = 6432
Ending Power Optimization Task | Checksum: 1ee059275

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2568.445 ; gain = 346.191 ; free physical = 1005 ; free virtual = 6447
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 2568.445 ; gain = 392.246 ; free physical = 1005 ; free virtual = 6447
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 1003 ; free virtual = 6448
INFO: [Common 17-1381] The checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 1000 ; free virtual = 6448
INFO: [runtcl-4] Executing : report_drc -file microzed_axi_dma_wrapper_drc_opted.rpt -pb microzed_axi_dma_wrapper_drc_opted.pb -rpx microzed_axi_dma_wrapper_drc_opted.rpx
Command: report_drc -file microzed_axi_dma_wrapper_drc_opted.rpt -pb microzed_axi_dma_wrapper_drc_opted.pb -rpx microzed_axi_dma_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 990 ; free virtual = 6447
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17b1f0955

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 990 ; free virtual = 6447
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 992 ; free virtual = 6450

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9e65ea39

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 972 ; free virtual = 6430

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17e7a2504

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 940 ; free virtual = 6400

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17e7a2504

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 940 ; free virtual = 6400
Phase 1 Placer Initialization | Checksum: 17e7a2504

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 940 ; free virtual = 6400

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 26f50949d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 920 ; free virtual = 6381

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26f50949d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 920 ; free virtual = 6381

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2014d606c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 918 ; free virtual = 6379

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ae13635a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 918 ; free virtual = 6379

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 265335c63

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 918 ; free virtual = 6379

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e705ccc7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 907 ; free virtual = 6368

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 193ee9de0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 907 ; free virtual = 6368

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 193ee9de0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 907 ; free virtual = 6368
Phase 3 Detail Placement | Checksum: 193ee9de0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 907 ; free virtual = 6368

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c285dc95

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: c285dc95

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 914 ; free virtual = 6376
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.630. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: be7d10ed

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 912 ; free virtual = 6374
Phase 4.1 Post Commit Optimization | Checksum: be7d10ed

Time (s): cpu = 00:01:00 ; elapsed = 00:00:36 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 912 ; free virtual = 6374

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: be7d10ed

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 913 ; free virtual = 6374

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: be7d10ed

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 913 ; free virtual = 6374

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: fec35bed

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 913 ; free virtual = 6374
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fec35bed

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 913 ; free virtual = 6375
Ending Placer Task | Checksum: daab4ad2

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 934 ; free virtual = 6396
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:40 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 934 ; free virtual = 6396
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 899 ; free virtual = 6388
INFO: [Common 17-1381] The checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 925 ; free virtual = 6394
INFO: [runtcl-4] Executing : report_io -file microzed_axi_dma_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 916 ; free virtual = 6385
INFO: [runtcl-4] Executing : report_utilization -file microzed_axi_dma_wrapper_utilization_placed.rpt -pb microzed_axi_dma_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 924 ; free virtual = 6393
INFO: [runtcl-4] Executing : report_control_sets -verbose -file microzed_axi_dma_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 923 ; free virtual = 6393
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 2a94a81d ConstDB: 0 ShapeSum: b016a2b5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f7deadd0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 788 ; free virtual = 6258
Post Restoration Checksum: NetGraph: 19e7a2 NumContArr: f7c4c62e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f7deadd0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 786 ; free virtual = 6257

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f7deadd0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 770 ; free virtual = 6241

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f7deadd0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 770 ; free virtual = 6241
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e1f02c7c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 748 ; free virtual = 6220
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.883  | TNS=0.000  | WHS=-0.285 | THS=-394.956|

Phase 2 Router Initialization | Checksum: 1d41aaf12

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 744 ; free virtual = 6216

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ba862d62

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 747 ; free virtual = 6218

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1558
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.338  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 151662650

Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 747 ; free virtual = 6218

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.024 | TNS=-0.072 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: a9c3703e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:40 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 746 ; free virtual = 6217
Phase 4 Rip-up And Reroute | Checksum: a9c3703e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:40 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 746 ; free virtual = 6217

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d1f17030

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 745 ; free virtual = 6217
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.453  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d1f17030

Time (s): cpu = 00:01:19 ; elapsed = 00:00:40 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 745 ; free virtual = 6217

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d1f17030

Time (s): cpu = 00:01:19 ; elapsed = 00:00:40 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 745 ; free virtual = 6217
Phase 5 Delay and Skew Optimization | Checksum: d1f17030

Time (s): cpu = 00:01:19 ; elapsed = 00:00:40 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 745 ; free virtual = 6217

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1694f7d28

Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 746 ; free virtual = 6217
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.453  | TNS=0.000  | WHS=-0.022 | THS=-0.071 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 256adaed2

Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 744 ; free virtual = 6215
Phase 6.1 Hold Fix Iter | Checksum: 256adaed2

Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 744 ; free virtual = 6215
Phase 6 Post Hold Fix | Checksum: 1a4023578

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 743 ; free virtual = 6214

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.38123 %
  Global Horizontal Routing Utilization  = 4.27011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19312e9b2

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 743 ; free virtual = 6214

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19312e9b2

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 743 ; free virtual = 6214

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1da0567ab

Time (s): cpu = 00:01:23 ; elapsed = 00:00:43 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 741 ; free virtual = 6213

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1f9186c9e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 742 ; free virtual = 6213
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.453  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f9186c9e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 742 ; free virtual = 6213
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 768 ; free virtual = 6239

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:00:47 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 768 ; free virtual = 6239
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 729 ; free virtual = 6235
INFO: [Common 17-1381] The checkpoint '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2568.445 ; gain = 0.000 ; free physical = 759 ; free virtual = 6240
INFO: [runtcl-4] Executing : report_drc -file microzed_axi_dma_wrapper_drc_routed.rpt -pb microzed_axi_dma_wrapper_drc_routed.pb -rpx microzed_axi_dma_wrapper_drc_routed.rpx
Command: report_drc -file microzed_axi_dma_wrapper_drc_routed.rpt -pb microzed_axi_dma_wrapper_drc_routed.pb -rpx microzed_axi_dma_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file microzed_axi_dma_wrapper_methodology_drc_routed.rpt -pb microzed_axi_dma_wrapper_methodology_drc_routed.pb -rpx microzed_axi_dma_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file microzed_axi_dma_wrapper_methodology_drc_routed.rpt -pb microzed_axi_dma_wrapper_methodology_drc_routed.pb -rpx microzed_axi_dma_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2577.453 ; gain = 0.000 ; free physical = 657 ; free virtual = 6138
INFO: [runtcl-4] Executing : report_power -file microzed_axi_dma_wrapper_power_routed.rpt -pb microzed_axi_dma_wrapper_power_summary_routed.pb -rpx microzed_axi_dma_wrapper_power_routed.rpx
Command: report_power -file microzed_axi_dma_wrapper_power_routed.rpt -pb microzed_axi_dma_wrapper_power_summary_routed.pb -rpx microzed_axi_dma_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
109 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2577.469 ; gain = 0.016 ; free physical = 619 ; free virtual = 6113
INFO: [runtcl-4] Executing : report_route_status -file microzed_axi_dma_wrapper_route_status.rpt -pb microzed_axi_dma_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file microzed_axi_dma_wrapper_timing_summary_routed.rpt -rpx microzed_axi_dma_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file microzed_axi_dma_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file microzed_axi_dma_wrapper_clock_utilization_routed.rpt
WARNING: [Memdata 28-167] Found XPM memory block microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <microzed_axi_dma_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <microzed_axi_dma_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force microzed_axi_dma_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 48 net(s) have no routable loads. The problem bus(es) and/or net(s) are microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_BID[2], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_BID[3], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_BID[4], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_BID[5], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_RID[2], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_RID[3], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_RID[4], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_RID[5], microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, microzed_axi_dma_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1]... and (the first 15 of 46 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./microzed_axi_dma_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/simon/FPGADEVELOPER/alt/aus_tcl/microzed_axi_dma/microzed_axi_dma.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Feb  7 14:43:43 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 2924.746 ; gain = 347.277 ; free physical = 565 ; free virtual = 6075
INFO: [Common 17-206] Exiting Vivado at Fri Feb  7 14:43:43 2020...
