/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 384 184)
	(text "pll_2" (rect 179 -1 196 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 168 20 180)(font "Arial" ))
	(port
		(pt 0 112)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 101 46 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 160 112)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 141 82 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 160 152)(line_width 1))
	)
	(port
		(pt 0 72)
		(output)
		(text "altpll_0_locked_conduit_export" (rect 0 0 120 12)(font "Arial" (font_size 8)))
		(text "altpll_0_locked_conduit_export" (rect 4 61 184 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 160 72)(line_width 1))
	)
	(port
		(pt 384 72)
		(output)
		(text "clk_200m_clk" (rect 0 0 55 12)(font "Arial" (font_size 8)))
		(text "clk_200m_clk" (rect 316 61 388 72)(font "Arial" (font_size 8)))
		(line (pt 384 72)(pt 224 72)(line_width 1))
	)
	(port
		(pt 384 112)
		(output)
		(text "clk_50m_clk" (rect 0 0 50 12)(font "Arial" (font_size 8)))
		(text "clk_50m_clk" (rect 322 101 388 112)(font "Arial" (font_size 8)))
		(line (pt 384 112)(pt 224 112)(line_width 1))
	)
	(drawing
		(text "altpll_0_locked_conduit" (rect 25 43 188 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 165 67 366 144)(font "Arial" (color 0 0 0)))
		(text "clk" (rect 145 83 308 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 165 107 348 224)(font "Arial" (color 0 0 0)))
		(text "clk_200m" (rect 225 43 498 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 209 67 436 144)(font "Arial" (color 0 0 0)))
		(text "clk_50m" (rect 225 83 492 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 209 107 436 224)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 131 123 292 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 165 147 372 304)(font "Arial" (color 0 0 0)))
		(text " pll_2 " (rect 361 168 764 346)(font "Arial" ))
		(line (pt 160 32)(pt 224 32)(line_width 1))
		(line (pt 224 32)(pt 224 168)(line_width 1))
		(line (pt 160 168)(pt 224 168)(line_width 1))
		(line (pt 160 32)(pt 160 168)(line_width 1))
		(line (pt 161 52)(pt 161 76)(line_width 1))
		(line (pt 162 52)(pt 162 76)(line_width 1))
		(line (pt 161 92)(pt 161 116)(line_width 1))
		(line (pt 162 92)(pt 162 116)(line_width 1))
		(line (pt 223 52)(pt 223 76)(line_width 1))
		(line (pt 222 52)(pt 222 76)(line_width 1))
		(line (pt 223 92)(pt 223 116)(line_width 1))
		(line (pt 222 92)(pt 222 116)(line_width 1))
		(line (pt 161 132)(pt 161 156)(line_width 1))
		(line (pt 162 132)(pt 162 156)(line_width 1))
		(line (pt 0 0)(pt 384 0)(line_width 1))
		(line (pt 384 0)(pt 384 184)(line_width 1))
		(line (pt 0 184)(pt 384 184)(line_width 1))
		(line (pt 0 0)(pt 0 184)(line_width 1))
	)
)
