
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032754                       # Number of seconds simulated
sim_ticks                                 32754391317                       # Number of ticks simulated
final_tick                               604257314436                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142453                       # Simulator instruction rate (inst/s)
host_op_rate                                   185655                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2048349                       # Simulator tick rate (ticks/s)
host_mem_usage                               16905824                       # Number of bytes of host memory used
host_seconds                                 15990.63                       # Real time elapsed on the host
sim_insts                                  2277915999                       # Number of instructions simulated
sim_ops                                    2968733245                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1262336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       384384                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1650304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       644096                       # Number of bytes written to this memory
system.physmem.bytes_written::total            644096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9862                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3003                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12893                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5032                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5032                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     38539443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11735342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50384206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             109420                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19664417                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19664417                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19664417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     38539443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11735342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70048623                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78547702                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28429699                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24859658                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803843                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14198949                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13671437                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043743                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56560                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33532135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158225954                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28429699                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15715180                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32570252                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8851910                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3713837                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527993                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76854060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.369907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44283808     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614476      2.10%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2948790      3.84%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2771801      3.61%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555511      5.93%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748944      6.18%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127896      1.47%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847290      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13955544     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76854060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361942                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.014393                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34577895                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3595237                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31521893                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126394                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7032631                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092513                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177027416                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7032631                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36026789                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1209835                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       416691                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30182870                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1985235                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172367881                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688330                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       785253                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228876893                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784562989                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784562989                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79980721                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20345                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5351756                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26501478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762698                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96534                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1931429                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163116163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137665965                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182421                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48982181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134439710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76854060                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.791265                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26529651     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14346884     18.67%     53.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12509547     16.28%     69.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7678469      9.99%     79.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8033361     10.45%     89.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4728368      6.15%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2088245      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556454      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383081      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76854060                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542744     66.31%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175088     21.39%     87.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100703     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107988598     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085382      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23688285     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4893779      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137665965                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.752642                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818535                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005946                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353186946                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212118623                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133169922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138484500                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337253                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7571407                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          861                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409343                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7032631                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         665853                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53487                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163136020                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26501478                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762698                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30377                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          200                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960895                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2023095                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135091555                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22765434                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574410                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27539911                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20415315                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4774477                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.719866                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133319656                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133169922                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81838146                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199757359                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695402                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409688                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49525024                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1808593                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69821429                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320583                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32008227     45.84%     45.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14848225     21.27%     67.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8307381     11.90%     79.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814334      4.03%     83.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694948      3.86%     86.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1123279      1.61%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3007172      4.31%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876527      1.26%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4141336      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69821429                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4141336                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228816702                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333311785                       # The number of ROB writes
system.switch_cpus0.timesIdled                  25958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1693642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.785477                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.785477                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.273112                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.273112                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624879743                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174569297                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182449764                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78547702                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28852319                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23482619                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1927343                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12294284                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11369243                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2970693                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85249                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31893439                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             157568579                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28852319                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14339936                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33109622                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9892354                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4671221                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15588161                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       771582                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77606331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.500878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44496709     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1790690      2.31%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2324825      3.00%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3507597      4.52%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3404790      4.39%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2587073      3.33%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1542101      1.99%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2306685      2.97%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15645861     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77606331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367322                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006024                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32945724                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4562542                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31917106                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       249136                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7931821                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4884200                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     188516052                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7931821                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34692467                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         918227                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1105353                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30378720                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2579741                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183022957                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          625                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1113912                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       810724                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           15                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    255011378                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    852386601                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    852386601                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    158573511                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96437811                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38920                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21971                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7292763                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16971197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8991298                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       174724                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2797756                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170116052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137034640                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       257193                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55318359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    168222290                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5994                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77606331                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765766                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26750194     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17131414     22.07%     56.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11018443     14.20%     70.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7558176      9.74%     80.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7074498      9.12%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3769046      4.86%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2777845      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       832200      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       694515      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77606331                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         673919     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        138836     14.23%     83.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162599     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114019543     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1935933      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15480      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13528184      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7535500      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137034640                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.744604                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             975360                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007118                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    352908159                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225472151                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133183870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138010000                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       462411                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6507038                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1871                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          825                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2284653                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          306                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7931821                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         528667                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90264                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170153006                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1165050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16971197                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8991298                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21474                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          825                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1180509                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1084181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2264690                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134407513                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12733823                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2627122                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20099427                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18825579                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7365604                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711158                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133219049                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133183870                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85572986                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240323208                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695579                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356075                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92870418                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114141183                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     56012046                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1959207                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69674510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156170                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26637339     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20118751     28.88%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7421718     10.65%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4246194      6.09%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3539477      5.08%     88.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1724095      2.47%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1745442      2.51%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       742573      1.07%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3498921      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69674510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92870418                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114141183                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17170797                       # Number of memory references committed
system.switch_cpus1.commit.loads             10464152                       # Number of loads committed
system.switch_cpus1.commit.membars              15480                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16371199                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102882053                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2328983                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3498921                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236328818                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348242478                       # The number of ROB writes
system.switch_cpus1.timesIdled                  28023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 941371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92870418                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114141183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92870418                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845777                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845777                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182344                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182344                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       604849681                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183936089                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174115376                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30960                       # number of misc regfile writes
system.l20.replacements                          9877                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303820                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42645                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.124399                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4987.010166                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.991198                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4943.656214                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.386834                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22820.955588                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152191                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000457                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.150868                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696440                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39833                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39833                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14393                       # number of Writeback hits
system.l20.Writeback_hits::total                14393                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39833                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39833                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39833                       # number of overall hits
system.l20.overall_hits::total                  39833                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9862                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9877                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9862                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9877                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9862                       # number of overall misses
system.l20.overall_misses::total                 9877                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1387537                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    987036492                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      988424029                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1387537                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    987036492                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       988424029                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1387537                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    987036492                       # number of overall miss cycles
system.l20.overall_miss_latency::total      988424029                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49695                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49710                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14393                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14393                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49695                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49710                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49695                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49710                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.198451                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.198692                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.198451                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.198692                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.198451                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.198692                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 92502.466667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100084.819712                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100073.304546                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 92502.466667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100084.819712                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100073.304546                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 92502.466667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100084.819712                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100073.304546                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2604                       # number of writebacks
system.l20.writebacks::total                     2604                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9862                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9877                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9862                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9877                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9862                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9877                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1273688                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    912982271                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    914255959                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1273688                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    912982271                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    914255959                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1273688                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    912982271                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    914255959                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.198451                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.198692                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.198451                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.198692                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.198451                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.198692                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84912.533333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92575.772764                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92564.134758                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 84912.533333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92575.772764                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92564.134758                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 84912.533333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92575.772764                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92564.134758                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3016                       # number of replacements
system.l21.tagsinuse                     32767.984768                       # Cycle average of tags in use
system.l21.total_refs                          797648                       # Total number of references to valid blocks.
system.l21.sampled_refs                         35784                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.290633                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        12670.143340                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.996931                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1469.002280                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             4.808000                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         18611.034217                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.386662                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000397                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.044830                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000147                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.567964                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        45287                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  45287                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25959                       # number of Writeback hits
system.l21.Writeback_hits::total                25959                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        45287                       # number of demand (read+write) hits
system.l21.demand_hits::total                   45287                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        45287                       # number of overall hits
system.l21.overall_hits::total                  45287                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3001                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3014                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3003                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3016                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3003                       # number of overall misses
system.l21.overall_misses::total                 3016                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1459147                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    293939069                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      295398216                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       174652                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       174652                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1459147                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    294113721                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       295572868                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1459147                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    294113721                       # number of overall miss cycles
system.l21.overall_miss_latency::total      295572868                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        48288                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              48301                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25959                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25959                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        48290                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               48303                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        48290                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              48303                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.062148                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.062400                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.062187                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.062439                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.062187                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.062439                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 112242.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 97947.040653                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 98008.698076                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        87326                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        87326                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 112242.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 97939.967033                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 98001.614058                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 112242.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 97939.967033                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 98001.614058                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2428                       # number of writebacks
system.l21.writebacks::total                     2428                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3001                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3014                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3003                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3016                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3003                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3016                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1359181                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    270795959                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    272155140                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       159152                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       159152                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1359181                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    270955111                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    272314292                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1359181                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    270955111                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    272314292                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.062148                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.062400                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.062187                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.062439                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.062187                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.062439                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 104552.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90235.241253                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 90296.994028                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        79576                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        79576                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 104552.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 90228.142191                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 90289.884615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 104552.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 90228.142191                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 90289.884615                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991194                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016560089                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875572.119926                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991194                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527975                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527975                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527975                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527975                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527975                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527975                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1739530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1739530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1739530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1739530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1739530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1739530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527993                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527993                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527993                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527993                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527993                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527993                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 96640.555556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 96640.555556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 96640.555556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 96640.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 96640.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 96640.555556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1402814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1402814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1402814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1402814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1402814                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1402814                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93520.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 93520.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 93520.933333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 93520.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 93520.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 93520.933333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49695                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246464151                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49951                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4934.118456                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.343304                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.656696                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825560                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174440                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20681390                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20681390                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25014882                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25014882                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25014882                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25014882                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       143084                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       143084                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       143084                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        143084                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       143084                       # number of overall misses
system.cpu0.dcache.overall_misses::total       143084                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7825948487                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7825948487                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7825948487                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7825948487                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7825948487                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7825948487                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20824474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20824474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25157966                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25157966                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25157966                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25157966                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006871                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006871                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005687                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005687                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005687                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005687                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54694.784092                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54694.784092                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54694.784092                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54694.784092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54694.784092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54694.784092                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14393                       # number of writebacks
system.cpu0.dcache.writebacks::total            14393                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        93389                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        93389                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        93389                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        93389                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        93389                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        93389                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49695                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49695                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49695                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49695                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49695                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49695                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1268141251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1268141251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1268141251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1268141251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1268141251                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1268141251                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001975                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001975                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25518.487796                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25518.487796                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25518.487796                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25518.487796                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25518.487796                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25518.487796                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996928                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100641337                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219034.953629                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996928                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15588142                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15588142                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15588142                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15588142                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15588142                       # number of overall hits
system.cpu1.icache.overall_hits::total       15588142                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2073059                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2073059                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2073059                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2073059                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2073059                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2073059                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15588161                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15588161                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15588161                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15588161                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15588161                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15588161                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 109108.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 109108.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 109108.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 109108.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 109108.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 109108.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1472147                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1472147                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1472147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1472147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1472147                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1472147                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113242.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 113242.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 113242.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 113242.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 113242.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 113242.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48290                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185475015                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48546                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3820.603448                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.564578                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.435422                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912362                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087638                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9690751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9690751                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6671193                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6671193                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16412                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16412                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15480                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15480                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16361944                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16361944                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16361944                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16361944                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       122883                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       122883                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3600                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3600                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126483                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126483                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126483                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126483                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3454323364                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3454323364                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    295989992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    295989992                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3750313356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3750313356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3750313356                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3750313356                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9813634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9813634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6674793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6674793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16488427                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16488427                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16488427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16488427                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012522                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012522                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000539                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000539                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007671                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007671                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007671                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007671                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28110.669206                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28110.669206                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82219.442222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82219.442222                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29650.730580                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29650.730580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29650.730580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29650.730580                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1388733                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             21                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 66130.142857                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25959                       # number of writebacks
system.cpu1.dcache.writebacks::total            25959                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74595                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74595                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3598                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3598                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        78193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        78193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        78193                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        78193                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48288                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48288                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48290                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48290                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    670181083                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    670181083                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       176652                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       176652                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    670357735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    670357735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    670357735                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    670357735                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002929                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002929                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13878.832898                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13878.832898                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        88326                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        88326                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13881.916235                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13881.916235                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13881.916235                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13881.916235                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
