git clone --depth 1 --no-tags https://github.com/PierfrancescoBigliazzi/Hardware-and-Embedded-Security-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492269008
git clone --depth 1 --no-tags https://github.com/Ziboooo/32bit_multiplier_IEEEstandard-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491617823
git clone --depth 1 --no-tags https://github.com/ICHSU1998/2022_Spring_NCKU_DIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496986423
git clone --depth 1 --no-tags https://github.com/YazanMPSUT/FPUPipelineArch2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498073240
git clone --depth 1 --no-tags https://github.com/Furqan-Lamp/Ibex-Core-Verification-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497986722
git clone --depth 1 --no-tags https://github.com/crystal-lptang/Handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497543920
git clone --depth 1 --no-tags https://github.com/subhradip096/UART-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510066867
git clone --depth 1 --no-tags https://github.com/fcaspe/sump_zybo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509605127
git clone --depth 1 --no-tags https://github.com/jugszy/One_hot-to-Thermometer-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502135072
git clone --depth 1 --no-tags https://github.com/sisaphilip/FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504192230
git clone --depth 1 --no-tags https://github.com/jeras/UHDM-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519627880
git clone --depth 1 --no-tags https://github.com/MinhTran0911/Stopwatch_DE10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519541371
git clone --depth 1 --no-tags https://github.com/visionvlsi/sv_by_self.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521896766
git clone --depth 1 --no-tags https://github.com/spunky404/Verilog_Practicals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521183137
git clone --depth 1 --no-tags https://github.com/Angelaangie-ai/ECE-211-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522275651
git clone --depth 1 --no-tags https://github.com/carlzhang4/chisel_rps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508680879
git clone --depth 1 --no-tags https://github.com/sus-ziti-uni-hd/VerilogModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509398276
git clone --depth 1 --no-tags https://github.com/YehorKrapovnytskyi/verification_ips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509129386
git clone --depth 1 --no-tags https://github.com/MidhunNair43/counter_dectection_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517516093
git clone --depth 1 --no-tags https://github.com/mitshine/S-R-Latch---UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523681192
git clone --depth 1 --no-tags https://github.com/szhao2095/pulp_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513626886
git clone --depth 1 --no-tags https://github.com/rabeea247/AHB_lite-Project-Part_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514879014
git clone --depth 1 --no-tags https://github.com/LoesterFranco/ArmleoCPU-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525065081
git clone --depth 1 --no-tags https://github.com/hadizadeh-ali/UT_Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505727465
git clone --depth 1 --no-tags https://github.com/MelikaMinaei/Digital-Systems-CA-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504977136
git clone --depth 1 --no-tags https://github.com/MohamedAhmed412000/Digital-Verification-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505114888
git clone --depth 1 --no-tags https://github.com/somayamansourrr/UVM-ALU-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530124302
git clone --depth 1 --no-tags https://github.com/alosktx/irun_test_dpi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529316976
git clone --depth 1 --no-tags https://github.com/UandersonSilva/oo_testbenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527031673
git clone --depth 1 --no-tags https://github.com/dansdeor/billiard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526558601
git clone --depth 1 --no-tags https://github.com/hari-haran05/Hi-Five_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525539682
git clone --depth 1 --no-tags https://github.com/kanuar/systemverilog_mux2-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537303198
git clone --depth 1 --no-tags https://github.com/Narinder788/Task3.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537396133
git clone --depth 1 --no-tags https://github.com/naveen0215/linux_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536493366
git clone --depth 1 --no-tags https://github.com/symmetryyyyy/pulp-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534216647
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534347787
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/APB_RAM_AXI3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534349153
git clone --depth 1 --no-tags https://github.com/brmanuel/sha256-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535341481
git clone --depth 1 --no-tags https://github.com/shangfucheng/LFSR_ISA_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532470335
git clone --depth 1 --no-tags https://github.com/shubham-sai47/Posit_Adder_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530572299
git clone --depth 1 --no-tags https://github.com/brandoonward/Rainman-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494111640
git clone --depth 1 --no-tags https://github.com/ihatedebug/HSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496901333
git clone --depth 1 --no-tags https://github.com/im-world/SystemVerilog-Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501259100
git clone --depth 1 --no-tags https://github.com/adhyansuri/Pulse-Width-Modulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500984295
git clone --depth 1 --no-tags https://github.com/MichalBlk/fiona.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505067470
git clone --depth 1 --no-tags https://github.com/mehhdiii/RISC-V-5-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493445911
git clone --depth 1 --no-tags https://github.com/behcetmuhammed/RISC-V-Tabanli-Islemci-Tasarimi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492943179
git clone --depth 1 --no-tags https://github.com/JinsonWu/Digital_Circuit_and_System_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494337065
git clone --depth 1 --no-tags https://github.com/yasho2249/ece593_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494660805
git clone --depth 1 --no-tags https://github.com/10RE/VE470-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494884359
git clone --depth 1 --no-tags https://github.com/mio-19/uart.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496459172
git clone --depth 1 --no-tags https://github.com/djak1/Verifikacija.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496617188
git clone --depth 1 --no-tags https://github.com/AlExx1022/Pseudo-Random-Pattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492538923
git clone --depth 1 --no-tags https://github.com/a29712049/Hierarchical-Design-of-3-8-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507739983
git clone --depth 1 --no-tags https://github.com/bolero021/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510979489
git clone --depth 1 --no-tags https://github.com/hwcho1/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501520058
git clone --depth 1 --no-tags https://github.com/TatshSiow/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502251567
git clone --depth 1 --no-tags https://github.com/SangTruongTan/Lab3_RMIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492544963
git clone --depth 1 --no-tags https://github.com/siglabsoss/Daryl-Workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512547247
git clone --depth 1 --no-tags https://github.com/marcotulio956/neuron.modelingIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518686894
git clone --depth 1 --no-tags https://github.com/xhulio11/HW-2-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519285121
git clone --depth 1 --no-tags https://github.com/va1ery/clean_mhrd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514747002
git clone --depth 1 --no-tags https://github.com/KevinPrakash/carry_save_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514751126
git clone --depth 1 --no-tags https://github.com/DIPS6114/fifo_bfm_topology-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516407247
git clone --depth 1 --no-tags https://github.com/QuocVDo/2UCIS-CPU-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518628518
git clone --depth 1 --no-tags https://github.com/ngrabbs/arm_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518813875
git clone --depth 1 --no-tags https://github.com/TDD-II-22/lab1-g03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521834183
git clone --depth 1 --no-tags https://github.com/paptil9/edge_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538253203
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_led_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540050627
git clone --depth 1 --no-tags https://github.com/MIET-APS-Labs/RISC-V_based_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540806779
git clone --depth 1 --no-tags https://github.com/dqgarcia/fpga-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509664374
git clone --depth 1 --no-tags https://github.com/zhwren/vcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509907803
git clone --depth 1 --no-tags https://github.com/imjp2020/System-Verilog-Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529540779
git clone --depth 1 --no-tags https://github.com/wunonomei/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526509368
git clone --depth 1 --no-tags https://github.com/anmehta4/ece554_minilab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534417234
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/simple-ready-valid-handshake-protocol-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534487311
git clone --depth 1 --no-tags https://github.com/jayantjaiswal100/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533908725
git clone --depth 1 --no-tags https://github.com/haseebnadeem/practice-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533666841
git clone --depth 1 --no-tags https://github.com/anmehta4/Basic-Hardware-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529366048
git clone --depth 1 --no-tags https://github.com/romantitovmephi/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530193030
git clone --depth 1 --no-tags https://github.com/uw-acme/CERN_RD53B_SEE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531678099
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/uart-transmitter-Tx-implementation-in-system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536085633
git clone --depth 1 --no-tags https://github.com/nishtahir/rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535140653
git clone --depth 1 --no-tags https://github.com/RachelRachelRachelRachel/DigitalDesign-and-ComputerArchitecture-RSIC-V-Edition-Tony-s-example-and-practicing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537374590
git clone --depth 1 --no-tags https://github.com/mohammed-nurulhoque/r55.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527315718
git clone --depth 1 --no-tags https://github.com/FPGA-James/common_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522593043
git clone --depth 1 --no-tags https://github.com/arctic-marmoset/nebula.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504069824
git clone --depth 1 --no-tags https://github.com/taneroksuz/wolv-z4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499518023
git clone --depth 1 --no-tags https://github.com/choiyeonwooo/QUIQCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495884555
git clone --depth 1 --no-tags https://github.com/kareemfarahat/32-bit-pipelined-ARM-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494885514
git clone --depth 1 --no-tags https://github.com/SteveLRojas/NeonFox_DE1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493479517
git clone --depth 1 --no-tags https://github.com/pantanag/Convolution-Accelerator-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493700280
git clone --depth 1 --no-tags https://github.com/AlexNguyenJJ/ece111-hw6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494707603
git clone --depth 1 --no-tags https://github.com/yoav-git/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498336877
git clone --depth 1 --no-tags https://github.com/muzammil002/Verilog_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498270014
git clone --depth 1 --no-tags https://github.com/qianlinxyc/clk_uvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504726717
git clone --depth 1 --no-tags https://github.com/sasonii/digitalsystems_tests_spring2022_ex2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505038771
git clone --depth 1 --no-tags https://github.com/anhdv0/KTMT_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508398046
git clone --depth 1 --no-tags https://github.com/tarun-prakash/PSD_CHIP_V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511281040
