Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Apr 23 22:29:48 2024
| Host              : 7ca2124810b8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  515         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (74)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (74)
-------------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.273        0.000                      0                   66        0.043        0.000                      0                   66        0.225        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.273        0.000                      0                   66        0.043        0.000                      0                   66        0.225        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_83/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.350ns (49.435%)  route 0.358ns (50.565%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.029     0.029    layer1_reg/clk
    SLICE_X169Y160       FDRE                                         r  layer1_reg/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y160       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  layer1_reg/data_out_reg[4]/Q
                         net (fo=5, routed)           0.163     0.273    layer1_inst/layer1_N4_inst/M3[1]_INST_0_i_62_1
    SLICE_X169Y160       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.396 r  layer1_inst/layer1_N4_inst/M3[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.146     0.542    layer1_inst/layer1_N4_inst/M3[1]_INST_0_i_166_n_0
    SLICE_X169Y160       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     0.688 r  layer1_inst/layer1_N4_inst/M3[1]_INST_0_i_139/O
                         net (fo=1, routed)           0.049     0.737    M2[8]
    SLICE_X169Y160       FDRE                                         r  M3[1]_INST_0_i_83/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=138, unset)          0.020     1.020    clk
    SLICE_X169Y160       FDRE                                         r  M3[1]_INST_0_i_83/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X169Y160       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     1.010    M3[1]_INST_0_i_83
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_120/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.323ns (49.014%)  route 0.336ns (50.986%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.029     0.029    layer1_reg/clk
    SLICE_X168Y173       FDRE                                         r  layer1_reg/data_out_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y173       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 f  layer1_reg/data_out_reg[128]/Q
                         net (fo=5, routed)           0.115     0.223    layer1_inst/layer1_N17_inst/M3[1]_INST_0_i_1
    SLICE_X168Y172       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.369 r  layer1_inst/layer1_N17_inst/M3[1]_INST_0_i_174/O
                         net (fo=1, routed)           0.009     0.378    layer1_inst/layer1_N17_inst/M3[1]_INST_0_i_174_n_0
    SLICE_X168Y172       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     0.441 r  layer1_inst/layer1_N17_inst/M3[1]_INST_0_i_170/O
                         net (fo=1, routed)           0.164     0.605    layer1_inst/layer1_N17_inst/M3[1]_INST_0_i_170_n_0
    SLICE_X168Y172       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     0.640 r  layer1_inst/layer1_N17_inst/M3[1]_INST_0_i_155/O
                         net (fo=1, routed)           0.048     0.688    M2[35]
    SLICE_X168Y172       FDRE                                         r  M3[1]_INST_0_i_120/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=138, unset)          0.020     1.020    clk
    SLICE_X168Y172       FDRE                                         r  M3[1]_INST_0_i_120/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X168Y172       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.010    M3[1]_INST_0_i_120
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_31/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.278ns (44.984%)  route 0.340ns (55.016%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.030     0.030    layer1_reg/clk
    SLICE_X167Y163       FDRE                                         r  layer1_reg/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y163       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer1_reg/data_out_reg[0]/Q
                         net (fo=3, routed)           0.158     0.266    layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_18_0
    SLICE_X168Y164       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     0.416 r  layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_134/O
                         net (fo=1, routed)           0.133     0.549    layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_134_n_0
    SLICE_X168Y164       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     0.599 r  layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_72/O
                         net (fo=1, routed)           0.049     0.648    M2[62]
    SLICE_X168Y164       FDRE                                         r  M3[1]_INST_0_i_31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=138, unset)          0.020     1.020    clk
    SLICE_X168Y164       FDRE                                         r  M3[1]_INST_0_i_31/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X168Y164       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     1.010    M3[1]_INST_0_i_31
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_84/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.307ns (50.328%)  route 0.303ns (49.672%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.028     0.028    layer1_reg/clk
    SLICE_X170Y155       FDRE                                         r  layer1_reg/data_out_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y155       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[96]/Q
                         net (fo=8, routed)           0.260     0.367    layer1_reg/data_out_reg_n_0_[96]
    SLICE_X169Y156       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     0.513 r  layer1_reg/g0_b1__16/O
                         net (fo=1, routed)           0.009     0.522    layer1_inst/layer1_N13_inst/M3[1]_INST_0_i_84_1
    SLICE_X169Y156       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     0.578 r  layer1_inst/layer1_N13_inst/M3[1]_INST_0_i_168/O
                         net (fo=1, routed)           0.000     0.578    layer1_inst/layer1_N13_inst/M3[1]_INST_0_i_168_n_0
    SLICE_X169Y156       MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     0.604 r  layer1_inst/layer1_N13_inst/M3[1]_INST_0_i_140/O
                         net (fo=1, routed)           0.034     0.638    M2[27]
    SLICE_X169Y156       FDRE                                         r  M3[1]_INST_0_i_84/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=138, unset)          0.020     1.020    clk
    SLICE_X169Y156       FDRE                                         r  M3[1]_INST_0_i_84/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X169Y156       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.010    M3[1]_INST_0_i_84
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.326ns (53.618%)  route 0.282ns (46.382%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.029     0.029    layer1_reg/clk
    SLICE_X168Y173       FDRE                                         r  layer1_reg/data_out_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y173       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer1_reg/data_out_reg[128]/Q
                         net (fo=5, routed)           0.169     0.277    layer1_inst/layer1_N17_inst/M3[1]_INST_0_i_1
    SLICE_X168Y173       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     0.425 r  layer1_inst/layer1_N17_inst/M3[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.086     0.511    layer1_inst/layer1_N17_inst/M3[1]_INST_0_i_11_n_0
    SLICE_X167Y173       LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     0.610 r  layer1_inst/layer1_N17_inst/M3[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.027     0.637    M2[34]
    SLICE_X167Y173       FDRE                                         r  M3[1]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=138, unset)          0.021     1.021    clk
    SLICE_X167Y173       FDRE                                         r  M3[1]_INST_0_i_1/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X167Y173       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     1.011    M3[1]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_81/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.317ns (53.638%)  route 0.274ns (46.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.030     0.030    layer1_reg/clk
    SLICE_X167Y170       FDRE                                         r  layer1_reg/data_out_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y170       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 f  layer1_reg/data_out_reg[104]/Q
                         net (fo=5, routed)           0.172     0.280    layer1_inst/layer1_N18_inst/M3[1]_INST_0_i_81_4
    SLICE_X167Y169       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     0.430 r  layer1_inst/layer1_N18_inst/M3[1]_INST_0_i_162/O
                         net (fo=1, routed)           0.044     0.474    layer1_inst/layer1_N18_inst/M3[1]_INST_0_i_162_n_0
    SLICE_X167Y169       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     0.563 r  layer1_inst/layer1_N18_inst/M3[1]_INST_0_i_138/O
                         net (fo=1, routed)           0.058     0.621    M2[36]
    SLICE_X167Y169       FDRE                                         r  M3[1]_INST_0_i_81/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=138, unset)          0.021     1.021    clk
    SLICE_X167Y169       FDRE                                         r  M3[1]_INST_0_i_81/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X167Y169       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     1.011    M3[1]_INST_0_i_81
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.225ns (40.107%)  route 0.336ns (59.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.029     0.029    layer0_reg/clk
    SLICE_X169Y163       FDRE                                         r  layer0_reg/data_out_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y163       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  layer0_reg/data_out_reg[85]/Q
                         net (fo=2, routed)           0.287     0.395    layer0_reg/data_out_reg_n_0_[85]
    SLICE_X169Y163       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.541 r  layer0_reg/g0_b0__18/O
                         net (fo=1, routed)           0.049     0.590    layer1_reg/M1[38]
    SLICE_X169Y163       FDRE                                         r  layer1_reg/data_out_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=138, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X169Y163       FDRE                                         r  layer1_reg/data_out_reg[194]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X169Y163       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[194]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[392]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.230ns (41.818%)  route 0.320ns (58.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.029     0.029    layer0_reg/clk
    SLICE_X168Y172       FDRE                                         r  layer0_reg/data_out_reg[392]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y172       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  layer0_reg/data_out_reg[392]/Q
                         net (fo=2, routed)           0.272     0.382    layer0_reg/data_out_reg_n_0_[392]
    SLICE_X168Y172       LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     0.531 r  layer0_reg/g0_b1__12/O
                         net (fo=1, routed)           0.048     0.579    layer1_reg/M1[34]
    SLICE_X168Y172       FDRE                                         r  layer1_reg/data_out_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=138, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X168Y172       FDRE                                         r  layer1_reg/data_out_reg[163]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X168Y172       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[163]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_62/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.260ns (47.882%)  route 0.283ns (52.118%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.029     0.029    layer1_reg/clk
    SLICE_X170Y160       FDRE                                         r  layer1_reg/data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y160       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  layer1_reg/data_out_reg[16]/Q
                         net (fo=4, routed)           0.197     0.305    layer1_inst/layer1_N4_inst/M3[1]_INST_0_i_83_2
    SLICE_X168Y160       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     0.451 r  layer1_inst/layer1_N4_inst/M3[1]_INST_0_i_154/O
                         net (fo=1, routed)           0.040     0.491    layer1_inst/layer1_N4_inst/M3[1]_INST_0_i_154_n_0
    SLICE_X168Y160       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.526 r  layer1_inst/layer1_N4_inst/M3[1]_INST_0_i_119/O
                         net (fo=1, routed)           0.046     0.572    M2[9]
    SLICE_X168Y160       FDRE                                         r  M3[1]_INST_0_i_62/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=138, unset)          0.020     1.020    clk
    SLICE_X168Y160       FDRE                                         r  M3[1]_INST_0_i_62/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X168Y160       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     1.010    M3[1]_INST_0_i_62
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.242ns (44.732%)  route 0.299ns (55.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.029     0.029    layer1_reg/clk
    SLICE_X170Y162       FDRE                                         r  layer1_reg/data_out_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y162       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 f  layer1_reg/data_out_reg[205]/Q
                         net (fo=3, routed)           0.276     0.384    layer1_inst/layer1_N23_inst/M3[1]_INST_0_i_5
    SLICE_X171Y161       LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     0.547 r  layer1_inst/layer1_N23_inst/M3[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.023     0.570    M2[47]
    SLICE_X171Y161       FDRE                                         r  M3[1]_INST_0_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=138, unset)          0.021     1.021    clk
    SLICE_X171Y161       FDRE                                         r  M3[1]_INST_0_i_5/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X171Y161       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     1.011    M3[1]_INST_0_i_5
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  0.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_16/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.012     0.012    layer1_reg/clk
    SLICE_X170Y162       FDRE                                         r  layer1_reg/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y162       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[24]/Q
                         net (fo=2, routed)           0.026     0.077    layer1_inst/layer1_N8_inst/M3[1]_INST_0_i_16_1
    SLICE_X170Y162       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  layer1_inst/layer1_N8_inst/M3[1]_INST_0_i_39/O
                         net (fo=1, routed)           0.016     0.107    M2[16]
    SLICE_X170Y162       FDRE                                         r  M3[1]_INST_0_i_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.018     0.018    clk
    SLICE_X170Y162       FDRE                                         r  M3[1]_INST_0_i_16/C
                         clock pessimism              0.000     0.018    
    SLICE_X170Y162       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    M3[1]_INST_0_i_16
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.012     0.012    layer0_reg/clk
    SLICE_X170Y162       FDRE                                         r  layer0_reg/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y162       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer0_reg/data_out_reg[24]/Q
                         net (fo=2, routed)           0.026     0.077    layer0_reg/data_out_reg_n_0_[24]
    SLICE_X170Y162       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     0.091 r  layer0_reg/g0_b1__11/O
                         net (fo=1, routed)           0.018     0.109    layer1_reg/M1[32]
    SLICE_X170Y162       FDRE                                         r  layer1_reg/data_out_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X170Y162       FDRE                                         r  layer1_reg/data_out_reg[151]/C
                         clock pessimism              0.000     0.019    
    SLICE_X170Y162       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[151]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[371]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.060ns (53.097%)  route 0.053ns (46.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X167Y168       FDRE                                         r  layer0_reg/data_out_reg[371]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y168       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 f  layer0_reg/data_out_reg[371]/Q
                         net (fo=2, routed)           0.032     0.082    layer0_reg/data_out_reg_n_0_[371]
    SLICE_X167Y168       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     0.105 r  layer0_reg/g0_b0__6/O
                         net (fo=1, routed)           0.021     0.126    layer1_reg/M1[13]
    SLICE_X167Y168       FDRE                                         r  layer1_reg/data_out_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X167Y168       FDRE                                         r  layer1_reg/data_out_reg[88]/C
                         clock pessimism              0.000     0.019    
    SLICE_X167Y168       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[88]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_81/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.012     0.012    layer1_reg/clk
    SLICE_X168Y169       FDRE                                         r  layer1_reg/data_out_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[105]/Q
                         net (fo=3, routed)           0.049     0.100    layer1_inst/layer1_N18_inst/M3[1]_INST_0_i_81_0
    SLICE_X167Y169       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     0.114 r  layer1_inst/layer1_N18_inst/M3[1]_INST_0_i_138/O
                         net (fo=1, routed)           0.020     0.134    M2[36]
    SLICE_X167Y169       FDRE                                         r  M3[1]_INST_0_i_81/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    clk
    SLICE_X167Y169       FDRE                                         r  M3[1]_INST_0_i_81/C
                         clock pessimism              0.000     0.019    
    SLICE_X167Y169       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    M3[1]_INST_0_i_81
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_122/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.071ns (57.724%)  route 0.052ns (42.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.012     0.012    layer1_reg/clk
    SLICE_X170Y162       FDRE                                         r  layer1_reg/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y162       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  layer1_reg/data_out_reg[24]/Q
                         net (fo=2, routed)           0.046     0.097    layer1_inst/layer1_N8_inst/M3[1]_INST_0_i_16_1
    SLICE_X170Y162       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.032     0.129 r  layer1_inst/layer1_N8_inst/M3[1]_INST_0_i_157/O
                         net (fo=1, routed)           0.006     0.135    M2[17]
    SLICE_X170Y162       FDRE                                         r  M3[1]_INST_0_i_122/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    clk
    SLICE_X170Y162       FDRE                                         r  M3[1]_INST_0_i_122/C
                         clock pessimism              0.000     0.019    
    SLICE_X170Y162       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    M3[1]_INST_0_i_122
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[221]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.053ns (43.802%)  route 0.068ns (56.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X168Y155       FDRE                                         r  layer0_reg/data_out_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y155       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[216]/Q
                         net (fo=1, routed)           0.051     0.103    layer0_reg/data_out_reg_n_0_[216]
    SLICE_X168Y155       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.117 r  layer0_reg/g0_b1__15/O
                         net (fo=1, routed)           0.017     0.134    layer1_reg/M1[43]
    SLICE_X168Y155       FDRE                                         r  layer1_reg/data_out_reg[221]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X168Y155       FDRE                                         r  layer1_reg/data_out_reg[221]/C
                         clock pessimism              0.000     0.018    
    SLICE_X168Y155       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[221]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.079ns (64.228%)  route 0.044ns (35.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.012     0.012    layer0_reg/clk
    SLICE_X170Y162       FDRE                                         r  layer0_reg/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y162       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer0_reg/data_out_reg[24]/Q
                         net (fo=2, routed)           0.028     0.079    layer0_reg/data_out_reg_n_0_[24]
    SLICE_X170Y162       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     0.119 r  layer0_reg/g0_b0__15/O
                         net (fo=1, routed)           0.016     0.135    layer1_reg/M1[31]
    SLICE_X170Y162       FDRE                                         r  layer1_reg/data_out_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X170Y162       FDRE                                         r  layer1_reg/data_out_reg[150]/C
                         clock pessimism              0.000     0.019    
    SLICE_X170Y162       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[150]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.054ns (44.262%)  route 0.068ns (55.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X168Y172       FDRE                                         r  layer0_reg/data_out_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y172       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 f  layer0_reg/data_out_reg[416]/Q
                         net (fo=2, routed)           0.052     0.105    layer0_reg/data_out_reg_n_0_[416]
    SLICE_X168Y173       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.119 r  layer0_reg/g0_b1__10/O
                         net (fo=1, routed)           0.016     0.135    layer1_reg/M1[30]
    SLICE_X168Y173       FDRE                                         r  layer1_reg/data_out_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X168Y173       FDRE                                         r  layer1_reg/data_out_reg[145]/C
                         clock pessimism              0.000     0.018    
    SLICE_X168Y173       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[145]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.085ns (66.406%)  route 0.043ns (33.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.013     0.013    layer1_reg/clk
    SLICE_X171Y161       FDRE                                         r  layer1_reg/data_out_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y161       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 f  layer1_reg/data_out_reg[107]/Q
                         net (fo=4, routed)           0.036     0.086    layer1_inst/layer1_N23_inst/M3[1]_INST_0_i_5_0
    SLICE_X171Y161       LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.048     0.134 r  layer1_inst/layer1_N23_inst/M3[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.007     0.141    M2[47]
    SLICE_X171Y161       FDRE                                         r  M3[1]_INST_0_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    clk
    SLICE_X171Y161       FDRE                                         r  M3[1]_INST_0_i_5/C
                         clock pessimism              0.000     0.019    
    SLICE_X171Y161       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    M3[1]_INST_0_i_5
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[169]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.054ns (41.538%)  route 0.076ns (58.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X170Y161       FDRE                                         r  layer0_reg/data_out_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y161       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  layer0_reg/data_out_reg[169]/Q
                         net (fo=1, routed)           0.050     0.103    layer0_reg/data_out_reg_n_0_[169]
    SLICE_X171Y161       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.117 r  layer0_reg/g0_b0__9/O
                         net (fo=2, routed)           0.026     0.143    layer1_reg/M1[19]
    SLICE_X171Y161       FDRE                                         r  layer1_reg/data_out_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X171Y161       FDRE                                         r  layer1_reg/data_out_reg[106]/C
                         clock pessimism              0.000     0.019    
    SLICE_X171Y161       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[106]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X167Y173  M3[1]_INST_0_i_1/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X168Y172  M3[1]_INST_0_i_120/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X167Y169  M3[1]_INST_0_i_121/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X170Y162  M3[1]_INST_0_i_122/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X170Y162  M3[1]_INST_0_i_16/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X168Y164  M3[1]_INST_0_i_18/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X168Y164  M3[1]_INST_0_i_31/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X171Y161  M3[1]_INST_0_i_36/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X169Y155  M3[1]_INST_0_i_38/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X171Y161  M3[1]_INST_0_i_5/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y173  M3[1]_INST_0_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y173  M3[1]_INST_0_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X168Y172  M3[1]_INST_0_i_120/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X168Y172  M3[1]_INST_0_i_120/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y169  M3[1]_INST_0_i_121/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y169  M3[1]_INST_0_i_121/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y162  M3[1]_INST_0_i_122/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y162  M3[1]_INST_0_i_122/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y162  M3[1]_INST_0_i_16/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y162  M3[1]_INST_0_i_16/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y173  M3[1]_INST_0_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y173  M3[1]_INST_0_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X168Y172  M3[1]_INST_0_i_120/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X168Y172  M3[1]_INST_0_i_120/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y169  M3[1]_INST_0_i_121/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y169  M3[1]_INST_0_i_121/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y162  M3[1]_INST_0_i_122/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y162  M3[1]_INST_0_i_122/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y162  M3[1]_INST_0_i_16/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y162  M3[1]_INST_0_i_16/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M3[1]_INST_0_i_84/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.412ns  (logic 0.610ns (25.290%)  route 1.802ns (74.710%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.028     0.028    clk
    SLICE_X169Y156       FDRE                                         r  M3[1]_INST_0_i_84/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y156       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  M3[1]_INST_0_i_84/Q
                         net (fo=144, routed)         1.104     1.211    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_97_3
    SLICE_X173Y170       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.334 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_163/O
                         net (fo=4, routed)           0.254     1.588    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_163_n_0
    SLICE_X171Y168       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     1.738 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_106/O
                         net (fo=1, routed)           0.011     1.749    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_106_n_0
    SLICE_X171Y168       MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     1.807 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_43/O
                         net (fo=1, routed)           0.000     1.807    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_43_n_0
    SLICE_X171Y168       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     1.835 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.384     2.219    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_15_n_0
    SLICE_X170Y168       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.309 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.009     2.318    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_5_n_0
    SLICE_X170Y168       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     2.374 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.374    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_2_n_0
    SLICE_X170Y168       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.400 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0/O
                         net (fo=0)                   0.040     2.440    M3[0]
                                                                      r  M3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M3[1]_INST_0_i_120/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 0.641ns (27.207%)  route 1.715ns (72.793%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.028     0.028    clk
    SLICE_X168Y172       FDRE                                         r  M3[1]_INST_0_i_120/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y172       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 f  M3[1]_INST_0_i_120/Q
                         net (fo=138, routed)         0.829     0.936    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_97_2
    SLICE_X172Y162       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     1.083 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_96/O
                         net (fo=12, routed)          0.314     1.397    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_96_n_0
    SLICE_X168Y163       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.486 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_44/O
                         net (fo=1, routed)           0.224     1.710    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_44_n_0
    SLICE_X169Y163       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.856 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.278     2.134    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_19_n_0
    SLICE_X171Y164       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     2.222 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.025     2.247    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_6_n_0
    SLICE_X171Y164       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     2.309 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.309    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_2_n_0
    SLICE_X171Y164       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.339 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0/O
                         net (fo=0)                   0.045     2.384    M3[1]
                                                                      r  M3[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M3[1]_INST_0_i_16/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.076ns (39.791%)  route 0.115ns (60.209%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.012     0.012    clk
    SLICE_X170Y162       FDRE                                         r  M3[1]_INST_0_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y162       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  M3[1]_INST_0_i_16/Q
                         net (fo=8, routed)           0.084     0.135    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_1_0
    SLICE_X171Y164       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     0.149 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.014     0.163    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_7_n_0
    SLICE_X171Y164       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     0.174 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.174    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_2_n_0
    SLICE_X171Y164       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.012     0.186 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0/O
                         net (fo=0)                   0.017     0.203    M3[1]
                                                                      r  M3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M3[1]_INST_0_i_16/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.082ns (41.624%)  route 0.115ns (58.376%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.012     0.012    clk
    SLICE_X170Y162       FDRE                                         r  M3[1]_INST_0_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y162       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  M3[1]_INST_0_i_16/Q
                         net (fo=8, routed)           0.093     0.144    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_1_0
    SLICE_X170Y168       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     0.166 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.007     0.173    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_3_n_0
    SLICE_X170Y168       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     0.183 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.183    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_1_n_0
    SLICE_X170Y168       MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.011     0.194 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0/O
                         net (fo=0)                   0.015     0.209    M3[0]
                                                                      r  M3[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[172]
                            (input port)
  Destination:            layer0_reg/data_out_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[172] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[25]
    SLICE_X167Y163       FDRE                                         r  layer0_reg/data_out_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y163       FDRE                                         r  layer0_reg/data_out_reg[172]/C

Slack:                    inf
  Source:                 M0[368]
                            (input port)
  Destination:            layer0_reg/data_out_reg[368]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[368] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[47]
    SLICE_X167Y163       FDRE                                         r  layer0_reg/data_out_reg[368]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y163       FDRE                                         r  layer0_reg/data_out_reg[368]/C

Slack:                    inf
  Source:                 M0[371]
                            (input port)
  Destination:            layer0_reg/data_out_reg[371]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[371] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[50]
    SLICE_X167Y168       FDRE                                         r  layer0_reg/data_out_reg[371]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y168       FDRE                                         r  layer0_reg/data_out_reg[371]/C

Slack:                    inf
  Source:                 M0[456]
                            (input port)
  Destination:            layer0_reg/data_out_reg[456]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[456] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[65]
    SLICE_X167Y170       FDRE                                         r  layer0_reg/data_out_reg[456]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y170       FDRE                                         r  layer0_reg/data_out_reg[456]/C

Slack:                    inf
  Source:                 M0[6]
                            (input port)
  Destination:            layer0_reg/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[6] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[0]
    SLICE_X167Y167       FDRE                                         r  layer0_reg/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y167       FDRE                                         r  layer0_reg/data_out_reg[6]/C

Slack:                    inf
  Source:                 M0[441]
                            (input port)
  Destination:            layer0_reg/data_out_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.063ns  (logic 0.000ns (0.000%)  route 0.063ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[441] (IN)
                         net (fo=0)                   0.063     0.063    layer0_reg/M0[63]
    SLICE_X167Y168       FDRE                                         r  layer0_reg/data_out_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y168       FDRE                                         r  layer0_reg/data_out_reg[441]/C

Slack:                    inf
  Source:                 M0[121]
                            (input port)
  Destination:            layer0_reg/data_out_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.062ns  (logic 0.000ns (0.000%)  route 0.062ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[121] (IN)
                         net (fo=0)                   0.062     0.062    layer0_reg/M0[22]
    SLICE_X167Y168       FDRE                                         r  layer0_reg/data_out_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y168       FDRE                                         r  layer0_reg/data_out_reg[121]/C

Slack:                    inf
  Source:                 M0[208]
                            (input port)
  Destination:            layer0_reg/data_out_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.062ns  (logic 0.000ns (0.000%)  route 0.062ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[208] (IN)
                         net (fo=0)                   0.062     0.062    layer0_reg/M0[26]
    SLICE_X167Y170       FDRE                                         r  layer0_reg/data_out_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y170       FDRE                                         r  layer0_reg/data_out_reg[208]/C

Slack:                    inf
  Source:                 M0[230]
                            (input port)
  Destination:            layer0_reg/data_out_reg[230]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.062ns  (logic 0.000ns (0.000%)  route 0.062ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[230] (IN)
                         net (fo=0)                   0.062     0.062    layer0_reg/M0[32]
    SLICE_X167Y167       FDRE                                         r  layer0_reg/data_out_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y167       FDRE                                         r  layer0_reg/data_out_reg[230]/C

Slack:                    inf
  Source:                 M0[27]
                            (input port)
  Destination:            layer0_reg/data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.062ns  (logic 0.000ns (0.000%)  route 0.062ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[27] (IN)
                         net (fo=0)                   0.062     0.062    layer0_reg/M0[6]
    SLICE_X167Y163       FDRE                                         r  layer0_reg/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y163       FDRE                                         r  layer0_reg/data_out_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[437]
                            (input port)
  Destination:            layer0_reg/data_out_reg[437]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[437] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[61]
    SLICE_X170Y155       FDRE                                         r  layer0_reg/data_out_reg[437]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X170Y155       FDRE                                         r  layer0_reg/data_out_reg[437]/C

Slack:                    inf
  Source:                 M0[64]
                            (input port)
  Destination:            layer0_reg/data_out_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[64] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[10]
    SLICE_X169Y157       FDRE                                         r  layer0_reg/data_out_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X169Y157       FDRE                                         r  layer0_reg/data_out_reg[64]/C

Slack:                    inf
  Source:                 M0[89]
                            (input port)
  Destination:            layer0_reg/data_out_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[89] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[16]
    SLICE_X170Y162       FDRE                                         r  layer0_reg/data_out_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X170Y162       FDRE                                         r  layer0_reg/data_out_reg[89]/C

Slack:                    inf
  Source:                 M0[93]
                            (input port)
  Destination:            layer0_reg/data_out_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[93] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[19]
    SLICE_X170Y162       FDRE                                         r  layer0_reg/data_out_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.018     0.018    layer0_reg/clk
    SLICE_X170Y162       FDRE                                         r  layer0_reg/data_out_reg[93]/C

Slack:                    inf
  Source:                 M0[96]
                            (input port)
  Destination:            layer0_reg/data_out_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[96] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[20]
    SLICE_X168Y173       FDRE                                         r  layer0_reg/data_out_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X168Y173       FDRE                                         r  layer0_reg/data_out_reg[96]/C

Slack:                    inf
  Source:                 M0[11]
                            (input port)
  Destination:            layer0_reg/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[11] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[2]
    SLICE_X170Y161       FDRE                                         r  layer0_reg/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X170Y161       FDRE                                         r  layer0_reg/data_out_reg[11]/C

Slack:                    inf
  Source:                 M0[143]
                            (input port)
  Destination:            layer0_reg/data_out_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[143] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[23]
    SLICE_X169Y160       FDRE                                         r  layer0_reg/data_out_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X169Y160       FDRE                                         r  layer0_reg/data_out_reg[143]/C

Slack:                    inf
  Source:                 M0[169]
                            (input port)
  Destination:            layer0_reg/data_out_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[169] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[24]
    SLICE_X170Y161       FDRE                                         r  layer0_reg/data_out_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X170Y161       FDRE                                         r  layer0_reg/data_out_reg[169]/C

Slack:                    inf
  Source:                 M0[16]
                            (input port)
  Destination:            layer0_reg/data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[16] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[3]
    SLICE_X167Y168       FDRE                                         r  layer0_reg/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X167Y168       FDRE                                         r  layer0_reg/data_out_reg[16]/C

Slack:                    inf
  Source:                 M0[209]
                            (input port)
  Destination:            layer0_reg/data_out_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[209] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[27]
    SLICE_X168Y173       FDRE                                         r  layer0_reg/data_out_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=138, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X168Y173       FDRE                                         r  layer0_reg/data_out_reg[209]/C





