{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549372452852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549372452867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 05 08:14:12 2019 " "Processing started: Tue Feb 05 08:14:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549372452867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372452867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EAB -c EAB " "Command: quartus_map --read_settings_files=on --write_settings_files=off EAB -c EAB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372452867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549372453649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1549372453649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eab.v 1 1 " "Found 1 design units, including 1 entities, in source file eab.v" { { "Info" "ISGN_ENTITY_NAME" "1 EAB " "Found entity 1: EAB" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549372484714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EAB " "Elaborating entity \"EAB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549372484792 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_input_1 EAB.v(28) " "Verilog HDL Always Construct warning at EAB.v(28): inferring latch(es) for variable \"adder_input_1\", which holds its previous value in one or more paths through the always construct" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549372484792 "|EAB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_2_input EAB.v(40) " "Verilog HDL Always Construct warning at EAB.v(40): inferring latch(es) for variable \"mux_2_input\", which holds its previous value in one or more paths through the always construct" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[0\] EAB.v(42) " "Inferred latch for \"mux_2_input\[0\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[1\] EAB.v(42) " "Inferred latch for \"mux_2_input\[1\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[2\] EAB.v(42) " "Inferred latch for \"mux_2_input\[2\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[3\] EAB.v(42) " "Inferred latch for \"mux_2_input\[3\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[4\] EAB.v(42) " "Inferred latch for \"mux_2_input\[4\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[5\] EAB.v(42) " "Inferred latch for \"mux_2_input\[5\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[6\] EAB.v(42) " "Inferred latch for \"mux_2_input\[6\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[7\] EAB.v(42) " "Inferred latch for \"mux_2_input\[7\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[8\] EAB.v(42) " "Inferred latch for \"mux_2_input\[8\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[9\] EAB.v(42) " "Inferred latch for \"mux_2_input\[9\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[10\] EAB.v(42) " "Inferred latch for \"mux_2_input\[10\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[11\] EAB.v(42) " "Inferred latch for \"mux_2_input\[11\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[12\] EAB.v(42) " "Inferred latch for \"mux_2_input\[12\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[13\] EAB.v(42) " "Inferred latch for \"mux_2_input\[13\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[14\] EAB.v(42) " "Inferred latch for \"mux_2_input\[14\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[15\] EAB.v(42) " "Inferred latch for \"mux_2_input\[15\]\" at EAB.v(42)" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372484807 "|EAB"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mux_2_input\[8\] mux_2_input\[6\] " "Duplicate LATCH primitive \"mux_2_input\[8\]\" merged with LATCH primitive \"mux_2_input\[6\]\"" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549372485448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mux_2_input\[7\] mux_2_input\[6\] " "Duplicate LATCH primitive \"mux_2_input\[7\]\" merged with LATCH primitive \"mux_2_input\[6\]\"" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549372485448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mux_2_input\[10\] mux_2_input\[9\] " "Duplicate LATCH primitive \"mux_2_input\[10\]\" merged with LATCH primitive \"mux_2_input\[9\]\"" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549372485448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mux_2_input\[12\] mux_2_input\[11\] " "Duplicate LATCH primitive \"mux_2_input\[12\]\" merged with LATCH primitive \"mux_2_input\[11\]\"" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549372485448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mux_2_input\[13\] mux_2_input\[11\] " "Duplicate LATCH primitive \"mux_2_input\[13\]\" merged with LATCH primitive \"mux_2_input\[11\]\"" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549372485448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mux_2_input\[14\] mux_2_input\[11\] " "Duplicate LATCH primitive \"mux_2_input\[14\]\" merged with LATCH primitive \"mux_2_input\[11\]\"" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549372485448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mux_2_input\[15\] mux_2_input\[11\] " "Duplicate LATCH primitive \"mux_2_input\[15\]\" merged with LATCH primitive \"mux_2_input\[11\]\"" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549372485448 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1549372485448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_2_input\[6\] " "Latch mux_2_input\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selEAB2\[0\] " "Ports D and ENA on the latch are fed by the same signal selEAB2\[0\]" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549372485448 ""}  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549372485448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_2_input\[9\] " "Latch mux_2_input\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selEAB2\[0\] " "Ports D and ENA on the latch are fed by the same signal selEAB2\[0\]" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549372485448 ""}  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549372485448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_2_input\[11\] " "Latch mux_2_input\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selEAB2\[0\] " "Ports D and ENA on the latch are fed by the same signal selEAB2\[0\]" {  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549372485448 ""}  } { { "EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549372485448 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549372485573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549372486246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549372486246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549372486651 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549372486651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549372486651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549372486651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549372486700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 05 08:14:46 2019 " "Processing ended: Tue Feb 05 08:14:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549372486700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549372486700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549372486700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549372486700 ""}
