# Projetos-VHDL

Half_adder:
![image](https://user-images.githubusercontent.com/59696629/91662520-63a79d80-eab9-11ea-83fa-7f1772f5a738.png)
