// Seed: 1773986714
module module_0;
  assign id_1 = -1'b0;
  assign id_2 = id_2;
  id_3(
      id_4
  );
  assign id_1 = 1;
  id_5(
      .id_0(id_1 ? 1 : -1),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(-1),
      .id_4(id_4),
      .id_5(-1),
      .id_6(~1 - -1),
      .id_7(-1'b0),
      .id_8(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = -1;
  id_25 :
  assert property (@(-1) id_13) id_16.id_16 <= 1;
  parameter id_26 = -1;
  parameter id_27 = id_1;
  module_0 modCall_1 ();
endmodule
