/*
 * Copyright 2016-2023 Unisoc (Shanghai) Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

#ifndef __DT_BINDINGS_SPRD_UIS8520_REGS_H
#define __DT_BINDINGS_SPRD_UIS8520_REGS_H

#define REG_AON_APB_APB_EB0                                                         0x0000
#define REG_AON_APB_APB_EB1                                                         0x0004
#define REG_AON_APB_APB_EB2                                                         0x0008
#define REG_AON_APB_APB_RST0                                                        0x000C
#define REG_AON_APB_APB_RST1                                                        0x0010
#define REG_AON_APB_APB_RST2                                                        0x0014
#define REG_AON_APB_APB_RTC_EB0                                                     0x0018
#define REG_AON_APB_PWR_CTRL                                                        0x0024
#define REG_AON_APB_TS_CFG                                                          0x0028
#define REG_AON_APB_BOOT_MODE                                                       0x002C
#define REG_AON_APB_CP_ARM_JTAG_CTRL                                                0x0034
#define REG_AON_APB_DCXO_LC_REG0                                                    0x003C
#define REG_AON_APB_DCXO_LC_REG1                                                    0x0040
#define REG_AON_APB_PCIE_MODE_SEL                                                   0x0050
#define REG_AON_APB_AUDCP_BOOT_PROT                                                 0x0078
#define REG_AON_APB_TO_PHY_SOFT_RST                                                 0x007C
#define REG_AON_APB_DAP_DJTAG_SEL                                                   0x0084
#define REG_AON_APB_USER_RSV_FLAG1                                                  0x0088
#define REG_AON_APB_SP_SYS_SOFT_RST                                                 0x0090
#define REG_AON_APB_CLK_AON_APB_DFS_CTRL                                            0x0094
#define REG_AON_APB_AUTO_GATE_CTRL0                                                 0x00D0
#define REG_AON_APB_AUTO_GATE_CTRL1                                                 0x00D4
#define REG_AON_APB_USB_BRIDGE_DEBUG_W                                              0x00D8
#define REG_AON_APB_USB_BRIDGE_DEBUG_R                                              0x00DC
#define REG_AON_APB_PLATFORM_ID_L                                                   0x00E0
#define REG_AON_APB_PLATFORM_ID_H                                                   0x00E4
#define REG_AON_APB_PROJECT_ID_L                                                    0x00E8
#define REG_AON_APB_PROJECT_ID_H                                                    0x00EC
#define REG_AON_APB_DERIVED_ID                                                      0x00F0
#define REG_AON_APB_MANUFACTURE_ID                                                  0x00F4
#define REG_AON_APB_IMPLEMENTATION_ID                                               0x00F8
#define REG_AON_APB_AUTO_GATE_CTRL3                                                 0x0118
#define REG_AON_APB_APCPU_CTRL0                                                     0x011C
#define REG_AON_APB_CH_CFG_BUS                                                      0x0124
#define REG_AON_APB_SP_CFG_BUS                                                      0x0128
#define REG_AON_APB_APB_RST3                                                        0x0130
#define REG_AON_APB_RC100M_CFG                                                      0x0134
#define REG_AON_APB_CGM_REG1                                                        0x0138
#define REG_AON_APB_CGM_CLK_TOP_REG1                                                0x013C
#define REG_AON_APB_AUDCP_DSP_CTRL0                                                 0x0140
#define REG_AON_APB_AUDCP_DSP_CTRL1                                                 0x0144
#define REG_AON_APB_AUDCP_CTRL                                                      0x014C
#define REG_AON_APB_ETH_DLY_SEL                                                     0x0150
#define REG_AON_APB_PSCP_AON_EB                                                     0x0170
#define REG_AON_APB_PSCP_SOFT_RST                                                   0x0174
#define REG_AON_APB_PSCP_CTRL                                                       0x0178
#define REG_AON_APB_AON_SOC_USB_CTRL                                                0x0190
#define REG_AON_APB_SOFT_RST_AON_ADD1                                               0x01A0
#define REG_AON_APB_EB_AON_ADD1                                                     0x01B0
#define REG_AON_APB_DBG_DJTAG_CTRL                                                  0x01C0
#define REG_AON_APB_PAD_DBG_BUS_DATA_A                                              0x01F0
#define REG_AON_APB_PAD_DBG_BUS_DATA_B                                              0x01F4
#define REG_AON_APB_PAD_DBG_BUS_DATA_OUT                                            0x01F8
#define REG_AON_APB_MBIST_EFUSE_CTRL                                                0x01FC
#define REG_AON_APB_OTG_PHY_TEST                                                    0x0204
#define REG_AON_APB_OTG_PHY_CTRL                                                    0x0208
#define REG_AON_APB_OVERHEAT_CTRL                                                   0x022C
#define REG_AON_APB_PSCP_SIM1_TOP_CTRL                                              0x0230
#define REG_AON_APB_PSCP_SIM2_TOP_CTRL                                              0x0234
#define REG_AON_APB_AUX0_CTRL                                                       0x0240
#define REG_AON_APB_AUX1_CTRL                                                       0x0244
#define REG_AON_APB_AUX2_CTRL                                                       0x0248
#define REG_AON_APB_PROBE_CTRL                                                      0x024C
#define REG_AON_APB_AON_MISC_CTRL_REG                                               0x0250
#define REG_AON_APB_PWM_TIMER_CFG                                                   0x0258
#define REG_AON_APB_SYS_ACC_TS_EN                                                   0x025C
#define REG_AON_APB_AUX4_CTRL                                                       0x0260
#define REG_AON_APB_AUX5_CTRL                                                       0x0264
#define REG_AON_APB_AUX6_CTRL                                                       0x0268
#define REG_AON_APB_APCPU_MONITOR_STATUS                                            0x0280
#define REG_AON_APB_APCPU_EARLY_WAKEUP_CTRL                                         0x0284
#define REG_AON_APB_APCPU_CLUSTER_ATB_LPC_CTRL                                      0x028C
#define REG_AON_APB_APCPU_CLUSTER_APB_LPC_CTRL                                      0x0290
#define REG_AON_APB_APCPU_CLUSTER_GIC_LPC_CTRL                                      0x0294
#define REG_AON_APB_APCPU_GIC600_GIC_LPC_CTRL                                       0x0298
#define REG_AON_APB_APCPU_DBG_BLK_LPC_CTRL                                          0x029C
#define REG_AON_APB_APCPU_TOP_MTX_LPC_CTRL                                          0x0300
#define REG_AON_APB_APCPU_TOP_MTX_LPC_PU_NUM_CTRL                                   0x0304
#define REG_AON_APB_APCPU_MTX_LP_NUM_S0S1                                           0x0308
#define REG_AON_APB_APCPU_MTX_LP_NUM_S2S3                                           0x030C
#define REG_AON_APB_APCPU_MTX_LP_NUM_M1M2                                           0x0310
#define REG_AON_APB_APCPU_MTX_LP_NUM_M3M4                                           0x0314
#define REG_AON_APB_APCPU_AON_AB_LPC_CTRL                                           0x0318
#define REG_AON_APB_APCPU_CLUSTER_SCU_LPC_CTRL                                      0x0320
#define REG_AON_APB_APCPU_DDR_AB_LPC_CTRL                                           0x0324
#define REG_AON_APB_APCPU_QOS_CTRL                                                  0x0328
#define REG_AON_APB_MPLL_LIT_CTRL                                                   0x032C
#define REG_AON_APB_MPLL_SCU_CTRL                                                   0x0338
#define REG_AON_APB_APCPU_URGENCY_CTRL                                              0x033C
#define REG_AON_APB_DPLL_CTRL                                                       0x0340
#define REG_AON_APB_PUB_CLK_GATING_CTRL                                             0x0344
#define REG_AON_APB_MIPI_CSI_POWER_CTRL                                             0x0350
#define REG_AON_APB_AON_MTX_M12_LPC_CTRL                                            0x0364
#define REG_AON_APB_AON_MTX_MAIN_LPC_CTRL                                           0x0368
#define REG_AON_APB_AON_MTX_M0_LPC_CTRL                                             0x036C
#define REG_AON_APB_AON_MTX_M1_LPC_CTRL                                             0x0370
#define REG_AON_APB_AON_MTX_M2_LPC_CTRL                                             0x0374
#define REG_AON_APB_AON_MTX_M3_LPC_CTRL                                             0x0378
#define REG_AON_APB_AON_MTX_M4_LPC_CTRL                                             0x037C
#define REG_AON_APB_AON_MTX_M5_LPC_CTRL                                             0x0380
#define REG_AON_APB_AON_MTX_M6_LPC_CTRL                                             0x0384
#define REG_AON_APB_AON_MTX_M7_LPC_CTRL                                             0x0388
#define REG_AON_APB_AON_MTX_M8_LPC_CTRL                                             0x038C
#define REG_AON_APB_AON_MTX_M9_LPC_CTRL                                             0x0390
#define REG_AON_APB_AON_MTX_M10_LPC_CTRL                                            0x0394
#define REG_AON_APB_AON_MTX_M11_LPC_CTRL                                            0x0398
#define REG_AON_APB_AON_MTX_S0_LPC_CTRL                                             0x039C
#define REG_AON_APB_AON_MTX_S1_LPC_CTRL                                             0x03A0
#define REG_AON_APB_AON_MTX_S2_LPC_CTRL                                             0x03A4
#define REG_AON_APB_AON_MTX_S3_LPC_CTRL                                             0x03A8
#define REG_AON_APB_AON_MTX_S4_LPC_CTRL                                             0x03AC
#define REG_AON_APB_AON_MTX_S5_LPC_CTRL                                             0x03B0
#define REG_AON_APB_AON_MTX_S6_LPC_CTRL                                             0x03B4
#define REG_AON_APB_AON_MTX_S7_LPC_CTRL                                             0x03B8
#define REG_AON_APB_AON_MTX_S8_LPC_CTRL                                             0x03BC
#define REG_AON_APB_AON_MTX_S9_LPC_CTRL                                             0x03C0
#define REG_AON_APB_AON_MTX_S10_LPC_CTRL                                            0x03C4
#define REG_AON_APB_AON_MTX_S11_LPC_CTRL                                            0x03C8
#define REG_AON_APB_AON_MTX_S12_LPC_CTRL                                            0x03CC
#define REG_AON_APB_AON_MTX_S14_LPC_CTRL                                            0x03D4
#define REG_AON_APB_AON_MTX_S16_LPC_CTRL                                            0x03DC
#define REG_AON_APB_AON_MTX_S17_LPC_CTRL                                            0x03E0
#define REG_AON_APB_AUDCP2EMC_ASYNC_BRG_LPC_CTRL                                    0x03E4
#define REG_AON_APB_AUDCP2TS_ASYNC_BRG_LPC_CTRL                                     0x03E8
#define REG_AON_APB_AP2EMC_ASYNC_BRG_LPC_CTRL                                       0x03EC
#define REG_AON_APB_APCPU2EMC_ASYNC_BRG_LPC_CTRL                                    0x03F0
#define REG_AON_APB_AP2TS_ASYNC_BRG_LPC_CTRL                                        0x03F4
#define REG_AON_APB_APCPU2TS_ASYNC_BRG_LPC_CTRL                                     0x03F8
#define REG_AON_APB_IPA2TS_ASYNC_BRG_LPC_CTRL                                       0x03FC
#define REG_AON_APB_IPA2EMC_ASYNC_BRG_LPC_CTRL                                      0x0404
#define REG_AON_APB_TS2EMC_ASYNC_BRG_LPC_CTRL                                       0x0408
#define REG_AON_APB_PCIE2TS_ASYNC_BRG_LPC_CTRL                                      0x040C
#define REG_AON_APB_PCIE2EMC_ASYNC_BRG_LPC_CTRL                                     0x0410
#define REG_AON_APB_PHYCP2EMC_ASYNC_BRG_LPC_CTRL                                    0x0414
#define REG_AON_APB_PHYCP_ACC2EMC_ASYNC_BRG_LPC_CTRL                                0x0418
#define REG_AON_APB_PSCP2EMC_ASYNC_BRG_LPC_CTRL                                     0x041C
#define REG_AON_APB_PSCP_ACC2EMC_ASYNC_BRG_LPC_CTRL                                 0x0420
#define REG_AON_APB_AON2TS_ASYNC_BRG_LPC_CTRL                                       0x0424
#define REG_AON_APB_AON2EMC_ASYNC_BRG_LPC_CTRL                                      0x0428
#define REG_AON_APB_AON2TS_CFG_ASYNC_BRG_LPC_CTRL                                   0x042C
#define REG_AON_APB_AON2AP_ASYNC_BRG_LPC_CTRL                                       0x0430
#define REG_AON_APB_AON2XGE_ASYNC_BRG_LPC_CTRL                                      0x0434
#define REG_AON_APB_AON2IPA_ASYNC_BRG_LPC_CTRL                                      0x0438
#define REG_AON_APB_AON2PCIE1_ASYNC_BRG_LPC_CTRL                                    0x043C
#define REG_AON_APB_AON2PCIE_ASYNC_BRG_LPC_CTRL                                     0x0440
#define REG_AON_APB_DBG2TS_ASYNC_BRG_LPC_CTRL                                       0x0444
#define REG_AON_APB_AON2AUD_ASYNC_BRG_LPC_CTRL                                      0x0448
#define REG_AON_APB_AON2PUB_ASYNC_BRG_LPC_CTRL                                      0x0450
#define REG_AON_APB_IPA2PCIE_ASYNC_BRG_LPC_CTRL                                     0x0454
#define REG_AON_APB_IPA2PCIE1_ASYNC_BRG_LPC_CTRL                                    0x0458
#define REG_AON_APB_USB2AON_ASYNC_BRG_LPC_CTRL                                      0x046C
#define REG_AON_APB_PHYCP2TS_ASYNC_BRG_LPC_CTRL                                     0x0470
#define REG_AON_APB_PHYCP_ACC2TS_ASYNC_BRG_LPC_CTRL                                 0x0474
#define REG_AON_APB_PHYCP_DBUF2TS_ASYNC_BRG_LPC_CTRL                                0x0478
#define REG_AON_APB_PHYCP_DBUF2EMC_ASYNC_BRG_LPC_CTRL                               0x047C
#define REG_AON_APB_PSCP2TS_ASYNC_BRG_LPC_CTRL                                      0x0480
#define REG_AON_APB_PSCP_ACC2TS_ASYNC_BRG_LPC_CTRL                                  0x0484
#define REG_AON_APB_IPA2ETH_ASYNC_BRG_LPC_CTRL                                      0x0488
#define REG_AON_APB_ETH2TS_ASYNC_BRG_LPC_CTRL                                       0x048C
#define REG_AON_APB_ETH2EMC_ASYNC_BRG_LPC_CTRL                                      0x0490
#define REG_AON_APB_ETH2IPA_ASYNC_BRG_LPC_CTRL                                      0x0494
#define REG_AON_APB_AP2EMC_1TO2_M0_LPC_CTRL                                         0x0498
#define REG_AON_APB_AP2EMC_1TO2_S0_LPC_CTRL                                         0x049C
#define REG_AON_APB_AP2EMC_1TO2_S1_LPC_CTRL                                         0x04A0
#define REG_AON_APB_APCPU2EMC_1TO2_M0_LPC_CTRL                                      0x04A4
#define REG_AON_APB_APCPU2EMC_1TO2_S0_LPC_CTRL                                      0x04A8
#define REG_AON_APB_APCPU2EMC_1TO2_S1_LPC_CTRL                                      0x04AC
#define REG_AON_APB_AUDCP2EMC_1TO2_M0_LPC_CTRL                                      0x04B0
#define REG_AON_APB_AUDCP2EMC_1TO2_S0_LPC_CTRL                                      0x04B4
#define REG_AON_APB_AUDCP2EMC_1TO2_S1_LPC_CTRL                                      0x04B8
#define REG_AON_APB_PSCP2EMC_1TO2_M0_LPC_CTRL                                       0x04BC
#define REG_AON_APB_PSCP2EMC_1TO2_S0_LPC_CTRL                                       0x04C0
#define REG_AON_APB_PSCP2EMC_1TO2_S1_LPC_CTRL                                       0x04C4
#define REG_AON_APB_PSCP_ACC2EMC_1TO2_M0_LPC_CTRL                                   0x04C8
#define REG_AON_APB_PSCP_ACC2EMC_1TO2_S0_LPC_CTRL                                   0x04CC
#define REG_AON_APB_PSCP_ACC2EMC_1TO2_S1_LPC_CTRL                                   0x04D0
#define REG_AON_APB_PHYCP2EMC_1TO2_M0_LPC_CTRL                                      0x04D4
#define REG_AON_APB_PHYCP2EMC_1TO2_S0_LPC_CTRL                                      0x04D8
#define REG_AON_APB_PHYCP2EMC_1TO2_S1_LPC_CTRL                                      0x04DC
#define REG_AON_APB_PHYCP_ACC2EMC_1TO2_M0_LPC_CTRL                                  0x04E0
#define REG_AON_APB_PHYCP_ACC2EMC_1TO2_S0_LPC_CTRL                                  0x04E4
#define REG_AON_APB_PHYCP_ACC2EMC_1TO2_S1_LPC_CTRL                                  0x04E8
#define REG_AON_APB_PHYCP_DBUF2EMC_1TO2_M0_LPC_CTRL                                 0x04EC
#define REG_AON_APB_PHYCP_DBUF2EMC_1TO2_S0_LPC_CTRL                                 0x04F0
#define REG_AON_APB_PHYCP_DBUF2EMC_1TO2_S1_LPC_CTRL                                 0x04F4
#define REG_AON_APB_ETH2EMC_1TO2_M0_LPC_CTRL                                        0x04F8
#define REG_AON_APB_ETH2EMC_1TO2_S0_LPC_CTRL                                        0x04FC
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL0                                          0x0500
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL1                                          0x0504
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL2                                          0x0508
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL3                                          0x050C
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL4                                          0x0510
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL5                                          0x0514
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL6                                          0x0518
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL7                                          0x051C
#define REG_AON_APB_SDIO0_CTRL_REG                                                  0x0520
#define REG_AON_APB_SDIO1_CTRL_REG                                                  0x0524
#define REG_AON_APB_EMMC_CTRL_REG                                                   0x052C
#define REG_AON_APB_ETH2EMC_1TO2_S1_LPC_CTRL                                        0x0530
#define REG_AON_APB_IPA2EMC_1TO2_M0_LPC_CTRL                                        0x0534
#define REG_AON_APB_IPA2EMC_1TO2_S0_LPC_CTRL                                        0x0538
#define REG_AON_APB_IPA2EMC_1TO2_S1_LPC_CTRL                                        0x053C
#define REG_AON_APB_PCIE2EMC_2TO2_M0_LPC_CTRL                                       0x0540
#define REG_AON_APB_PCIE2EMC_2TO2_M1_LPC_CTRL                                       0x0544
#define REG_AON_APB_PCIE2EMC_2TO2_S0_LPC_CTRL                                       0x0548
#define REG_AON_APB_PCIE2EMC_2TO2_S1_LPC_CTRL                                       0x054C
#define REG_AON_APB_PCIE2EMC_2TO2_MAIN_LPC_CTRL                                     0x0550
#define REG_AON_APB_SIM_DETECT_DBNC_SEL                                             0x0A20
#define REG_AON_APB_WDG_RST_FLAG                                                    0x0A24
#define REG_AON_APB_BOND_OPT0                                                       0x0A3C
#define REG_AON_APB_DEVICE_LIFE_CYCLE                                               0x0A40
#define REG_AON_APB_RES_REG0                                                        0x0A44
#define REG_AON_APB_RES_REG1                                                        0x0A48
#define REG_AON_APB_ANA_INT_POL_SEL                                                 0x0A4C
#define REG_AON_APB_PLL_LOCK_OUT_SEL                                                0x0A64
#define REG_AON_APB_TSN_EN                                                          0x0A70
#define REG_AON_APB_IPA_ETH_PG_RESET                                                0x0A74
#define REG_AON_APB_LEAKAGE_MAGIC_WORD                                              0x0B00
#define REG_AON_APB_LEAKAGE_SWITCH                                                  0x0B04
#define REG_AON_APB_FUNC_TEST_BOOT_ADDR                                             0x0B10
#define REG_AON_APB_CGM_RESCUE                                                      0x0B14
#define REG_AON_APB_ANALOG_PD_STATUS0                                               0x0B30
#define REG_AON_APB_ANALOG_PD_STATUS1                                               0x0B34
#define REG_AON_APB_ETH_PHY_STATE                                                   0x0B38
#define REG_AON_APB_SP_WAKEUP_MASK_EN0                                              0x0B88
#define REG_AON_APB_SP_WAKEUP_MASK_EN1                                              0x0B8C
#define REG_AON_APB_SP_WAKEUP_MASK_EN2                                              0x0B90
#define REG_AON_APB_SP_WAKEUP_MASK_EN3                                              0x0B94
#define REG_AON_APB_SDIO_EMMC_POWER_STATUS                                          0x0B9C
#define REG_AON_APB_SDIO_EMMC_POWER_STATUS_1                                        0x0BA0
#define REG_AON_APB_SCC_DBG_BUS                                                     0x0C00
#define REG_AON_APB_RFSPI_CTRL                                                      0x0C10
#define REG_AON_APB_PHYCP_FUNC_CTRL                                                 0x0C18
#define REG_AON_APB_CLK_STABLE_TIME                                                 0x0C20
#define REG_AON_APB_RPLL_CTRL_REG0                                                  0x0C34
#define REG_AON_APB_RPLL_CTRL_REG1                                                  0x0C38
#define REG_AON_APB_RPLL_CTRL_REG2                                                  0x0C3C
#define REG_AON_APB_RPLL_CTRL_REG3                                                  0x0C40
#define REG_AON_APB_RPLL_CTRL_ARRAY_SEL                                             0x0C48
#define REG_AON_APB_PSCP_CP_TW_CTRL                                                 0x0C50
#define REG_AON_APB_PSCP_BOOT_VECTOR                                                0x0C54
#define REG_AON_APB_AON_APB_CGM_GATE_AUTO_SEL0                                      0x0C60
#define REG_AON_APB_AON_APB_CGM_GATE_AUTO_SEL1                                      0x0C64
#define REG_AON_APB_AON_APB_CGM_GATE_AUTO_SEL2                                      0x0C68
#define REG_AON_APB_AON_APB_CGM_GATE_AUTO_SEL3                                      0x0C6C
#define REG_AON_APB_AON_APB_CGM_GATE_FORCE_EN0                                      0x0C70
#define REG_AON_APB_AON_APB_CGM_GATE_FORCE_EN1                                      0x0C74
#define REG_AON_APB_AON_APB_CGM_GATE_FORCE_EN2                                      0x0C78
#define REG_AON_APB_AON_APB_CGM_GATE_FORCE_EN3                                      0x0C7C
#define REG_AON_APB_GLB_BUS_CGM_GATE_AUTO_SEL                                       0x0C80
#define REG_AON_APB_GLB_BUS_CGM_GATE_FORCE_EN                                       0x0C84
#define REG_AON_APB_RC6M_CFG0                                                       0x0C88
#define REG_AON_APB_RC6M_CFG1                                                       0x0C8C
#define REG_AON_APB_RC60M_CFG0                                                      0x0C90
#define REG_AON_APB_RC60M_CFG1                                                      0x0C94
#define REG_AON_APB_URGENCY_REG                                                     0x0C9C
#define REG_AON_APB_AQOS_REG                                                        0x0CA0
#define REG_AON_APB_RC100M_CFG1                                                     0x0CA8
#define REG_AON_APB_RFSPI_MODE_SLECT                                                0x0CAC
#define REG_AON_APB_PHY_CR8_REG                                                     0x0CB0
#define REG_AON_APB_FORCE_DIVN_ON                                                   0x0CB4
#define REG_AON_APB_PHY_CP_TW_REG                                                   0x0CC0
#define REG_AON_APB_PHY_CP_ROBU_CLK_CTRL                                            0x0CC4
#define REG_AON_APB_PS_CP_ROBU_CLK_CTRL                                             0x0CC8
#define REG_AON_APB_NIC400_DDR_TS_BUSMON                                            0x0CCC
#define REG_AON_APB_PHYCP_CGM_XO_EB                                                 0x0CD0
#define REG_AON_APB_IPA_PCIE_ETH_ACCESS_CFG                                         0x0CD8
#define REG_AON_APB_DMA_AP_UART_ACK_SEL                                             0x0CDC
#define REG_AON_APB_AON_TMR_RST                                                     0x0CE0
#define REG_AON_APB_BUSMON_EB_AON_MAIN_MTX                                          0x0CF0
#define REG_AON_APB_USB31PLL_CTRL_MISC                                              0x0CFC
#define REG_AON_APB_RFFE_MUX_PHYCP_AON_SDA_O_REG                                    0x0D00
#define REG_AON_APB_RFFE_MUX_PHYCP_AON_SDA_I_REG                                    0x0D04
#define REG_AON_APB_LVDS_PHY_EN                                                     0x0D0C
#define REG_AON_APB_USB31_CTRL                                                      0x0D10
#define REG_AON_APB_USB31DPCOMBPHY_CTRL                                             0x0D14
#define REG_AON_APB_AXI_LP_CTRL_DISABLE                                             0x0D1C
#define REG_AON_APB_AUX3_CTRL                                                       0x0D20
#define REG_AON_APB_ACCESS_EN_REG                                                   0x0D28
#define REG_AON_APB_CDMA_INT_REQ_ENABLE                                             0x0D30
#define REG_AON_APB_PUB_CFG_EARLY_RESP_CTRL                                         0x0D3C
#define REG_AON_APB_RFFE_MUX_PHYCP_AON_SCK_REG                                      0x0D40
#define REG_AON_APB_GLB_BUS_CGM_GATE_AUTO_SEL1                                      0x0D44
#define REG_AON_APB_GLB_BUS_CGM_GATE_FORCE_EN1                                      0x0D48
#define REG_AON_APB_SWJ_USB_UART_SEL                                                0x0D50
#define REG_AON_APB_RESERVE_H                                                       0x0FE8
#define REG_AON_APB_RESERVE_L                                                       0x0FEC
#define REG_AON_CLK_CGM_AON_APB_DIV_CFG                                             0x0024
#define REG_AON_CLK_CGM_AON_APB_SEL_CFG                                             0x0028
#define REG_AON_CLK_CGM_ADI_SEL_CFG                                                 0x0034
#define REG_AON_CLK_CGM_PWM_TIMER_SEL_CFG                                           0x0040
#define REG_AON_CLK_CGM_EFUSE_SEL_CFG                                               0x004C
#define REG_AON_CLK_CGM_UART0_SEL_CFG                                               0x0058
#define REG_AON_CLK_CGM_UART1_SEL_CFG                                               0x0064
#define REG_AON_CLK_CGM_AP_UART_SEL_CFG                                             0x0070
#define REG_AON_CLK_CGM_THM0_SEL_CFG                                                0x00A0
#define REG_AON_CLK_CGM_THM1_SEL_CFG                                                0x00AC
#define REG_AON_CLK_CGM_SP_I3C0_SEL_CFG                                             0x00B8
#define REG_AON_CLK_CGM_SP_I3C1_SEL_CFG                                             0x00C4
#define REG_AON_CLK_CGM_SP_I2C0_SLV_SEL_CFG                                         0x00D0
#define REG_AON_CLK_CGM_SP_I2C1_SLV_SEL_CFG                                         0x00DC
#define REG_AON_CLK_CGM_SP_I2C0_DIV_CFG                                             0x00E4
#define REG_AON_CLK_CGM_SP_I2C0_SEL_CFG                                             0x00E8
#define REG_AON_CLK_CGM_SP_I2C1_DIV_CFG                                             0x00F0
#define REG_AON_CLK_CGM_SP_I2C1_SEL_CFG                                             0x00F4
#define REG_AON_CLK_CGM_SP_SPI0_DIV_CFG                                             0x00FC
#define REG_AON_CLK_CGM_SP_SPI0_SEL_CFG                                             0x0100
#define REG_AON_CLK_CGM_SP_SPI1_DIV_CFG                                             0x0108
#define REG_AON_CLK_CGM_SP_SPI1_SEL_CFG                                             0x010C
#define REG_AON_CLK_CGM_SCC_SEL_CFG                                                 0x0118
#define REG_AON_CLK_CGM_APCPU_DAP_SEL_CFG                                           0x0124
#define REG_AON_CLK_CGM_APCPU_TS_SEL_CFG                                            0x0130
#define REG_AON_CLK_CGM_DEBUG_TS_SEL_CFG                                            0x013C
#define REG_AON_CLK_CGM_RFFE_SEL_CFG                                                0x0148
#define REG_AON_CLK_CGM_PRI_SBI_SEL_CFG                                             0x0154
#define REG_AON_CLK_CGM_XO_SEL_CFG                                                  0x0160
#define REG_AON_CLK_CGM_RFTI_LTH_SEL_CFG                                            0x016C
#define REG_AON_CLK_CGM_AFC_LTH_SEL_CFG                                             0x0178
#define REG_AON_CLK_CGM_RCO100M_FDK_DIV_CFG                                         0x018C
#define REG_AON_CLK_CGM_DJTAG_TCK_SEL_CFG                                           0x019C
#define REG_AON_CLK_CGM_SP_AHB_DIV_CFG                                              0x01A4
#define REG_AON_CLK_CGM_SP_AHB_SEL_CFG                                              0x01A8
#define REG_AON_CLK_CGM_TMR_SEL_CFG                                                 0x01B4
#define REG_AON_CLK_CGM_PMU_SEL_CFG                                                 0x01CC
#define REG_AON_CLK_CGM_DEBOUNCE_SEL_CFG                                            0x01D8
#define REG_AON_CLK_CGM_APCPU_PMU_SEL_CFG                                           0x01E4
#define REG_AON_CLK_CGM_TOP_DVFS_SEL_CFG                                            0x01F0
#define REG_AON_CLK_CGM_PMU_26M_SEL_CFG                                             0x01FC
#define REG_AON_CLK_CGM_TZPC_DIV_CFG                                                0x0204
#define REG_AON_CLK_CGM_TZPC_SEL_CFG                                                0x0208
#define REG_AON_CLK_CGM_OTG_REF_SEL_CFG                                             0x0220
#define REG_AON_CLK_CGM_CSSYS_DIV_CFG                                               0x0228
#define REG_AON_CLK_CGM_CSSYS_SEL_CFG                                               0x022C
#define REG_AON_CLK_CGM_CSSYS_APB_DIV_CFG                                           0x0234
#define REG_AON_CLK_CGM_SDIO0_2X_DIV_CFG                                            0x0240
#define REG_AON_CLK_CGM_SDIO0_2X_SEL_CFG                                            0x0244
#define REG_AON_CLK_CGM_SDIO0_1X_DIV_CFG                                            0x024C
#define REG_AON_CLK_CGM_SDIO2_2X_DIV_CFG                                            0x0258
#define REG_AON_CLK_CGM_SDIO2_2X_SEL_CFG                                            0x025C
#define REG_AON_CLK_CGM_SDIO2_1X_DIV_CFG                                            0x0264
#define REG_AON_CLK_CGM_SPI0_DIV_CFG                                                0x0270
#define REG_AON_CLK_CGM_SPI0_SEL_CFG                                                0x0274
#define REG_AON_CLK_CGM_SPI1_DIV_CFG                                                0x027C
#define REG_AON_CLK_CGM_SPI1_SEL_CFG                                                0x0280
#define REG_AON_CLK_CGM_SPI2_DIV_CFG                                                0x0288
#define REG_AON_CLK_CGM_SPI2_SEL_CFG                                                0x028C
#define REG_AON_CLK_CGM_SPI3_DIV_CFG                                                0x0294
#define REG_AON_CLK_CGM_SPI3_SEL_CFG                                                0x0298
#define REG_AON_CLK_CGM_SPI4_DIV_CFG                                                0x02A0
#define REG_AON_CLK_CGM_SPI4_SEL_CFG                                                0x02A4
#define REG_AON_CLK_CGM_SPI5_DIV_CFG                                                0x02AC
#define REG_AON_CLK_CGM_SPI5_SEL_CFG                                                0x02B0
#define REG_AON_CLK_CGM_SPI_PSCP_DIV_CFG                                            0x02B8
#define REG_AON_CLK_CGM_SPI_PSCP_SEL_CFG                                            0x02BC
#define REG_AON_CLK_CGM_ANALOG_IO_APB_DIV_CFG                                       0x02C4
#define REG_AON_CLK_CGM_ANALOG_IO_APB_SEL_CFG                                       0x02C8
#define REG_AON_CLK_CGM_DMC_REFR_SEL_CFG                                            0x02D4
#define REG_AON_CLK_CGM_USB_CFG_DIV_CFG                                             0x02DC
#define REG_AON_CLK_CGM_USB_CFG_SEL_CFG                                             0x02E0
#define REG_AON_CLK_CGM_AAPC_TEST_DIV_CFG                                           0x02E8
#define REG_AON_CLK_CGM_USB_SUSPEND_SEL_CFG                                         0x02F8
#define REG_AON_CLK_CGM_AP2EMC_DIV_CFG                                              0x030C
#define REG_AON_CLK_CGM_AP2EMC_SEL_CFG                                              0x0310
#define REG_AON_CLK_CGM_APCPU2EMC_DIV_CFG                                           0x0318
#define REG_AON_CLK_CGM_APCPU2EMC_SEL_CFG                                           0x031C
#define REG_AON_CLK_CGM_APCPU2TS_DIV_CFG                                            0x0324
#define REG_AON_CLK_CGM_APCPU2TS_SEL_CFG                                            0x0328
#define REG_AON_CLK_CGM_AUDCP2EMC_DIV_CFG                                           0x0330
#define REG_AON_CLK_CGM_AUDCP2EMC_SEL_CFG                                           0x0334
#define REG_AON_CLK_CGM_IPA2EMC_DIV_CFG                                             0x033C
#define REG_AON_CLK_CGM_IPA2EMC_SEL_CFG                                             0x0340
#define REG_AON_CLK_CGM_PCIE2EMC_DIV_CFG                                            0x0348
#define REG_AON_CLK_CGM_PCIE2EMC_SEL_CFG                                            0x034C
#define REG_AON_CLK_CGM_ETH2EMC_DIV_CFG                                             0x0354
#define REG_AON_CLK_CGM_ETH2EMC_SEL_CFG                                             0x0358
#define REG_AON_CLK_CGM_PHYCP2EMC_DIV_CFG                                           0x0360
#define REG_AON_CLK_CGM_PHYCP2EMC_SEL_CFG                                           0x0364
#define REG_AON_CLK_CGM_PHYCP2TS_DIV_CFG                                            0x036C
#define REG_AON_CLK_CGM_PHYCP2TS_SEL_CFG                                            0x0370
#define REG_AON_CLK_CGM_PHYCP_ACC2EMC_DIV_CFG                                       0x0378
#define REG_AON_CLK_CGM_PHYCP_ACC2EMC_SEL_CFG                                       0x037C
#define REG_AON_CLK_CGM_PHYCP_ACC2TS_DIV_CFG                                        0x0384
#define REG_AON_CLK_CGM_PHYCP_ACC2TS_SEL_CFG                                        0x0388
#define REG_AON_CLK_CGM_PHYCP_DBUF2EMC_DIV_CFG                                      0x0390
#define REG_AON_CLK_CGM_PHYCP_DBUF2EMC_SEL_CFG                                      0x0394
#define REG_AON_CLK_CGM_PHYCP_DBUF2TS_DIV_CFG                                       0x039C
#define REG_AON_CLK_CGM_PHYCP_DBUF2TS_SEL_CFG                                       0x03A0
#define REG_AON_CLK_CGM_PSCP2EMC_DIV_CFG                                            0x03A8
#define REG_AON_CLK_CGM_PSCP2EMC_SEL_CFG                                            0x03AC
#define REG_AON_CLK_CGM_PSCP2TS_DIV_CFG                                             0x03B4
#define REG_AON_CLK_CGM_PSCP2TS_SEL_CFG                                             0x03B8
#define REG_AON_CLK_CGM_PSCP_ACC2EMC_DIV_CFG                                        0x03C0
#define REG_AON_CLK_CGM_PSCP_ACC2EMC_SEL_CFG                                        0x03C4
#define REG_AON_CLK_CGM_TS2EMC_DIV_CFG                                              0x03CC
#define REG_AON_CLK_CGM_TS2EMC_SEL_CFG                                              0x03D0
#define REG_AON_CLK_CGM_IPA2PCIE0_SEL_CFG                                           0x03DC
#define REG_AON_CLK_CGM_IPA2PCIE1_SEL_CFG                                           0x03E8
#define REG_AON_CLK_CGM_IPA2ETH_SEL_CFG                                             0x03F4
#define REG_AON_CLK_CGM_DBG2TS_SEL_CFG                                              0x0400
#define REG_AON_CLK_CGM_RCO60M_FDK_DIV_CFG                                          0x0414
#define REG_AON_CLK_CGM_RCO6M_REF_DIV_CFG                                           0x0420
#define REG_AON_CLK_CGM_RCO6M_REF_SEL_CFG                                           0x0424
#define REG_AON_CLK_CGM_RCO6M_FDK_DIV_CFG                                           0x042C
#define REG_AON_CLK_CGM_RCO6M_CALI_SEL_CFG                                          0x043C
#define REG_AON_CLK_CGM_RCO60M_AUX_DIV_CFG                                          0x0444
#define REG_AON_CLK_CGM_AON_IIS_SEL_CFG                                             0x0454
#define REG_AON_CLK_CGM_BISR_26M_SEL_CFG                                            0x0460
#define REG_AON_CLK_CGM_RCO100M_AUX_DIV_CFG                                         0x0468
#define REG_AON_CLK_CGM_TSN_TIMER_SEL_CFG                                           0x0478
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG0                                       0x0488
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG1                                       0x048C
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG2                                       0x0490
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG3                                       0x0494
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG4                                       0x0498
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG5                                       0x049C
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG6                                       0x04A0
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG7                                       0x04A4
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG8                                       0x04A8
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG9                                       0x04AC
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG10                                      0x04B0
#define REG_AON_CLK_CGM_BUSY_SRC_MONITOR_CFG11                                      0x04B4
#define REG_AP_CLK_CGM_AP_APB_SEL_CFG                                               0x0028
#define REG_AP_CLK_CGM_AP_AXI_SEL_CFG                                               0x0034
#define REG_AP_CLK_CGM_NANDC_ECC_DIV_CFG                                            0x003C
#define REG_AP_CLK_CGM_NANDC_ECC_SEL_CFG                                            0x0040
#define REG_AP_CLK_CGM_UART0_DIV_CFG                                                0x0048
#define REG_AP_CLK_CGM_UART0_SEL_CFG                                                0x004C
#define REG_AP_CLK_CGM_UART1_DIV_CFG                                                0x0054
#define REG_AP_CLK_CGM_UART1_SEL_CFG                                                0x0058
#define REG_AP_CLK_CGM_UART2_DIV_CFG                                                0x0060
#define REG_AP_CLK_CGM_UART2_SEL_CFG                                                0x0064
#define REG_AP_CLK_CGM_UART3_DIV_CFG                                                0x006C
#define REG_AP_CLK_CGM_UART3_SEL_CFG                                                0x0070
#define REG_AP_CLK_CGM_UART4_DIV_CFG                                                0x0078
#define REG_AP_CLK_CGM_UART4_SEL_CFG                                                0x007C
#define REG_AP_CLK_CGM_UART5_DIV_CFG                                                0x0084
#define REG_AP_CLK_CGM_UART5_SEL_CFG                                                0x0088
#define REG_AP_CLK_CGM_UART6_DIV_CFG                                                0x0090
#define REG_AP_CLK_CGM_UART6_SEL_CFG                                                0x0094
#define REG_AP_CLK_CGM_UART7_DIV_CFG                                                0x009C
#define REG_AP_CLK_CGM_UART7_SEL_CFG                                                0x00A0
#define REG_AP_CLK_CGM_UART8_DIV_CFG                                                0x00A8
#define REG_AP_CLK_CGM_UART8_SEL_CFG                                                0x00AC
#define REG_AP_CLK_CGM_UART9_DIV_CFG                                                0x00B4
#define REG_AP_CLK_CGM_UART9_SEL_CFG                                                0x00B8
#define REG_AP_CLK_CGM_UART10_DIV_CFG                                               0x00C0
#define REG_AP_CLK_CGM_UART10_SEL_CFG                                               0x00C4
#define REG_AP_CLK_CGM_I2C0_DIV_CFG                                                 0x00CC
#define REG_AP_CLK_CGM_I2C0_SEL_CFG                                                 0x00D0
#define REG_AP_CLK_CGM_I2C1_DIV_CFG                                                 0x00D8
#define REG_AP_CLK_CGM_I2C1_SEL_CFG                                                 0x00DC
#define REG_AP_CLK_CGM_I2C2_DIV_CFG                                                 0x00E4
#define REG_AP_CLK_CGM_I2C2_SEL_CFG                                                 0x00E8
#define REG_AP_CLK_CGM_I2C3_DIV_CFG                                                 0x00F0
#define REG_AP_CLK_CGM_I2C3_SEL_CFG                                                 0x00F4
#define REG_AP_CLK_CGM_I2C4_DIV_CFG                                                 0x00FC
#define REG_AP_CLK_CGM_I2C4_SEL_CFG                                                 0x0100
#define REG_AP_CLK_CGM_I2C5_DIV_CFG                                                 0x0108
#define REG_AP_CLK_CGM_I2C5_SEL_CFG                                                 0x010C
#define REG_AP_CLK_CGM_I2C6_DIV_CFG                                                 0x0114
#define REG_AP_CLK_CGM_I2C6_SEL_CFG                                                 0x0118
#define REG_AP_CLK_CGM_I2C7_DIV_CFG                                                 0x0120
#define REG_AP_CLK_CGM_I2C7_SEL_CFG                                                 0x0124
#define REG_AP_CLK_CGM_I2C8_DIV_CFG                                                 0x012C
#define REG_AP_CLK_CGM_I2C8_SEL_CFG                                                 0x0130
#define REG_AP_CLK_CGM_I2C9_DIV_CFG                                                 0x0138
#define REG_AP_CLK_CGM_I2C9_SEL_CFG                                                 0x013C
#define REG_AP_CLK_CGM_I2C_SLV0_DIV_CFG                                             0x0144
#define REG_AP_CLK_CGM_I2C_SLV0_SEL_CFG                                             0x0148
#define REG_AP_CLK_CGM_I2C_SLV1_DIV_CFG                                             0x0150
#define REG_AP_CLK_CGM_I2C_SLV1_SEL_CFG                                             0x0154
#define REG_AP_CLK_CGM_IIS0_DIV_CFG                                                 0x015C
#define REG_AP_CLK_CGM_IIS0_SEL_CFG                                                 0x0160
#define REG_AP_CLK_CGM_IIS1_DIV_CFG                                                 0x0168
#define REG_AP_CLK_CGM_IIS1_SEL_CFG                                                 0x016C
#define REG_AP_CLK_CGM_IIS2_DIV_CFG                                                 0x0174
#define REG_AP_CLK_CGM_IIS2_SEL_CFG                                                 0x0178
#define REG_AP_CLK_CGM_CE_SEL_CFG                                                   0x0190
#define REG_AP_CLK_CGM_EMMC_2X_DIV_CFG                                              0x0198
#define REG_AP_CLK_CGM_EMMC_2X_SEL_CFG                                              0x019C
#define REG_AP_CLK_CGM_EMMC_1X_DIV_CFG                                              0x01A4
#define REG_AP_CLK_CGM_NANDC_2X_DIV_CFG                                             0x01B0
#define REG_AP_CLK_CGM_NANDC_2X_SEL_CFG                                             0x01B4
#define REG_AP_CLK_CGM_NANDC_1X_DIV_CFG                                             0x01BC
#define REG_AP_CLK_CGM_DISP_DIV_CFG                                                 0x01C8
#define REG_AP_CLK_CGM_DISP_SEL_CFG                                                 0x01CC
#define REG_AP_CLK_CGM_BUSY_SRC_MONITOR_CFG0                                        0x01D0
#define REG_AP_CLK_CGM_BUSY_SRC_MONITOR_CFG1                                        0x01D4
#define REG_AP_CLK_CGM_BUSY_SRC_MONITOR_CFG2                                        0x01D8
#define REG_AP_CLK_CGM_BUSY_SRC_MONITOR_CFG3                                        0x01DC
#define REG_AP_CLK_CGM_BUSY_SRC_MONITOR_CFG4                                        0x01E0
#define REG_CH_AHB_CFG_CLK_EB                                                       0x0000
#define REG_CH_AHB_SOFT_RST                                                         0x0004
#define REG_CH_AHB_DMA_CTRL                                                         0x0008
#define REG_CH_AHB_SLP_CTL                                                          0x000C
#define REG_CH_AHB_CH_CORE_CFG1                                                     0x0010
#define REG_CH_AHB_CH_CORE_SYSTICK_CFG                                              0x0014
#define REG_CH_AHB_CH_MAIN_STATOUT                                                  0x001C
#define REG_CH_AHB_CH_INT_STAT                                                      0x0024
#define REG_CH_AHB_WDG_ENABLE                                                       0x0028
#define REG_CH_AHB_CH_FPU_STATUS                                                    0x0034
#define REG_CH_AHB_AHB_MTX_CTL0                                                     0x0040
#define REG_CH_AHB_AHB_MTX_CTL1                                                     0x0044
#define REG_CH_AHB_AHB_MTX_CTL2                                                     0x0048
#define REG_CH_AHB_CH_AON_DDR_EXTEND                                                0x0060
#define REG_CH_AHB_SENSOR_TS0_CTRL                                                  0x0080
#define REG_CH_AHB_SENSOR_TS1_CTRL                                                  0x0084
#define REG_CH_AHB_SENSOR_TS2_CTRL                                                  0x0088
#define REG_CH_AHB_SENSOR_TS3_CTRL                                                  0x008C
#define REG_CH_AHB_SENSOR_TS0_GVALUE_LOW32                                          0x0090
#define REG_CH_AHB_SENSOR_TS0_GVALUE_HIGH32                                         0x0094
#define REG_CH_AHB_SENSOR_TS0_SYSFRT_LOW32                                          0x0098
#define REG_CH_AHB_SENSOR_TS0_SYSFRT_HIGH32                                         0x009C
#define REG_CH_AHB_SENSOR_TS0_SEL                                                   0x00A0
#define REG_CH_AHB_SENSOR_TS1_GVALUE_LOW32                                          0x00A4
#define REG_CH_AHB_SENSOR_TS1_GVALUE_HIGH32                                         0x00A8
#define REG_CH_AHB_SENSOR_TS1_SYSFRT_LOW32                                          0x00AC
#define REG_CH_AHB_SENSOR_TS1_SYSFRT_HIGH32                                         0x00B0
#define REG_CH_AHB_SENSOR_TS1_SEL                                                   0x00B4
#define REG_CH_AHB_SENSOR_TS2_GVALUE_LOW32                                          0x00B8
#define REG_CH_AHB_SENSOR_TS2_GVALUE_HIGH32                                         0x00BC
#define REG_CH_AHB_SENSOR_TS2_SYSFRT_LOW32                                          0x00C0
#define REG_CH_AHB_SENSOR_TS2_SYSFRT_HIGH32                                         0x00C4
#define REG_CH_AHB_SENSOR_TS2_SEL                                                   0x00C8
#define REG_CH_AHB_SENSOR_TS3_GVALUE_LOW32                                          0x00CC
#define REG_CH_AHB_SENSOR_TS3_GVALUE_HIGH32                                         0x00D0
#define REG_CH_AHB_SENSOR_TS3_SYSFRT_LOW32                                          0x00D4
#define REG_CH_AHB_SENSOR_TS3_SYSFRT_HIGH32                                         0x00D8
#define REG_CH_AHB_SENSOR_TS3_SEL                                                   0x00DC
#define REG_CH_AHB_RES_REG                                                          0x00FC
#define REG_IPA_CLK_CGM_IPA_AXI_SEL_CFG                                             0x0028
#define REG_IPA_CLK_CGM_IPA_APB_SEL_CFG                                             0x0034
#define REG_IPA_CLK_CGM_USB_REF_SEL_CFG                                             0x004C
#define REG_IPA_CLK_CGM_OTG_REF_SEL_CFG                                             0x0058
#define REG_IPA_CLK_CGM_BUSY_SRC_MONITOR_CFG0                                       0x005C
#define REG_PCIE0_CLK_CGM_PCIE_AXI_SEL_CFG                                          0x0028
#define REG_PCIE0_CLK_CGM_PCIE_APB_DIV_CFG                                          0x0030
#define REG_PCIE0_CLK_CGM_PCIE_AUX_SEL_CFG                                          0x0040
#define REG_PCIE0_CLK_CGM_BUSY_SRC_MONITOR_CFG0                                     0x0044
#define REG_PCIE1_CLK_CGM_PCIE_AXI_SEL_CFG                                          0x0028
#define REG_PCIE1_CLK_CGM_PCIE_APB_DIV_CFG                                          0x0030
#define REG_PCIE1_CLK_CGM_PCIE_AUX_SEL_CFG                                          0x0040
#define REG_PCIE1_CLK_CGM_BUSY_SRC_MONITOR_CFG0                                     0x0044
#define REG_PMU_APB_ACCESS_AON_MEM_EN                                               0x0000
#define REG_PMU_APB_MEM_AUTO_SD_CFG                                                 0x0004
#define REG_PMU_APB_MEM_AUTO_SLP_CFG                                                0x0010
#define REG_PMU_APB_MEM_SD_CFG                                                      0x001C
#define REG_PMU_APB_MEM_SLP_CFG                                                     0x0028
#define REG_PMU_APB_RAM_PD_EN_CTRL                                                  0x0034
#define REG_PMU_APB_RAM_SLP_EN_CTRL                                                 0x003C
#define REG_PMU_APB_RAM_FORCE_PD_CFG_0                                              0x0044
#define REG_PMU_APB_RAM_FORCE_PD_CFG_1                                              0x0048
#define REG_PMU_APB_RAM_FORCE_SLP_CFG                                               0x0054
#define REG_PMU_APB_RAM_FORCE_ON_CFG                                                0x0060
#define REG_PMU_APB_SRAM_DLY_CTRL_CFG                                               0x006C
#define REG_PMU_APB_EXT_RAM_CFG_0                                                   0x0070
#define REG_PMU_APB_PHY_CP_UNI_RFT_RAM_CFG                                          0x0074
#define REG_PMU_APB_ACCESS_SP_MEM_EN                                                0x0078
#define REG_PMU_APB_APCPU_CORE_WAKEUP_EN                                            0x008C
#define REG_PMU_APB_APCPU_SOFT_INT_GEN                                              0x0090
#define REG_PMU_APB_APCPU_CORE_FORCE_STOP                                           0x0094
#define REG_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN_CFG                                   0x0098
#define REG_PMU_APB_ANALOG_PHY_PWR_DLY_CFG                                          0x00A4
#define REG_PMU_APB_BISR_FORCE_SEL_0                                                0x00A8
#define REG_PMU_APB_BISR_FORCE_SEL_1                                                0x00AC
#define REG_PMU_APB_BISR_FORCE_SEL_2                                                0x00B0
#define REG_PMU_APB_BISR_FORCE_SEL_3                                                0x00B4
#define REG_PMU_APB_BISR_BYP_CFG_0                                                  0x00B8
#define REG_PMU_APB_BISR_BYP_CFG_1                                                  0x00BC
#define REG_PMU_APB_BISR_BYP_CFG_2                                                  0x00C0
#define REG_PMU_APB_BISR_BYP_CFG_3                                                  0x00C4
#define REG_PMU_APB_BISR_EN_CFG_0                                                   0x00C8
#define REG_PMU_APB_BISR_EN_CFG_1                                                   0x00CC
#define REG_PMU_APB_BISR_EN_CFG_2                                                   0x00D0
#define REG_PMU_APB_BISR_EN_CFG_3                                                   0x00D4
#define REG_PMU_APB_BISR_DONE_STATUS_0                                              0x00D8
#define REG_PMU_APB_BISR_DONE_STATUS_1                                              0x00DC
#define REG_PMU_APB_BISR_DONE_STATUS_2                                              0x00E0
#define REG_PMU_APB_BISR_DONE_STATUS_3                                              0x00E4
#define REG_PMU_APB_BISR_BUSY_STATUS_0                                              0x00E8
#define REG_PMU_APB_BISR_BUSY_STATUS_1                                              0x00EC
#define REG_PMU_APB_BISR_BUSY_STATUS_2                                              0x00F0
#define REG_PMU_APB_BISR_BUSY_STATUS_3                                              0x00F4
#define REG_PMU_APB_COUPLE_EN_CFG                                                   0x00F8
#define REG_PMU_APB_DVFS_BLOCK_SHUTDOWN_CFG                                         0x00FC
#define REG_PMU_APB_DCDC_CPU0_PWR_DLY_CFG                                           0x0100
#define REG_PMU_APB_USB_PHY_RAM_WITH_DS_RAM_CFG                                     0x0104
#define REG_PMU_APB_PCIE0_PCIE3_PHY_RAM_WITH_DS_RAM_CFG                             0x0108
#define REG_PMU_APB_PCIE1_PCIE3_PHY_RAM_WITH_DS_RAM_CFG                             0x010C
#define REG_PMU_APB_ETHER_XGE_PHY_RAM_WITH_DS_RAM_CFG                               0x0110
#define REG_PMU_APB_APCPU_CORE0_DSLP_ENA                                            0x0128
#define REG_PMU_APB_APCPU_CORE1_DSLP_ENA                                            0x012C
#define REG_PMU_APB_APCPU_CORE2_DSLP_ENA                                            0x0130
#define REG_PMU_APB_APCPU_CORE3_DSLP_ENA                                            0x0134
#define REG_PMU_APB_AUD_CEVA_DSLP_ENA                                               0x0168
#define REG_PMU_APB_CR8_PHY_TOP_DSLP_ENA                                            0x0174
#define REG_PMU_APB_APCPU_CORE0_INT_DISABLE                                         0x0188
#define REG_PMU_APB_APCPU_CORE1_INT_DISABLE                                         0x018C
#define REG_PMU_APB_APCPU_CORE2_INT_DISABLE                                         0x0190
#define REG_PMU_APB_APCPU_CORE3_INT_DISABLE                                         0x0194
#define REG_PMU_APB_AUD_CEVA_CORE_INT_DISABLE                                       0x01C8
#define REG_PMU_APB_CR8_PHY_TOP_CORE_INT_DISABLE                                    0x01D4
#define REG_PMU_APB_GIC_CFG                                                         0x01E8
#define REG_PMU_APB_PD_AP_CFG_0                                                     0x01EC
#define REG_PMU_APB_PD_APCPU_CFG_0                                                  0x01F0
#define REG_PMU_APB_PD_APCPU_CORE0_CFG_0                                            0x01F4
#define REG_PMU_APB_PD_APCPU_CORE1_CFG_0                                            0x01F8
#define REG_PMU_APB_PD_APCPU_CORE2_CFG_0                                            0x01FC
#define REG_PMU_APB_PD_APCPU_CORE3_CFG_0                                            0x0200
#define REG_PMU_APB_PD_PS_CP_CFG_0                                                  0x02A0
#define REG_PMU_APB_PD_PHY_CP_CFG_0                                                 0x02B4
#define REG_PMU_APB_PD_CR8_PHY_TOP_CFG_0                                            0x02B8
#define REG_PMU_APB_PD_LWPROC_CFG_0                                                 0x02C8
#define REG_PMU_APB_PD_LCE_CFG_0                                                    0x02CC
#define REG_PMU_APB_PD_DPFEC_CFG_0                                                  0x02D0
#define REG_PMU_APB_PD_WCE_CFG_0                                                    0x02D4
#define REG_PMU_APB_PD_LTEPROC_CFG_0                                                0x02D8
#define REG_PMU_APB_PD_LTECE_CFG_0                                                  0x02DC
#define REG_PMU_APB_PD_LTEDPFEC_CFG_0                                               0x02E0
#define REG_PMU_APB_PD_NR_DL_TOP_CFG_0                                              0x02E4
#define REG_PMU_APB_PD_NR_PDS_DEMOD_CFG_0                                           0x02EC
#define REG_PMU_APB_PD_NR_BRP_MIMO_CC0_CFG_0                                        0x02F0
#define REG_PMU_APB_PD_NR_SPP_CFG_0                                                 0x02F4
#define REG_PMU_APB_PD_NR_CST_CFG_0                                                 0x02F8
#define REG_PMU_APB_PD_NR_BRP_MIMO_CC1_CFG_0                                        0x02FC
#define REG_PMU_APB_PD_UNI_TOP_CFG_0                                                0x0304
#define REG_PMU_APB_PD_ETHER_XGE_CFG_0                                              0x0334
#define REG_PMU_APB_PD_AUDIO_CFG_0                                                  0x0340
#define REG_PMU_APB_PD_AUD_CEVA_CFG_0                                               0x0344
#define REG_PMU_APB_PD_IPA_CFG_0                                                    0x0350
#define REG_PMU_APB_PD_PCIE_0_CFG_0                                                 0x0358
#define REG_PMU_APB_PD_PCIE_1_CFG_0                                                 0x035C
#define REG_PMU_APB_PD_PUB_CFG_0                                                    0x0368
#define REG_PMU_APB_PD_TIANSHAN_CP_CFG_0                                            0x037C
#define REG_PMU_APB_RAM_PWR_DLY_CFG_0                                               0x03EC
#define REG_PMU_APB_RAM_PWR_DLY_CFG_1                                               0x03F0
#define REG_PMU_APB_SNPS_PHY_PWR_STABLE                                             0x03F4
#define REG_PMU_APB_RAM_PWR_DLY_CFG_11                                              0x0418
#define REG_PMU_APB_RAM_PWR_DLY_CFG_12                                              0x041C
#define REG_PMU_APB_RAM_PWR_DLY_CFG_13                                              0x0420
#define REG_PMU_APB_RAM_PWR_DLY_CFG_14                                              0x0424
#define REG_PMU_APB_RAM_PWR_DLY_CFG_15                                              0x0428
#define REG_PMU_APB_RAM_PWR_DLY_CFG_16                                              0x042C
#define REG_PMU_APB_RAM_PWR_DLY_CFG_17                                              0x0430
#define REG_PMU_APB_RAM_PWR_DLY_CFG_20                                              0x043C
#define REG_PMU_APB_RAM_PWR_DLY_CFG_21                                              0x0440
#define REG_PMU_APB_RAM_PWR_DLY_CFG_22                                              0x0444
#define REG_PMU_APB_RAM_PWR_DLY_CFG_23                                              0x0448
#define REG_PMU_APB_RAM_PWR_DLY_CFG_25                                              0x0450
#define REG_PMU_APB_PWR_DBG_PARAMETER                                               0x045C
#define REG_PMU_APB_PWR_STATUS_DBG_0                                                0x0460
#define REG_PMU_APB_PWR_STATUS_DBG_1                                                0x0464
#define REG_PMU_APB_PWR_STATUS_DBG_11                                               0x048C
#define REG_PMU_APB_PWR_STATUS_DBG_12                                               0x0490
#define REG_PMU_APB_PWR_STATUS_DBG_13                                               0x0494
#define REG_PMU_APB_PWR_STATUS_DBG_14                                               0x0498
#define REG_PMU_APB_PWR_STATUS_DBG_15                                               0x049C
#define REG_PMU_APB_PWR_STATUS_DBG_16                                               0x04A0
#define REG_PMU_APB_PWR_STATUS_DBG_17                                               0x04A4
#define REG_PMU_APB_PWR_STATUS_DBG_20                                               0x04B0
#define REG_PMU_APB_PWR_STATUS_DBG_21                                               0x04B4
#define REG_PMU_APB_PWR_STATUS_DBG_22                                               0x04B8
#define REG_PMU_APB_PWR_STATUS_DBG_23                                               0x04BC
#define REG_PMU_APB_PWR_STATUS_DBG_25                                               0x04C4
#define REG_PMU_APB_APCPU_C0_SIMD_RET_MODE                                          0x05A0
#define REG_PMU_APB_APCPU_C1_SIMD_RET_MODE                                          0x05A4
#define REG_PMU_APB_APCPU_C2_SIMD_RET_MODE                                          0x05A8
#define REG_PMU_APB_APCPU_C3_SIMD_RET_MODE                                          0x05AC
#define REG_PMU_APB_APCPU_CORE0_SW_PACTIVE                                          0x05E0
#define REG_PMU_APB_APCPU_CORE1_SW_PACTIVE                                          0x05E4
#define REG_PMU_APB_APCPU_CORE2_SW_PACTIVE                                          0x05E8
#define REG_PMU_APB_APCPU_CORE3_SW_PACTIVE                                          0x05EC
#define REG_PMU_APB_APCPU_CLUSTER_SW_PACTIVE                                        0x0620
#define REG_PMU_APB_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE                               0x0624
#define REG_PMU_APB_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE                               0x0628
#define REG_PMU_APB_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE                               0x062C
#define REG_PMU_APB_APCPU_CORE3_SW_PCHANNEL_HANDSHAKE                               0x0630
#define REG_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE                             0x0664
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_INF                                 0x0668
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_INF                                 0x066C
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_INF                                 0x0670
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_INF                                 0x0674
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_INF                               0x06A8
#define REG_PMU_APB_APCPU_MODE_ST_CFG0                                              0x06AC
#define REG_PMU_APB_APCPU_MODE_ST_CFG1                                              0x06B0
#define REG_PMU_APB_APCPU_MODE_ST_CFG2                                              0x06B4
#define REG_PMU_APB_APCPU_MODE_ST_CFG3                                              0x06B8
#define REG_PMU_APB_APCPU_CORINTH_SCU_CLK_GATE_CFG                                  0x06BC
#define REG_PMU_APB_APCPU_DENY_TIME_THRESHOLD_CFG                                   0x06C0
#define REG_PMU_APB_APCPU_MODE_ST_CGM_EN_CFG                                        0x06C4
#define REG_PMU_APB_APCPU_MODE_ST_FRC_ON_CFG                                        0x06C8
#define REG_PMU_APB_APCPU_SOFT_RST_TYPE_CFG                                         0x06CC
#define REG_PMU_APB_DEBUG_RECOV_TYPE_CFG                                            0x06D0
#define REG_PMU_APB_OFF_EMU_CLR_IN_DISABLE_CFG                                      0x06D4
#define REG_PMU_APB_OFF_EMU_TO_OFF_CFG                                              0x06D8
#define REG_PMU_APB_WDG_TRIG_DBG_RECOV_CFG                                          0x06DC
#define REG_PMU_APB_APCPU_CORE_ON_DISABLE_GEN                                       0x06E0
#define REG_PMU_APB_SOFTWARE_APCPU_PACTIVE_ENABLE                                   0x06E4
#define REG_PMU_APB_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE                        0x06E8
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_ENABLE                                    0x06EC
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_CLR                                       0x06F0
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_RECORD                                    0x06F4
#define REG_PMU_APB_APCPU_WFI_MARK                                                  0x06F8
#define REG_PMU_APB_DEBUG_STATE_MARK                                                0x06FC
#define REG_PMU_APB_APCPU_MODE_STATE_0                                              0x0700
#define REG_PMU_APB_APCPU_MODE_STATE_4                                              0x0710
#define REG_PMU_APB_APCPU_PCHANNEL_STATE_0                                          0x0714
#define REG_PMU_APB_APCPU_PCHANNEL_STATE_2                                          0x071C
#define REG_PMU_APB_SLEEP_XTLON_CTRL                                                0x0744
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_0                                              0x0748
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_1                                              0x074C
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_2                                              0x0750
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_3                                              0x0754
#define REG_PMU_APB_XGMAC_CLAMP_CFG                                                 0x0758
#define REG_PMU_APB_SP_CLK_GATE_BYP_CFG                                             0x0760
#define REG_PMU_APB_AP_DSLP_ENA                                                     0x0770
#define REG_PMU_APB_PS_CP_DSLP_ENA                                                  0x0774
#define REG_PMU_APB_PHY_CP_DSLP_ENA                                                 0x0778
#define REG_PMU_APB_AUDIO_DSLP_ENA                                                  0x077C
#define REG_PMU_APB_IPA_DSLP_ENA                                                    0x0780
#define REG_PMU_APB_PCIE_0_DSLP_ENA                                                 0x0784
#define REG_PMU_APB_PCIE_1_DSLP_ENA                                                 0x0788
#define REG_PMU_APB_SP_DSLP_ENA                                                     0x0790
#define REG_PMU_APB_ETHER_XGE_DSLP_ENA                                              0x07A0
#define REG_PMU_APB_TIANSHAN_CP_DSLP_ENA                                            0x07A8
#define REG_PMU_APB_APCPU_TOP_DSLP_ENA                                              0x07BC
#define REG_PMU_APB_PS_CP_CORE_INT_DISABLE                                          0x07F0
#define REG_PMU_APB_LIGHT_SLEEP_ENABLE                                              0x0808
#define REG_PMU_APB_PUB_DEEP_SLEEP_ENA                                              0x080C
#define REG_PMU_APB_LIGHT_SLEEP_WAKEUP_EN                                           0x0810
#define REG_PMU_APB_PUB_DEEP_SLEEP_WAKEUP_EN                                        0x0814
#define REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_0                                          0x0818
#define REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_1                                          0x081C
#define REG_PMU_APB_FORCE_PUB_DEEP_SLEEP_CFG                                        0x0820
#define REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_0                                        0x0824
#define REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_1                                        0x0828
#define REG_PMU_APB_ALL_FORCE_SYSTEM_SLEEP_CFG                                      0x082C
#define REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_0                                         0x0830
#define REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_1                                         0x0834
#define REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK_0                                        0x0838
#define REG_PMU_APB_REG_SYS_SYS_PWR_HS_ACK_0                                        0x0844
#define REG_PMU_APB_REG_SYS_SYS_PWR_HS_ACK_1                                        0x0848
#define REG_PMU_APB_DEEP_SLEEP_MON_0                                                0x0850
#define REG_PMU_APB_DEEP_SLEEP_MON_1                                                0x0854
#define REG_PMU_APB_LIGHT_SLEEP_MON_0                                               0x0858
#define REG_PMU_APB_LIGHT_SLEEP_MON_1                                               0x085C
#define REG_PMU_APB_SLEEP_STATUS_0                                                  0x0860
#define REG_PMU_APB_SLEEP_STATUS_1                                                  0x0864
#define REG_PMU_APB_DDR_SLEEP_WAIT_CNT                                              0x08AC
#define REG_PMU_APB_PUB_SLEEP_BYPASS_CFG                                            0x08B0
#define REG_PMU_APB_DDR_OP_MODE_CFG                                                 0x08B4
#define REG_PMU_APB_DDR_PHY_RET_CFG                                                 0x08B8
#define REG_PMU_APB_PUB_ACC_RDY                                                     0x08BC
#define REG_PMU_APB_DDR_SLEEP_CTRL                                                  0x08C0
#define REG_PMU_APB_DDR_SLP_STATUS                                                  0x08C4
#define REG_PMU_APB_PUB_VOL_DOWN_CFG                                                0x08C8
#define REG_PMU_APB_SMART_LIGHT_SLEEP_ENABLE                                        0x08CC
#define REG_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE                                     0x08D0
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_0                                           0x08D4
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_2                                           0x08DC
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_3                                           0x08E0
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_5                                           0x08E8
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_6                                           0x08EC
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_7                                           0x08F0
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_8                                           0x08F4
#define REG_PMU_APB_PUB_DFS_FRQ_SEL                                                 0x0904
#define REG_PMU_APB_PUB_DEEP_SLEEP_SEL                                              0x0908
#define REG_PMU_APB_SP_ACCESS_DDR_CFG                                               0x090C
#define REG_PMU_APB_FIREWALL_WAKEUP_PUB                                             0x092C
#define REG_PMU_APB_XTL0_REL_CFG                                                    0x09C4
#define REG_PMU_APB_XTLBUF0_REL_CFG                                                 0x09D4
#define REG_PMU_APB_XTLBUF1_REL_CFG                                                 0x09D8
#define REG_PMU_APB_RCO100M_REL_CFG                                                 0x09E4
#define REG_PMU_APB_RCO60M_REL_CFG                                                  0x09E8
#define REG_PMU_APB_RCO6M_REL_CFG                                                   0x09EC
#define REG_PMU_APB_MPLLSCU_REL_CFG                                                 0x09F4
#define REG_PMU_APB_MPLLLIT_REL_CFG                                                 0x09F8
#define REG_PMU_APB_RPLL_REL_CFG                                                    0x0A0C
#define REG_PMU_APB_DPLL0_REL_CFG                                                   0x0A14
#define REG_PMU_APB_DPLL1_REL_CFG                                                   0x0A18
#define REG_PMU_APB_DPLL2_REL_CFG                                                   0x0A1C
#define REG_PMU_APB_PHYCPR8PLL_REL_CFG                                              0x0A30
#define REG_PMU_APB_PSCPR8PLL_REL_CFG                                               0x0A34
#define REG_PMU_APB_TGPLL_REL_CFG                                                   0x0A40
#define REG_PMU_APB_V4NRPLL_REL_CFG                                                 0x0A44
#define REG_PMU_APB_AUDPLL_REL_CFG                                                  0x0A48
#define REG_PMU_APB_PCIE_0_PLLV_REL_CFG                                             0x0A50
#define REG_PMU_APB_PCIE_1_PLLV_REL_CFG                                             0x0A54
#define REG_PMU_APB_USB31PLLV_REL_CFG                                               0x0A58
#define REG_PMU_APB_DFTPLL_REL_CFG                                                  0x0A5C
#define REG_PMU_APB_TSNPLL_REL_CFG                                                  0x0A60
#define REG_PMU_APB_ETHPLL_REL_CFG                                                  0x0A64
#define REG_PMU_APB_XTL_WAIT_CNT                                                    0x0A84
#define REG_PMU_APB_XTLBUF_WAIT_CNT                                                 0x0A88
#define REG_PMU_APB_RCO_WAIT_CNT                                                    0x0A8C
#define REG_PMU_APB_PLL_WAIT_CNT_0                                                  0x0A90
#define REG_PMU_APB_PLL_WAIT_CNT_1                                                  0x0A94
#define REG_PMU_APB_PLL_WAIT_CNT_2                                                  0x0A98
#define REG_PMU_APB_PLL_WAIT_CNT_3                                                  0x0A9C
#define REG_PMU_APB_PLL_WAIT_CNT_4                                                  0x0AA0
#define REG_PMU_APB_PLL_WAIT_CNT_5                                                  0x0AA4
#define REG_PMU_APB_PLL_WAIT_CNT_6                                                  0x0AA8
#define REG_PMU_APB_PLL_WAIT_CNT_7                                                  0x0AAC
#define REG_PMU_APB_MPLLSCU_RST_CTRL_CFG                                            0x0AB4
#define REG_PMU_APB_MPLLLIT_RST_CTRL_CFG                                            0x0AB8
#define REG_PMU_APB_RPLL_RST_CTRL_CFG                                               0x0ACC
#define REG_PMU_APB_DPLL0_RST_CTRL_CFG                                              0x0AD4
#define REG_PMU_APB_DPLL1_RST_CTRL_CFG                                              0x0AD8
#define REG_PMU_APB_DPLL2_RST_CTRL_CFG                                              0x0ADC
#define REG_PMU_APB_PHYCPR8PLL_RST_CTRL_CFG                                         0x0AF0
#define REG_PMU_APB_PSCPR8PLL_RST_CTRL_CFG                                          0x0AF4
#define REG_PMU_APB_TGPLL_RST_CTRL_CFG                                              0x0B00
#define REG_PMU_APB_V4NRPLL_RST_CTRL_CFG                                            0x0B04
#define REG_PMU_APB_AUDPLL_RST_CTRL_CFG                                             0x0B08
#define REG_PMU_APB_PCIE_0_PLLV_RST_CTRL_CFG                                        0x0B10
#define REG_PMU_APB_PCIE_1_PLLV_RST_CTRL_CFG                                        0x0B14
#define REG_PMU_APB_USB31PLLV_RST_CTRL_CFG                                          0x0B18
#define REG_PMU_APB_DFTPLL_RST_CTRL_CFG                                             0x0B1C
#define REG_PMU_APB_ETHPLL_RST_CTRL_CFG                                             0x0B20
#define REG_PMU_APB_TSNPLL_RST_CTRL_CFG                                             0x0B24
#define REG_PMU_APB_PLL_CTRL_STATE_0                                                0x0B44
#define REG_PMU_APB_PLL_CTRL_STATE_1                                                0x0B48
#define REG_PMU_APB_PLL_CTRL_STATE_2                                                0x0B4C
#define REG_PMU_APB_PLL_CTRL_STATE_3                                                0x0B50
#define REG_PMU_APB_APCPU_DSLP_ENA_SRST_MASK_CFG                                    0x0B7C
#define REG_PMU_APB_APCPU_TOP_GIC_RST_EN                                            0x0B80
#define REG_PMU_APB_APCPU_MODE_ST_SOFT_RST                                          0x0B84
#define REG_PMU_APB_DM_SOFT_RST                                                     0x0B88
#define REG_PMU_APB_ADM_SOFT_RST                                                    0x0B8C
#define REG_PMU_APB_REG_SYS_SRST_FRC_LP_ACK_0                                       0x0B90
#define REG_PMU_APB_SYS_SOFT_RST_0                                                  0x0B98
#define REG_PMU_APB_SYS_SOFT_RST_1                                                  0x0B9C
#define REG_PMU_APB_SYS_SOFT_RST_BUSY_0                                             0x0BA0
#define REG_PMU_APB_SOFT_RST_SEL_0                                                  0x0BA8
#define REG_PMU_APB_PD_AP_SHUTDOWN_MARK_STATUS                                      0x0BB0
#define REG_PMU_APB_PD_APCPU_SHUTDOWN_MARK_STATUS                                   0x0BB4
#define REG_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK_STATUS                             0x0BB8
#define REG_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK_STATUS                             0x0BBC
#define REG_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK_STATUS                             0x0BC0
#define REG_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK_STATUS                             0x0BC4
#define REG_PMU_APB_PCIE_PLL_CLK_REQ_CFG                                            0x0BC8
#define REG_PMU_APB_LPDDR3_DPLL_CNT_DONE_BYP                                        0x0BCC
#define REG_PMU_APB_CORINTH_ON_DISABLE                                              0x0BD0
#define REG_PMU_APB_PD_PS_CP_SHUTDOWN_MARK_STATUS                                   0x0C64
#define REG_PMU_APB_PD_PHY_CP_SHUTDOWN_MARK_STATUS                                  0x0C78
#define REG_PMU_APB_PD_CR8_PHY_TOP_SHUTDOWN_MARK_STATUS                             0x0C7C
#define REG_PMU_APB_PD_LWPROC_SHUTDOWN_MARK_STATUS                                  0x0C8C
#define REG_PMU_APB_PD_LCE_SHUTDOWN_MARK_STATUS                                     0x0C90
#define REG_PMU_APB_PD_DPFEC_SHUTDOWN_MARK_STATUS                                   0x0C94
#define REG_PMU_APB_PD_WCE_SHUTDOWN_MARK_STATUS                                     0x0C98
#define REG_PMU_APB_PD_LTEPROC_SHUTDOWN_MARK_STATUS                                 0x0C9C
#define REG_PMU_APB_PD_LTECE_SHUTDOWN_MARK_STATUS                                   0x0CA0
#define REG_PMU_APB_PD_LTEDPFEC_SHUTDOWN_MARK_STATUS                                0x0CA4
#define REG_PMU_APB_PD_NR_DL_TOP_SHUTDOWN_MARK_STATUS                               0x0CA8
#define REG_PMU_APB_PD_NR_PDS_DEMOD_SHUTDOWN_MARK_STATUS                            0x0CB0
#define REG_PMU_APB_PD_NR_BRP_MIMO_CC0_SHUTDOWN_MARK_STATUS                         0x0CB4
#define REG_PMU_APB_PD_NR_SPP_SHUTDOWN_MARK_STATUS                                  0x0CB8
#define REG_PMU_APB_PD_NR_CST_SHUTDOWN_MARK_STATUS                                  0x0CBC
#define REG_PMU_APB_PD_NR_BRP_MIMO_CC1_SHUTDOWN_MARK_STATUS                         0x0CC0
#define REG_PMU_APB_PD_UNI_TOP_SHUTDOWN_MARK_STATUS                                 0x0CC8
#define REG_PMU_APB_PD_ETHER_XGE_SHUTDOWN_MARK_STATUS                               0x0CF8
#define REG_PMU_APB_PD_AUDIO_SHUTDOWN_MARK_STATUS                                   0x0D04
#define REG_PMU_APB_PD_AUD_CEVA_SHUTDOWN_MARK_STATUS                                0x0D08
#define REG_PMU_APB_PD_IPA_SHUTDOWN_MARK_STATUS                                     0x0D14
#define REG_PMU_APB_PD_PCIE_0_SHUTDOWN_MARK_STATUS                                  0x0D1C
#define REG_PMU_APB_PD_PCIE_1_SHUTDOWN_MARK_STATUS                                  0x0D20
#define REG_PMU_APB_PD_PUB_SHUTDOWN_MARK_STATUS                                     0x0D2C
#define REG_PMU_APB_PD_TIANSHAN_CP_SHUTDOWN_MARK_STATUS                             0x0D40
#define REG_PMU_APB_ALL_PLL_PD_RCO_BYP                                              0x0D98
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_CFG                                          0x0D9C
#define REG_PMU_APB_PAD_OUT_XTL_EN0_CFG                                             0x0DA0
#define REG_PMU_APB_PAD_OUT_XTL_EN1_CFG                                             0x0DA4
#define REG_PMU_APB_PAD_OUT_XTL_EN2_CFG                                             0x0DA8
#define REG_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CFG                                      0x0DB4
#define REG_PMU_APB_PD_DEBOUNCE_EN                                                  0x0DB8
#define REG_PMU_APB_PD_SHUTDOWN_MONITOR                                             0x0DC0
#define REG_PMU_APB_BISR_SEL_RCO_PD_DEBOUNCE_CTRL                                   0x0DF8
#define REG_PMU_APB_AP_DEEP_SLEEP_CNT                                               0x0DFC
#define REG_PMU_APB_PS_CP_DEEP_SLEEP_CNT                                            0x0E00
#define REG_PMU_APB_PHY_CP_DEEP_SLEEP_CNT                                           0x0E04
#define REG_PMU_APB_AUDIO_DEEP_SLEEP_CNT                                            0x0E08
#define REG_PMU_APB_IPA_DEEP_SLEEP_CNT                                              0x0E0C
#define REG_PMU_APB_PCIE_0_DEEP_SLEEP_CNT                                           0x0E10
#define REG_PMU_APB_PCIE_1_DEEP_SLEEP_CNT                                           0x0E14
#define REG_PMU_APB_SP_DEEP_SLEEP_CNT                                               0x0E1C
#define REG_PMU_APB_ETHER_XGE_DEEP_SLEEP_CNT                                        0x0E2C
#define REG_PMU_APB_TIANSHAN_CP_DEEP_SLEEP_CNT                                      0x0E34
#define REG_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_CNT                                   0x0E48
#define REG_PMU_APB_PUB_DEEP_SLEEP_CNT                                              0x0E60
#define REG_PMU_APB_DEEP_SLEEP_CNT_CLR                                              0x0E64
#define REG_PMU_APB_AP_LIGHT_SLEEP_CNT                                              0x0E68
#define REG_PMU_APB_PS_CP_LIGHT_SLEEP_CNT                                           0x0E6C
#define REG_PMU_APB_PHY_CP_LIGHT_SLEEP_CNT                                          0x0E70
#define REG_PMU_APB_AUDIO_LIGHT_SLEEP_CNT                                           0x0E74
#define REG_PMU_APB_IPA_LIGHT_SLEEP_CNT                                             0x0E78
#define REG_PMU_APB_AON_LIGHT_SLEEP_CNT                                             0x0E88
#define REG_PMU_APB_ETHER_XGE_LIGHT_SLEEP_CNT                                       0x0E98
#define REG_PMU_APB_TIANSHAN_CP_LIGHT_SLEEP_CNT                                     0x0EA0
#define REG_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_CNT                                  0x0EB4
#define REG_PMU_APB_PUB_LIGHT_SLEEP_CNT                                             0x0ECC
#define REG_PMU_APB_LIGHT_SLEEP_CNT_CLR                                             0x0ED0
#define REG_PMU_APB_AP_SYS_STOP_CNT                                                 0x0ED4
#define REG_PMU_APB_PS_CP_SYS_STOP_CNT                                              0x0ED8
#define REG_PMU_APB_PHY_CP_SYS_STOP_CNT                                             0x0EDC
#define REG_PMU_APB_AUDIO_SYS_STOP_CNT                                              0x0EE0
#define REG_PMU_APB_IPA_SYS_STOP_CNT                                                0x0EE4
#define REG_PMU_APB_PCIE_0_SYS_STOP_CNT                                             0x0EE8
#define REG_PMU_APB_PCIE_1_SYS_STOP_CNT                                             0x0EEC
#define REG_PMU_APB_ETHER_XGE_SYS_STOP_CNT                                          0x0F04
#define REG_PMU_APB_TIANSHAN_CP_SYS_STOP_CNT                                        0x0F0C
#define REG_PMU_APB_APCPU_SYS_STOP_CNT                                              0x0F20
#define REG_PMU_APB_SYS_STOP_CNT_CLR                                                0x0F38
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT                                      0x0F3C
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT                                      0x0F50
#define REG_PMU_APB_FUNCTION_CNT_CLR                                                0x0F60
#define REG_PMU_APB_PWR_ST_CLK_DIV_CFG                                              0x0F64
#define REG_PMU_APB_SLP_CTRL_CLK_DIV_CFG                                            0x0F68
#define REG_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                                           0x0F6C
#define REG_PMU_APB_DOMAIN_PWR_DOWN_INT_CLR                                         0x0F78
#define REG_PMU_APB_DOMAIN_PWR_UP_INT_CLR                                           0x0F7C
#define REG_PMU_APB_CGM_PMU_SEL                                                     0x0F80
#define REG_PMU_APB_EFUSE_SEL_BUF                                                   0x0F84
#define REG_PMU_APB_EIC_SEL                                                         0x0F88
#define REG_PMU_APB_BISR_CLK_SEL_RCO_CTRL                                           0x0F90
#define REG_PMU_APB_PLL_CNT_DONE                                                    0x0F9C
#define REG_TOP_CLK_AUTO_SCALE_AI2EMC_PUB_CFG                                       0x0000
#define REG_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_CFG                                       0x0004
#define REG_TOP_CLK_AUTO_SCALE_AP2EMC_PUB_CFG                                       0x0008
#define REG_TOP_CLK_AUTO_SCALE_CSSYS_CLK_CFG                                        0x000C
#define REG_TOP_CLK_AUTO_SCALE_APCPU2EMC_PUB_CFG                                    0x0010
#define REG_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_CFG                                    0x0014
#define REG_TOP_CLK_AUTO_SCALE_AUDCP2EMC_PUB_CFG                                    0x0018
#define REG_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_CFG                                    0x001C
#define REG_TOP_CLK_AUTO_SCALE_DPU12EMC_PUB_CFG                                     0x0020
#define REG_TOP_CLK_AUTO_SCALE_DPU2EMC_PUB_CFG                                      0x0024
#define REG_TOP_CLK_AUTO_SCALE_DPU2EMC_SYS_CFG                                      0x0028
#define REG_TOP_CLK_AUTO_SCALE_GPU2EMC_PUB_CFG                                      0x002C
#define REG_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_CFG                                      0x0030
#define REG_TOP_CLK_AUTO_SCALE_IPA2EMC_PUB_CFG                                      0x0034
#define REG_TOP_CLK_AUTO_SCALE_IPA2PHYCP_SYS_CFG                                    0x0038
#define REG_TOP_CLK_AUTO_SCALE_IPA2PSCP_SYS_CFG                                     0x003C
#define REG_TOP_CLK_AUTO_SCALE_ISE2EMC_PUB_CFG                                      0x0040
#define REG_TOP_CLK_AUTO_SCALE_MMHB2EMC_PUB_CFG                                     0x0044
#define REG_TOP_CLK_AUTO_SCALE_MMHB2EMC_SYS_CFG                                     0x0048
#define REG_TOP_CLK_AUTO_SCALE_MMLL2EMC_PUB_CFG                                     0x004C
#define REG_TOP_CLK_AUTO_SCALE_MMLL2EMC_SYS_CFG                                     0x0050
#define REG_TOP_CLK_AUTO_SCALE_PCIE2EMC_PUB_CFG                                     0x0054
#define REG_TOP_CLK_AUTO_SCALE_PHYCP2EMC_PUB_CFG                                    0x0058
#define REG_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_CFG                                    0x005C
#define REG_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_PUB_CFG                                0x0060
#define REG_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_CFG                                0x0064
#define REG_TOP_CLK_AUTO_SCALE_PSCP2EMC_PUB_CFG                                     0x0068
#define REG_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_CFG                                     0x006C
#define REG_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_PUB_CFG                                 0x0070
#define REG_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_CFG                                 0x0074
#define REG_TOP_CLK_AUTO_SCALE_VPU2EMC_PUB_CFG                                      0x0078
#define REG_TOP_CLK_AUTO_SCALE_VPU2EMC_SYS_CFG                                      0x007C
#define REG_TOP_CLK_AUTO_SCALE_AI_SYS_GEAR_VALUE_CFG                                0x0080
#define REG_TOP_CLK_AUTO_SCALE_APCPU_SYS_GEAR_VALUE_CFG                             0x0084
#define REG_TOP_CLK_AUTO_SCALE_AUDCP_SYS_GEAR_VALUE_CFG                             0x0088
#define REG_TOP_CLK_AUTO_SCALE_DPUVSP_SYS_GEAR_VALUE_CFG                            0x008C
#define REG_TOP_CLK_AUTO_SCALE_GPU_SYS_GEAR_VALUE_CFG                               0x0090
#define REG_TOP_CLK_AUTO_SCALE_MM_SYS_GEAR_VALUE_CFG                                0x0094
#define REG_TOP_CLK_AUTO_SCALE_PHYCP_SYS_GEAR_VALUE_CFG                             0x0098
#define REG_TOP_CLK_AUTO_SCALE_PSCP_SYS_GEAR_VALUE_CFG                              0x009C
#define REG_TOP_CLK_AUTO_SCALE_PUB_SYS_GEAR_VALUE_CFG                               0x00A0
#define REG_TOP_CLK_AUTO_SCALE_TOP_CLK_AUTO_SCALE_EN                                0x00A4
#define REG_AP_AHB_AHB_EB                                                           0x0000
#define REG_AP_AHB_AHB_RST                                                          0x0004
#define REG_AP_AHB_AP_SYS_FORCE_SLEEP_CFG                                           0x000C
#define REG_AP_AHB_AP_SYS_AUTO_SLEEP_CFG                                            0x0010
#define REG_AP_AHB_HOLDING_PEN                                                      0x0014
#define REG_AP_AHB_CLOCK_FREQUENCY_DOWN                                             0x0018
#define REG_AP_AHB_EMMC_NANDC_SELECT_EN                                             0x0020
#define REG_AP_AHB_DMA_AON_AP_SEL                                                   0x0024
#define REG_AP_AHB_DISP_CONFIG                                                      0x0030
#define REG_AP_AHB_AHB_PERI_EB                                                      0x0034
#define REG_AP_AHB_AHB_PERI_RST                                                     0x0038
#define REG_AP_AHB_AHB2AHB_LCDC_AB_CFG                                              0x003C
#define REG_AP_AHB_ICE_EB_CFG                                                       0x0040
#define REG_AP_AHB_AP_SYS_CLK_EN_FRC_OFF_2                                          0x0044
#define REG_AP_AHB_AP_SYS_CLK_EN_FRC_OFF                                            0x0048
#define REG_AP_AHB_AP_SYS_CLK_AUTO_GATE_SEL_2                                       0x004C
#define REG_AP_AHB_AP_SYS_CLK_AUTO_GATE_SEL                                         0x0050
#define REG_AP_AHB_AP_ASYNC_BRG_AON                                                 0x0054
#define REG_AP_AHB_AP_ASYNC_BRG_DDR                                                 0x0058
#define REG_AP_AHB_AP_ASYNC_BRG_APCPU                                               0x005C
#define REG_AP_AHB_M0_LPC                                                           0x0060
#define REG_AP_AHB_M1_LPC                                                           0x0064
#define REG_AP_AHB_M2_LPC                                                           0x0068
#define REG_AP_AHB_M5_LPC                                                           0x0074
#define REG_AP_AHB_M7_LPC                                                           0x007C
#define REG_AP_AHB_MAIN_LPC                                                         0x0088
#define REG_AP_AHB_S0_LPC                                                           0x008C
#define REG_AP_AHB_S1_LPC                                                           0x0090
#define REG_AP_AHB_S2_LPC                                                           0x0094
#define REG_AP_AHB_S3_LPC                                                           0x0098
#define REG_AP_AHB_S4_LPC                                                           0x009C
#define REG_AP_AHB_S5_LPC                                                           0x00A0
#define REG_AP_AHB_S6_LPC                                                           0x00A4
#define REG_AP_AHB_S7_LPC                                                           0x00A8
#define REG_AP_AHB_M8_LPC                                                           0x00B0
#define REG_AP_AHB_M9_LPC                                                           0x00B4
#define REG_AP_AHB_EARLY_WAKEUP_EN                                                  0x00C0
#define REG_AP_AHB_EARLY_WAKEUP_LPC_STA_SYNC_SEL                                    0x00C4
#define REG_AP_AHB_AP_URGENCY0                                                      0x0130
#define REG_AP_AHB_AP_URGENCY1                                                      0x0134
#define REG_AP_AHB_AP_QOS0                                                          0x0140
#define REG_AP_AHB_AP_QOS1                                                          0x0144
#define REG_AP_AHB_AP_QOS2                                                          0x0148
#define REG_AP_AHB_ASYNC_BRIDGE_IDLE_OVERFLOW                                       0x0150
#define REG_AP_AHB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_VDSP                                 0x0154
#define REG_AP_AHB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_DISP                                 0x0158
#define REG_AP_AHB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_AP                                   0x015C
#define REG_AP_AHB_CACHE_PERI_DISP                                                  0x3010
#define REG_AP_AHB_CACHE_EMMC_SDIO                                                  0x3014
#define REG_AP_AHB_ROT_CFG                                                          0x3020
#define REG_AP_AHB_NANDC_CFG                                                        0x302C
#define REG_AP_AHB_CHIP_ID                                                          0x30FC
#define REG_AP_APB_APB_EB                                                           0x0000
#define REG_AP_APB_APB_RST                                                          0x0004
#define REG_AP_APB_APB_MISC_CTRL                                                    0x0008
#define REG_AP_APB_EB_SEC                                                           0x000C
#define REG_AP_APB_APB_EB1                                                          0x0010
#define REG_AP_APB_APB_EB2                                                          0x0014
#define REG_AP_APB_APB_RST2                                                         0x0018
#define REG_IPA_APB_IPA_RST                                                         0x0000
#define REG_IPA_APB_IPA_EB                                                          0x0004
#define REG_IPA_APB_USB_CTL                                                         0x0008
#define REG_IPA_APB_MISC_CFG                                                        0x000C
#define REG_IPA_APB_M0_LPC                                                          0x0010
#define REG_IPA_APB_M1_LPC                                                          0x0014
#define REG_IPA_APB_M2_LPC                                                          0x0018
#define REG_IPA_APB_M3_LPC                                                          0x001C
#define REG_IPA_APB_M4_LPC                                                          0x0020
#define REG_IPA_APB_M5_LPC                                                          0x0024
#define REG_IPA_APB_M6_LPC                                                          0x0028
#define REG_IPA_APB_MAIN_MTX_LPC                                                    0x0044
#define REG_IPA_APB_S0_LPC                                                          0x0048
#define REG_IPA_APB_S1_LPC                                                          0x004C
#define REG_IPA_APB_S2_LPC                                                          0x0050
#define REG_IPA_APB_S3_LPC                                                          0x0054
#define REG_IPA_APB_S4_LPC                                                          0x0058
#define REG_IPA_APB_S5_LPC                                                          0x005C
#define REG_IPA_APB_S6_LPC                                                          0x0060
#define REG_IPA_APB_S7_LPC                                                          0x0064
#define REG_IPA_APB_S8_LPC                                                          0x0068
#define REG_IPA_APB_S9_LPC                                                          0x006C
#define REG_IPA_APB_ASYNC_BRG_DDR_LPC                                               0x0078
#define REG_IPA_APB_ASYNC_BRG_PCIE0_LPC                                             0x007C
#define REG_IPA_APB_ASYNC_BRG_AON_LPC                                               0x0080
#define REG_IPA_APB_ASYNC_BRG_PCIE1_LPC                                             0x008C
#define REG_IPA_APB_ASYNC_BRG_ETH0_LPC                                              0x0090
#define REG_IPA_APB_MATRIX_LPC_CTRL                                                 0x0098
#define REG_IPA_APB_MTX_QOS_0                                                       0x009C
#define REG_IPA_APB_MTX_QOS_1                                                       0x00A0
#define REG_IPA_APB_NIC400_URGENCY_0                                                0x00AC
#define REG_IPA_APB_IPA_MTX_FREQ_ALLOW_0                                            0x00B4
#define REG_IPA_APB_IPA_MTX_FREQ_LSLP_ALLOW_0                                       0x00C0
#define REG_IPA_APB_IPA_SYS_STATUS                                                  0x00C8
#define REG_IPA_APB_USB3_DEBUG_0                                                    0x00CC
#define REG_IPA_APB_USB3_DEBUG_1                                                    0x00D0
#define REG_IPA_APB_USB3_DEBUG_2                                                    0x00D4
#define REG_IPA_APB_USB3_DEBUG_3                                                    0x00D8
#define REG_IPA_APB_AP2IPA_BRIDGE_DEBUG_SIGNAL_R                                    0x00DC
#define REG_IPA_APB_ETH2IPA_BRIDGE_DEBUG_SIGNAL_R                                   0x00F0
#define REG_IPA_APB_DDR_BRIDGE_DEBUG_SIGNAL_W                                       0x00FC
#define REG_IPA_APB_AON_BRIDGE_DEBUG_SIGNAL_W                                       0x0104
#define REG_IPA_APB_ETH_BRIDGE_DEBUG_SIGNAL_W                                       0x0118
#define REG_IPA_APB_IPA_LPC_CTRL                                                    0x011C
#define REG_IPA_APB_USB_CTL1                                                        0x0120
#define REG_IPA_APB_USBDPPHY_DP_CTL1                                                0x0124
#define REG_IPA_APB_PHY_CTL1                                                        0x0128
#define REG_IPA_APB_EARLY_WAKEUP_IPA                                                0x012C
#define REG_IPA_APB_PCIE_INT_SW_REQ                                                 0x0130
#define REG_IPA_APB_PCIE_SEL_EN                                                     0x0134
#define REG_IPA_APB_DP_REF_CLK_EN                                                   0x0138
#define REG_IPA_APB_LOGIC_ANALYZER_TRACE_EXT_MUX_EN                                 0x013C
#define REG_IPA_APB_SDBN_DS_PORT_ESS_INACTIVE                                       0x0140
#define REG_IPA_APB_LOGIC_ANALYZER_TRACE_EXT_MUX                                    0x0144
#define REG_IPA_APB_STAR_FIX_DISABLE_CTL_INP                                        0x0148
#define REG_IPA_APB_LTSSM_CLK_STATE                                                 0x014C
#define REG_IPA_APB_USB31PHY_TESTMODE                                               0x0150
#define REG_UNI_TOP_GLB_UNI_BUS_URGENCY                                             0x0000
#define REG_UNI_TOP_GLB_UNI_CONFIG_MISC                                             0x0004
#define REG_UNI_TOP_GLB_LPC_EB_CONFIG                                               0x0008
#define REG_UNI_TOP_GLB_LPC_FRC_CONFIG                                              0x000C
#define REG_UNI_TOP_GLB_CACTIVE_SYNC_SEL_CONFIG                                     0x0010
#define REG_UNI_TOP_GLB_CSYSACK_SYNC_SEL_CONFIG                                     0x0014
#define REG_UNI_TOP_GLB_LPC_FORCE_ACK_STATUS                                        0x0018
#define REG_UNI_TOP_GLB_LPC_STATUS                                                  0x001C
#define REG_UNI_TOP_GLB_LPC_NUM_MAIN_CONFIG                                         0x0020
#define REG_UNI_TOP_GLB_LPC_NUM_M0_CONFIG                                           0x0024
#define REG_UNI_TOP_GLB_LPC_NUM_M1_CONFIG                                           0x0028
#define REG_UNI_TOP_GLB_LPC_NUM_M2_CONFIG                                           0x002C
#define REG_UNI_TOP_GLB_LPC_NUM_M3_CONFIG                                           0x0030
#define REG_UNI_TOP_GLB_LPC_NUM_M4_CONFIG                                           0x0034
#define REG_UNI_TOP_GLB_LPC_NUM_M5_CONFIG                                           0x0038
#define REG_UNI_TOP_GLB_LPC_NUM_M6_CONFIG                                           0x003C
#define REG_UNI_TOP_GLB_LPC_NUM_S0_CONFIG                                           0x0040
#define REG_UNI_TOP_GLB_LPC_NUM_S1_CONFIG                                           0x0044
#define REG_UNI_TOP_GLB_LPC_NUM_S2_CONFIG                                           0x0048
#define REG_UNI_TOP_GLB_LPC_NUM_S3_CONFIG                                           0x004C
#define REG_UNI_TOP_GLB_LPC_NUM_S4_CONFIG                                           0x0050
#define REG_UNI_TOP_GLB_LPC_NUM_S5_CONFIG                                           0x0054
#define REG_UNI_TOP_GLB_LPC_NUM_S6_CONFIG                                           0x0058
#define REG_UNI_TOP_GLB_LPC_NUM_S7_CONFIG                                           0x005C
#define REG_UNI_TOP_GLB_LPC_NUM_S8_CONFIG                                           0x0060
#define REG_UNI_TOP_GLB_LPC_NUM_ABS0_CONFIG                                         0x0064
#define REG_UNI_TOP_GLB_LPC_NUM_ABS1_CONFIG                                         0x0068
#define REG_UNI_TOP_GLB_LPC_NUM_ABS2_CONFIG                                         0x006C
#define REG_UNI_TOP_GLB_LPC_NUM_ABS3_CONFIG                                         0x0070
#define REG_UNI_TOP_GLB_LPC_NUM_ABS8_CONFIG                                         0x0074
#define REG_UNI_TOP_GLB_ASYNC_BRIDGE_SLAVE_STATUS                                   0x0078
#define REG_UNI_TOP_GLB_UL_GLB_CFG_L                                                0x007C
#define REG_UNI_TOP_GLB_UL_GLB_CFG_H                                                0x0080
#define REG_UNI_TOP_GLB_DBG_BUS_URGENCY                                             0x0084
#define REG_UNI_TOP_GLB_DBG_HSDL_CONFIG_MISC                                        0x0088
#define REG_UNI_TOP_GLB_DBG_LPC_EB_CONFIG                                           0x008C
#define REG_UNI_TOP_GLB_DBG_LPC_FRC_CONFIG                                          0x0090
#define REG_UNI_TOP_GLB_DBG_CACTIVE_SYNC_SEL_CONFIG                                 0x0094
#define REG_UNI_TOP_GLB_DBG_CSYSACK_SYNC_SEL_CONFIG                                 0x0098
#define REG_UNI_TOP_GLB_DBG_LPC_FORCE_ACK_STATUS                                    0x009C
#define REG_UNI_TOP_GLB_DBG_LPC_STATUS                                              0x00A0
#define REG_UNI_TOP_GLB_DBG_LPC_NUM_M0_CONFIG                                       0x00A4
#define REG_UNI_TOP_GLB_DBG_LPC_NUM_M1_CONFIG                                       0x00A8
#define REG_UNI_TOP_GLB_DBG_LPC_NUM_M2_CONFIG                                       0x00AC
#define REG_UNI_TOP_GLB_DBG_LPC_NUM_M3_CONFIG                                       0x00B0
#define REG_UNI_TOP_GLB_DBG_LPC_NUM_S0_CONFIG                                       0x00B4
#define REG_UNI_TOP_GLB_DBG_LPC_NUM_S1_CONFIG                                       0x00B8
#define REG_UNI_TOP_GLB_DBG_LPC_NUM_S2_CONFIG                                       0x00BC
#define REG_UNI_TOP_GLB_DBG_LPC_NUM_S3_CONFIG                                       0x00C0
#define REG_UNI_TOP_GLB_DBG_AXI_USER_M1_CONFIG                                      0x00C4
#define REG_UNI_TOP_GLB_DBG_AXI_USER_M2_CONFIG                                      0x00C8
#define REG_UNI_TOP_GLB_DBG_AXI_USER_M3_CONFIG                                      0x00CC
#define REG_UNI_TOP_GLB_LTE_OUT_GRP_SET                                             0x00D0
#define REG_UNI_TOP_GLB_AUTO_GATE_EN                                                0x00D4
#define REG_UNI_TOP_GLB_FRC_EN                                                      0x00D8
#define REG_UNI_TOP_GLB_CLK_EB                                                      0x00DC
#define REG_UNI_TOP_GLB_QOS_SEL                                                     0x00E0
#define REG_UNI_TOP_GLB_UNI_MTX_AWQOS_ARQOS_CONFIG                                  0x00E4
#define REG_UNI_TOP_GLB_UNI_MTX_AWQOS_ARQOS_CFG                                     0x00E8
#define REG_UNI_TOP_GLB_SOFT_CLK                                                    0x00EC
#define REG_UNI_TOP_GLB_CLK_EB_SECOND                                               0x00F0
#define REG_UNI_TOP_GLB_AUTO_GATE_EN_SECOND                                         0x00F4
#define REG_UNI_TOP_GLB_LP_CTRL_DISABLE                                             0x00F8
#define REG_UNI_TOP_GLB_FRC_LSLP                                                    0x00FC
#define REG_UNI_TOP_GLB_ENABLE_XC_CR8                                               0x0100
#define REG_UNI_TOP_GLB_CLK_GATE_M_MTX_CTRL                                         0x0104
#define REG_UNI_TOP_GLB_CLK_GATE_S_MTX_CTRL                                         0x0108
#define REG_UNI_TOP_GLB_CLK_GATE_S_BRIDGE_CTRL                                      0x010C
#define REG_UNI_TOP_GLB_CLK_GATE_M_BRIDGE_CTRL                                      0x0110
#define REG_UNI_TOP_GLB_CLK_GATE_AXI_IP                                             0x0114
#define REG_UNI_TOP_GLB_CLK_GATE_HSDL                                               0x0118
#define REG_UNI_TOP_GLB_CLK_GATE_DBUF                                               0x011C
#define REG_UNI_TOP_GLB_CLK_GATE_DPD                                                0x0120
#define REG_UNI_TOP_GLB_CLK_GATE_UNI_UL                                             0x0124
#define REG_UNI_TOP_GLB_CLK_GATE_RXDFE                                              0x0128
#define REG_UNI_TOP_GLB_CLK_GATE_ANA1X_RX                                           0x012C
#define REG_UNI_TOP_GLB_CLK_GATE_ANA1X_DPD                                          0x0130
#define REG_UNI_TOP_GLB_CLK_GATE_ANA1X_TX                                           0x0134
#define REG_UNI_TOP_GLB_CLK_GATE_ANA1X_DBUF                                         0x0138
#define REG_UNI_TOP_GLB_CLK_GATE_ANA1X_HSDL                                         0x013C
#define REG_UNI_TOP_GLB_UNI_DEEP_FRC                                                0x0140
#define REG_UNI_TOP_GLB_CLK_GATE_UNI_TC_26M                                         0x0144
#define REG_UNI_TOP_GLB_CLK_GATE_UNI_DBG_S0                                         0x0148
#define REG_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF                                         0x014C
#define REG_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON                                          0x0150
#define REG_UNI_TOP_GLB_S_BUSY_MASK_FORC_ON                                         0x0154
#define REG_UNI_TOP_GLB_ABM_LP_STAT                                                 0x0158
#define REG_UNI_TOP_GLB_EARLY_WAKE_UP_EN                                            0x015C
#define REG_UNI_TOP_GLB_BUSY_EB                                                     0x0160
#define REG_UNI_TOP_GLB_FORCE_ACK                                                   0x0164
#define REG_UNI_TOP_GLB_LP_FORCE                                                    0x0168
#define REG_UNI_TOP_GLB_SOFT_CLK_SECOND                                             0x016C
#define REG_UNI_TOP_GLB_EARLY_WAKEUP_MASK                                           0x0170
#define REG_UNI_TOP_GLB_DUMMY_REG_H                                                 0x0174
#define REG_UNI_TOP_GLB_DUMMY_REG_L                                                 0x0178
#define REG_UNI_TOP_GLB_RXDFE_SELECT                                                0x017C
#define REG_UNI_TOP_GLB_UNI_UL_IP_STATE                                             0x0180
#define REG_UNI_TOP_GLB_RXDFE_IP_STATE                                              0x0184
#define REG_UNI_TOP_GLB_DPD_IP_STATE                                                0x0188
#define REG_UNI_TOP_GLB_UNI_TASK_CTRL_IP_STATE                                      0x018C
#define REG_UNI_TOP_GLB_UNI_DBUF_IP_STATE                                           0x0190
#define REG_UNI_TOP_GLB_UNI_HSDL_IP_STATE                                           0x0194
#define REG_UNI_TOP_GLB_LPC_NUM_S9_CONFIG                                           0x0198
#define REG_UNI_TOP_GLB_LPC_NUM_ABS9_CONFIG                                         0x019C
#define REG_UNI_TOP_GLB_LPC_NUM_DBUF_AB_CONFIG                                      0x0200
#define REG_UNI_TOP_GLB_UL_GLB_CFGH_L                                               0x0204
#define REG_UNI_TOP_GLB_UL_GLB_CFGH_H                                               0x0208
#define REG_UNI_TOP_GLB_CFG_DBUF_DPD_MEM_MUX                                        0x020C
#define REG_UNI_TOP_GLB_NR_DBG_MTX_EW_CFG                                           0x0210
#define REG_UNI_TOP_GLB_NLW_UNI_MTX_EW_CFG                                          0x0214
#define REG_UNI_TOP_GLB_NR_DBG_MTX_CACHE_CFG                                        0x0218
#define REG_UNI_TOP_GLB_NR_DBG_MTX_CACHE_SEL                                        0x021C
#define REG_UNI_TOP_GLB_NLW_UNI_MTX_M0_CACHE_CFG                                    0x0220
#define REG_UNI_TOP_GLB_NLW_UNI_MTX_M1_CACHE_CFG                                    0x0224
#define REG_UNI_TOP_GLB_NLW_UNI_MTX_M2_CACHE_CFG                                    0x0228
#define REG_UNI_TOP_GLB_NLW_UNI_MTX_M4_CACHE_CFG                                    0x022C
#define REG_UNI_TOP_GLB_NLW_UNI_MTX_M6_CACHE_CFG                                    0x0230
#define REG_PCIE0_APB_PCIE_RST                                                      0x0000
#define REG_PCIE0_APB_PCIE_EB                                                       0x0004
#define REG_PCIE0_APB_PCIE3_CTL0                                                    0x0008
#define REG_PCIE0_APB_M0_LPC                                                        0x0010
#define REG_PCIE0_APB_M1_LPC                                                        0x0014
#define REG_PCIE0_APB_M2_LPC                                                        0x0018
#define REG_PCIE0_APB_MAIN_MTX_LPC                                                  0x001C
#define REG_PCIE0_APB_S0_LPC                                                        0x0020
#define REG_PCIE0_APB_S1_LPC                                                        0x0024
#define REG_PCIE0_APB_S2_LPC                                                        0x0028
#define REG_PCIE0_APB_S3_LPC                                                        0x002C
#define REG_PCIE0_APB_S4_LPC                                                        0x0030
#define REG_PCIE0_APB_ASYNC_BRG_DDR_LPC                                             0x0034
#define REG_PCIE0_APB_ASYNC_BRG_IPA_LPC                                             0x0038
#define REG_PCIE0_APB_MATRIX_LPC_CTRL                                               0x003C
#define REG_PCIE0_APB_MTX_QOS_0                                                     0x0040
#define REG_PCIE0_APB_NIC400_URGENCY_0                                              0x0044
#define REG_PCIE0_APB_PCIE_MTX_FREQ_ALLOW_0                                         0x0048
#define REG_PCIE0_APB_PCIE_MTX_FREQ_LSLP_ALLOW_0                                    0x004C
#define REG_PCIE0_APB_PCIE_SYS_STATUS                                               0x0050
#define REG_PCIE0_APB_AON2PCIE_BRIDGE_DEBUG_SIGNAL_R                                0x0054
#define REG_PCIE0_APB_IPA2PCIE_BRIDGE_DEBUG_SIGNAL_R                                0x0058
#define REG_PCIE0_APB_DDR_BRIDGE_DEBUG_SIGNAL_W                                     0x005C
#define REG_PCIE0_APB_IPA_BRIDGE_DEBUG_SIGNAL_W                                     0x0060
#define REG_PCIE0_APB_PCIE3_DEBUG                                                   0x0064
#define REG_PCIE0_APB_MST_FRC_LSLP                                                  0x0068
#define REG_PCIE0_APB_AUTO_GATE_EN                                                  0x006C
#define REG_PCIE0_APB_ROOT_CLK_EN                                                   0x0078
#define REG_PCIE0_APB_DUMMY_REG_WR                                                  0x007C
#define REG_PCIE0_APB_DUMMY_REG_RO                                                  0x0080
#define REG_PCIE0_APB_EARLY_WAKEUP                                                  0x0084
#define REG_PCIE1_APB_PCIE_RST                                                      0x0000
#define REG_PCIE1_APB_PCIE_EB                                                       0x0004
#define REG_PCIE1_APB_PCIE3_CTL0                                                    0x0008
#define REG_PCIE1_APB_M0_LPC                                                        0x0010
#define REG_PCIE1_APB_M1_LPC                                                        0x0014
#define REG_PCIE1_APB_M2_LPC                                                        0x0018
#define REG_PCIE1_APB_MAIN_MTX_LPC                                                  0x001C
#define REG_PCIE1_APB_S0_LPC                                                        0x0020
#define REG_PCIE1_APB_S1_LPC                                                        0x0024
#define REG_PCIE1_APB_S2_LPC                                                        0x0028
#define REG_PCIE1_APB_S3_LPC                                                        0x002C
#define REG_PCIE1_APB_S4_LPC                                                        0x0030
#define REG_PCIE1_APB_ASYNC_BRG_DDR_LPC                                             0x0034
#define REG_PCIE1_APB_ASYNC_BRG_IPA_LPC                                             0x0038
#define REG_PCIE1_APB_MATRIX_LPC_CTRL                                               0x003C
#define REG_PCIE1_APB_MTX_QOS_0                                                     0x0040
#define REG_PCIE1_APB_NIC400_URGENCY_0                                              0x0044
#define REG_PCIE1_APB_PCIE_MTX_FREQ_ALLOW_0                                         0x0048
#define REG_PCIE1_APB_PCIE_MTX_FREQ_LSLP_ALLOW_0                                    0x004C
#define REG_PCIE1_APB_PCIE_SYS_STATUS                                               0x0050
#define REG_PCIE1_APB_AON2PCIE_BRIDGE_DEBUG_SIGNAL_R                                0x0054
#define REG_PCIE1_APB_IPA2PCIE_BRIDGE_DEBUG_SIGNAL_R                                0x0058
#define REG_PCIE1_APB_DDR_BRIDGE_DEBUG_SIGNAL_W                                     0x005C
#define REG_PCIE1_APB_IPA_BRIDGE_DEBUG_SIGNAL_W                                     0x0060
#define REG_PCIE1_APB_PCIE3_DEBUG                                                   0x0064
#define REG_PCIE1_APB_MST_FRC_LSLP                                                  0x0068
#define REG_PCIE1_APB_AUTO_GATE_EN                                                  0x006C
#define REG_PCIE1_APB_ROOT_CLK_EN                                                   0x0078
#define REG_PCIE1_APB_DUMMY_REG_WR                                                  0x007C
#define REG_PCIE1_APB_DUMMY_REG_RO                                                  0x0080
#define REG_PCIE1_APB_EARLY_WAKEUP                                                  0x0084

#endif /* __DT_BINDINGS_SPRD_UIS8520_REGS_H */
