design_1_controls_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_controls_0_0/sim/design_1_controls_0_0.v,
design_1_framebuffer_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_framebuffer_0_0/sim/design_1_framebuffer_0_0.v,
design_1_myALU_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_myALU_0_0/sim/design_1_myALU_0_0.v,
design_1_pixel_pusher_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pixel_pusher_0_0/sim/design_1_pixel_pusher_0_0.v,
design_1_regs_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_regs_0_0/sim/design_1_regs_0_0.v,
design_1_debounce_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.v,
design_1_clock_div_25_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clock_div_25_0_0/sim/design_1_clock_div_25_0_0.v,
design_1_clock_div_112500_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clock_div_112500_0_0/sim/design_1_clock_div_112500_0_0.v,
design_1_vga_ctrl_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_ctrl_0_0/sim/design_1_vga_ctrl_0_0.v,
design_1_uart_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.v,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../../lab_5.srcs/sources_1/bd/design_1/ipshared/67d8/simulation/blk_mem_gen_v8_4.v,
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,
design_1_blk_mem_gen_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
