<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
          "http://www.w3.org/TR/html4/strict.dtd">
<html>

<head>
  <title>AM79C973</title>
  <style>@import url(style.css);</style>
</head>

<body class="jdocu_main">
<script type="text/javascript">
parent.frames['toc'].d.openTo(509, true);
</script>
<a name="label3245"></a><p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic22.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic24.html">Next</a></span></p>
<h3 class="jdocu">AM79C973</h3 class="jdocu">


<a name="label3246"></a><dl class="jdocu_di">


<dt class="jdocu_di"><b>Provided by</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic14.html#label2528">AM79C973</a></dd>


<dt class="jdocu_di"><b>Class Hierarchy</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic48.html#label4590">conf-object</a> &#8594; <a class="jdocu" href="topic150.html#label7612">log-object</a> &#8594; <b>AM79C973</b></dd>


<dt class="jdocu_di"><b>Interfaces Implemented</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17766">log_object</a>, <a class="jdocu" href="topic506.html#label17759">io_memory</a>, <a class="jdocu" href="topic517.html#label17806">pci_device</a>, <a class="jdocu" href="topic500.html#label17741">ieee_802_3_mac</a>, <a class="jdocu" href="topic497.html#label17731">event_poster</a></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">


AM79C973 Ethernet controller.

</dd>

</dl>
<a name="label3247"></a><h4 class="jdocu">Attributes</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic48.html#label4590">conf-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic48.html#label4593">attributes</a></i>, <i><a class="jdocu" href="topic48.html#label4594">classname</a></i>, <i><a class="jdocu" href="topic48.html#label4595">component</a></i>, <i><a class="jdocu" href="topic48.html#label4596">iface</a></i>, <i><a class="jdocu" href="topic48.html#label4597">name</a></i>, <i><a class="jdocu" href="topic48.html#label4598">object_id</a></i>, <i><a class="jdocu" href="topic48.html#label4599">queue</a></i></dd>


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic150.html#label7612">log-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic150.html#label7615">access_count</a></i>, <i><a class="jdocu" href="topic150.html#label7616">log_buffer</a></i>, <i><a class="jdocu" href="topic150.html#label7617">log_buffer_last</a></i>, <i><a class="jdocu" href="topic150.html#label7618">log_buffer_size</a></i>, <i><a class="jdocu" href="topic150.html#label7619">log_group_mask</a></i>, <i><a class="jdocu" href="topic150.html#label7620">log_groups</a></i>, <i><a class="jdocu" href="topic150.html#label7621">log_level</a></i>, <i><a class="jdocu" href="topic150.html#label7622">log_type_mask</a></i></dd>


<dt class="jdocu_di"><b>Attribute List</b></dt><dd class="jdocu_di">
<dl><dt><b><i>bcr_bcr18</i></b></dt><a name="label3248"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Burst and Bus control</dd></dl>
<dl><dt><b><i>bcr_bcr19</i></b></dt><a name="label3249"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
EEPROM control and status</dd></dl>
<dl><dt><b><i>bcr_bcr22</i></b></dt><a name="label3250"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
PCI latency register</dd></dl>
<dl><dt><b><i>bcr_bcr27</i></b></dt><a name="label3251"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
SRAM interface control</dd></dl>
<dl><dt><b><i>bcr_bcr32</i></b></dt><a name="label3252"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
PHY control and status</dd></dl>
<dl><dt><b><i>bcr_bcr9</i></b></dt><a name="label3253"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Full-duplex control</dd></dl>
<dl><dt><b><i>bcr_led0</i></b></dt><a name="label3254"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
LED0 Status (Link Integrity)</dd></dl>
<dl><dt><b><i>bcr_led1</i></b></dt><a name="label3255"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
LED1 Status (Default: RCV)</dd></dl>
<dl><dt><b><i>bcr_led2</i></b></dt><a name="label3256"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
LED2 Status (Default: RCVPOL)</dd></dl>
<dl><dt><b><i>bcr_led3</i></b></dt><a name="label3257"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
LED3 Status (Default: XMT)</dd></dl>
<dl><dt><b><i>bcr_mc</i></b></dt><a name="label3258"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Miscellaneous Configuration</dd></dl>
<dl><dt><b><i>bcr_msrda</i></b></dt><a name="label3259"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Master Mode Read Active</dd></dl>
<dl><dt><b><i>bcr_mswra</i></b></dt><a name="label3260"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Master Mode Write Active</dd></dl>
<dl><dt><b><i>bcr_phy_addr</i></b></dt><a name="label3261"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register bcr.phy_addr</dd></dl>
<dl><dt><b><i>bcr_phy_data</i></b></dt><a name="label3262"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register bcr.phy_data</dd></dl>
<dl><dt><b><i>bcr_reserved</i></b></dt><a name="label3263"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register bcr.reserved</dd></dl>
<dl><dt><b><i>bcr_sram_bnd</i></b></dt><a name="label3264"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
SRAM boundary</dd></dl>
<dl><dt><b><i>bcr_sram_size</i></b></dt><a name="label3265"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
SRAM size</dd></dl>
<dl><dt><b><i>bcr_swstyle</i></b></dt><a name="label3266"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register bcr.swstyle</dd></dl>
<dl><dt><b><i>config_registers</i></b></dt><a name="label3267"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>[i*]</b>.
<p>
The PCI configuration registers, each 32 bits in size.</dd></dl>
<dl><dt><b><i>csr_csr0</i></b></dt><a name="label3268"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Controller Status</dd></dl>
<dl><dt><b><i>csr_csr1</i></b></dt><a name="label3269"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Init Block Address [15:0]</dd></dl>
<dl><dt><b><i>csr_csr112</i></b></dt><a name="label3270"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Missed Frame Count</dd></dl>
<dl><dt><b><i>csr_csr116</i></b></dt><a name="label3271"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
OnNow misc config</dd></dl>
<dl><dt><b><i>csr_csr15</i></b></dt><a name="label3272"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Mode</dd></dl>
<dl><dt><b><i>csr_csr2</i></b></dt><a name="label3273"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Init Block Address [23:16]</dd></dl>
<dl><dt><b><i>csr_csr3</i></b></dt><a name="label3274"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Interrupt Mask and Deferral Control</dd></dl>
<dl><dt><b><i>csr_csr4</i></b></dt><a name="label3275"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Misc</dd></dl>
<dl><dt><b><i>csr_csr7</i></b></dt><a name="label3276"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Extended Control and Interrupt 2</dd></dl>
<dl><dt><b><i>csr_csr88</i></b></dt><a name="label3277"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Chip ID lsw</dd></dl>
<dl><dt><b><i>csr_csr89</i></b></dt><a name="label3278"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Chip ID msw</dd></dl>
<dl><dt><b><i>curr_rxd</i></b></dt><a name="label3279"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Index of the current receive descriptor</dd></dl>
<dl><dt><b><i>curr_txd</i></b></dt><a name="label3280"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Index of the current transmit descriptor</dd></dl>
<dl><dt><b><i>expansion_rom</i></b></dt><a name="label3281"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
Undocumented</dd></dl>
<dl><dt><b><i>ioreg_aprom</i></b></dt><a name="label3282"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[i{16}]</b>.
<p>
Address PROM (MAC address + checksum)</dd></dl>
<dl><dt><b><i>ioreg_idp</i></b></dt><a name="label3283"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Bus Configuration Register Data Port</dd></dl>
<dl><dt><b><i>ioreg_rap</i></b></dt><a name="label3284"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Address Port (shared between RDP, IDP)</dd></dl>
<dl><dt><b><i>ioreg_rdp</i></b></dt><a name="label3285"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Ethernet Controller Register Data Port</dd></dl>
<dl><dt><b><i>ioreg_reset</i></b></dt><a name="label3286"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Reset (read to trigger)</dd></dl>
<dl><dt><b><i>irq_raised</i></b></dt><a name="label3287"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Interrupt is currently raised by device</dd></dl>
<dl><dt><b><i>logical_address_filter</i></b></dt><a name="label3288"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The logical address filter</dd></dl>
<dl><dt><b><i>mac_address</i></b></dt><a name="label3289"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The MAC address</dd></dl>
<dl><dt><b><i>pci_bus</i></b></dt><a name="label3290"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.</dd></dl>
<dl><dt><b><i>pci_config_base_address_0</i></b></dt><a name="label3291"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_0</dd></dl>
<dl><dt><b><i>pci_config_base_address_1</i></b></dt><a name="label3292"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_1</dd></dl>
<dl><dt><b><i>pci_config_base_address_2</i></b></dt><a name="label3293"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_2</dd></dl>
<dl><dt><b><i>pci_config_base_address_3</i></b></dt><a name="label3294"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_3</dd></dl>
<dl><dt><b><i>pci_config_base_address_4</i></b></dt><a name="label3295"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_4</dd></dl>
<dl><dt><b><i>pci_config_base_address_5</i></b></dt><a name="label3296"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_5</dd></dl>
<dl><dt><b><i>pci_config_bist</i></b></dt><a name="label3297"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.bist</dd></dl>
<dl><dt><b><i>pci_config_bus_address</i></b></dt><a name="label3298"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.bus_address</dd></dl>
<dl><dt><b><i>pci_config_cache_line_size</i></b></dt><a name="label3299"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.cache_line_size</dd></dl>
<dl><dt><b><i>pci_config_capabilities_ptr</i></b></dt><a name="label3300"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.capabilities_ptr</dd></dl>
<dl><dt><b><i>pci_config_cardbus_cis_ptr</i></b></dt><a name="label3301"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.cardbus_cis_ptr</dd></dl>
<dl><dt><b><i>pci_config_class_code</i></b></dt><a name="label3302"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.class_code</dd></dl>
<dl><dt><b><i>pci_config_command</i></b></dt><a name="label3303"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The PCI command register.</dd></dl>
<dl><dt><b><i>pci_config_device_id</i></b></dt><a name="label3304"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The Device ID of the PCI device</dd></dl>
<dl><dt><b><i>pci_config_expansion_rom_base</i></b></dt><a name="label3305"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Expansion ROM base address</dd></dl>
<dl><dt><b><i>pci_config_header_type</i></b></dt><a name="label3306"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.header_type</dd></dl>
<dl><dt><b><i>pci_config_interrupt_line</i></b></dt><a name="label3307"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.interrupt_line</dd></dl>
<dl><dt><b><i>pci_config_interrupt_pin</i></b></dt><a name="label3308"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.interrupt_pin</dd></dl>
<dl><dt><b><i>pci_config_interrupts</i></b></dt><a name="label3309"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.interrupts</dd></dl>
<dl><dt><b><i>pci_config_latency_timer</i></b></dt><a name="label3310"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.latency_timer</dd></dl>
<dl><dt><b><i>pci_config_max_lat</i></b></dt><a name="label3311"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.max_lat</dd></dl>
<dl><dt><b><i>pci_config_min_gnt</i></b></dt><a name="label3312"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.min_gnt</dd></dl>
<dl><dt><b><i>pci_config_pm_capabilities</i></b></dt><a name="label3313"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
PM Capabilities</dd></dl>
<dl><dt><b><i>pci_config_pm_capability_id</i></b></dt><a name="label3314"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Capability ID</dd></dl>
<dl><dt><b><i>pci_config_pm_data</i></b></dt><a name="label3315"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
PM Data</dd></dl>
<dl><dt><b><i>pci_config_pm_next_ptr_r</i></b></dt><a name="label3316"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Next PTR</dd></dl>
<dl><dt><b><i>pci_config_pm_sc_bridge</i></b></dt><a name="label3317"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
PM Bridge S/C</dd></dl>
<dl><dt><b><i>pci_config_pm_status_control</i></b></dt><a name="label3318"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
PM Status/Control</dd></dl>
<dl><dt><b><i>pci_config_reserved1</i></b></dt><a name="label3319"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.reserved1</dd></dl>
<dl><dt><b><i>pci_config_reserved2</i></b></dt><a name="label3320"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.reserved2</dd></dl>
<dl><dt><b><i>pci_config_revision_id</i></b></dt><a name="label3321"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.revision_id</dd></dl>
<dl><dt><b><i>pci_config_status</i></b></dt><a name="label3322"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.status</dd></dl>
<dl><dt><b><i>pci_config_subsystem_id</i></b></dt><a name="label3323"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.subsystem_id</dd></dl>
<dl><dt><b><i>pci_config_subsystem_vendor_id</i></b></dt><a name="label3324"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.subsystem_vendor_id</dd></dl>
<dl><dt><b><i>pci_config_vendor_id</i></b></dt><a name="label3325"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The Vendor ID of the PCI device</dd></dl>
<dl><dt><b><i>phy</i></b></dt><a name="label3326"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
The PHY the device is connected to.</dd></dl>
<dl><dt><b><i>poll_interval</i></b></dt><a name="label3327"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Float</b>.
<p>
Interval between transmit descriptor polls</dd></dl>
<dl><dt><b><i>rcv_descr_tbl_addr</i></b></dt><a name="label3328"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The base address of the receive descriptor ring</dd></dl>
<dl><dt><b><i>rcv_descr_tbl_length</i></b></dt><a name="label3329"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The length of the receive descriptor ring</dd></dl>
<dl><dt><b><i>xmt_descr_tbl_addr</i></b></dt><a name="label3330"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The base address of the transmit descriptor ring</dd></dl>
<dl><dt><b><i>xmt_descr_tbl_length</i></b></dt><a name="label3331"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The length of the transmit descriptor ring</dd></dl>
</dd>

</dl>

<a name="label3332"></a><h4 class="jdocu">Command List</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic508.html#label17766">log_object</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17770">log</a>, <a class="jdocu" href="topic508.html#label17772">log-group</a>, <a class="jdocu" href="topic508.html#label17774">log-level</a>, <a class="jdocu" href="topic508.html#label17776">log-size</a>, <a class="jdocu" href="topic508.html#label17778">log-type</a></dd>


<dt class="jdocu_di"><b>Commands</b></dt><dd class="jdocu_di">
<table>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label3334">info</a></b></td><td class="jdocu_noborder">print information about the device</td></tr>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label3336">pci-header</a></b></td><td class="jdocu_noborder">print PCI device header</td></tr>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label3338">status</a></b></td><td class="jdocu_noborder">print status of the device</td></tr>
</table>
</dd>

</dl>

<a name="label3333"></a><h4 class="jdocu">Command Descriptions</h4 class="jdocu">




<a name="label3334"></a><a name="label3335"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;AM79C973&gt;.info</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;AM79C973&gt;.info</b></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Print detailed information about the configuration of the device.</dd>

</dl>



<a name="label3336"></a><a name="label3337"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;AM79C973&gt;.pci-header</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;AM79C973&gt;.pci-header</b></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Print the PCI header, i.e the configuration registers.</dd>

</dl>



<a name="label3338"></a><a name="label3339"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;AM79C973&gt;.status</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;AM79C973&gt;.status</b></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Print detailed information about the current status of the device.</dd>

</dl>


<p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic22.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic24.html">Next</a></span></p>
</body>
</html>
