FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 17.4.0 d001 on Jun-26-2023 at 11:27:56 }
NET_NAME
'N273448'
 '@XS6.SCHEMATIC1(SCH_1):N273448':
 C_SIGNAL='@xs6.schematic1(sch_1):n273448';
NODE_NAME	D11 1
 '@XS6.SCHEMATIC1(SCH_1):INS273091@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R62 2
 '@XS6.SCHEMATIC1(SCH_1):INS273107@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NET_NAME
'P2_L33P_3'
 '@XS6.SCHEMATIC1(SCH_1):P2_L33P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):p2_l33p_3',
 DIFFERENTIAL_PAIR='DP_L33_3';
NODE_NAME	U14 P2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L33P_M3DQ12_3':;
NODE_NAME	J4 24
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '24':;
NODE_NAME	J5 1
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '1':;
NET_NAME
'P1_L33N_3'
 '@XS6.SCHEMATIC1(SCH_1):P1_L33N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):p1_l33n_3',
 DIFFERENTIAL_PAIR='DP_L33_3';
NODE_NAME	U14 P1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L33N_M3DQ13_3':;
NODE_NAME	J4 23
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '23':;
NODE_NAME	J5 2
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VQUENCH_PWR'
 '@XS6.SCHEMATIC1(SCH_1):VQUENCH_PWR':
 C_SIGNAL='@xs6.schematic1(sch_1):vquench_pwr';
NODE_NAME	D3 1
 '@XS6.SCHEMATIC1(SCH_1):INS373264@DISCRETE.DIODE.NORMAL(CHIPS)':
 'K':;
NODE_NAME	R8 1
 '@XS6.SCHEMATIC1(SCH_1):INS373300@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C1 1
 '@XS6.SCHEMATIC1(SCH_1):INS373074@DISCRETE.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP4 1
 '@XS6.SCHEMATIC1(SCH_1):INS383571@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'AUX_PWR_EN'
 '@XS6.SCHEMATIC1(SCH_1):AUX_PWR_EN':
 C_SIGNAL='@xs6.schematic1(sch_1):aux_pwr_en';
NODE_NAME	R35 1
 '@XS6.SCHEMATIC1(SCH_1):INS373152@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP15 1
 '@XS6.SCHEMATIC1(SCH_1):INS373286@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N3_L34P_3'
 '@XS6.SCHEMATIC1(SCH_1):N3_L34P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):n3_l34p_3',
 DIFFERENTIAL_PAIR='DP_L34_3';
NODE_NAME	U14 N3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L34P_M3UDQS_3':;
NODE_NAME	J4 26
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '26':;
NET_NAME
'PROGRAM_B_2'
 '@XS6.SCHEMATIC1(SCH_1):PROGRAM_B_2':
 C_SIGNAL='@xs6.schematic1(sch_1):program_b_2';
NODE_NAME	U14 T2
 '@XS6.SCHEMATIC1(SCH_1):INS155744@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256E.NORMAL(CHIPS)':
 'PROGRAM_B_2':;
NODE_NAME	R74 1
 '@XS6.SCHEMATIC1(SCH_1):INS154952@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 10
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '10':;
NET_NAME
'N365573'
 '@XS6.SCHEMATIC1(SCH_1):N365573':
 C_SIGNAL='@xs6.schematic1(sch_1):n365573';
NODE_NAME	U1 4
 '@XS6.SCHEMATIC1(SCH_1):INS373186@LIBRARY1.MAX5026EUT-T.NORMAL(CHIPS)':
 'S\H\D\N\':;
NODE_NAME	R22 2
 '@XS6.SCHEMATIC1(SCH_1):INS373132@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R35 2
 '@XS6.SCHEMATIC1(SCH_1):INS373152@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'GND_QUENCH'
 '@XS6.SCHEMATIC1(SCH_1):GND_QUENCH':
 C_SIGNAL='@xs6.schematic1(sch_1):gnd_quench';
NODE_NAME	U1 1
 '@XS6.SCHEMATIC1(SCH_1):INS373186@LIBRARY1.MAX5026EUT-T.NORMAL(CHIPS)':
 'PGND':;
NODE_NAME	U1 2
 '@XS6.SCHEMATIC1(SCH_1):INS373186@LIBRARY1.MAX5026EUT-T.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C1 2
 '@XS6.SCHEMATIC1(SCH_1):INS373074@DISCRETE.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP5 1
 '@XS6.SCHEMATIC1(SCH_1):INS373172@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	R11 2
 '@XS6.SCHEMATIC1(SCH_1):INS373222@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C6 2
 '@XS6.SCHEMATIC1(SCH_1):INS373320@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C4 2
 '@XS6.SCHEMATIC1(SCH_1):INS373110@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C17 2
 '@XS6.SCHEMATIC1(SCH_1):INS383346@DISCRETE.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_TMS'
 '@XS6.SCHEMATIC1(SCH_1):FPGA_TMS':
 C_SIGNAL='@xs6.schematic1(sch_1):fpga_tms';
NODE_NAME	U14 A15
 '@XS6.SCHEMATIC1(SCH_1):INS155744@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256E.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	J2 4
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'TMS':;
NET_NAME
'N417823'
 '@XS6.SCHEMATIC1(SCH_1):N417823':
 C_SIGNAL='@xs6.schematic1(sch_1):n417823';
NODE_NAME	U8 1
 '@XS6.SCHEMATIC1(SCH_1):INS417169@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 '-IN':;
NODE_NAME	D10 2
 '@XS6.SCHEMATIC1(SCH_1):INS418428@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	C27 1
 '@XS6.SCHEMATIC1(SCH_1):INS418753@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R53 1
 '@XS6.SCHEMATIC1(SCH_1):INS419372@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'VQUENCH'
 '@XS6.SCHEMATIC1(SCH_1):VQUENCH':
 C_SIGNAL='@xs6.schematic1(sch_1):vquench';
NODE_NAME	R5 1
 '@XS6.SCHEMATIC1(SCH_1):INS384732@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	Q1 2
 '@XS6.SCHEMATIC1(SCH_1):INS383958@HVPS.BSP316P_0.NORMAL(CHIPS)':
 'S':;
NODE_NAME	TP3 1
 '@XS6.SCHEMATIC1(SCH_1):INS387511@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'RXD'
 '@XS6.SCHEMATIC1(SCH_1):RXD':
 C_SIGNAL='@xs6.schematic1(sch_1):rxd';
NODE_NAME	U16 9
 '@XS6.SCHEMATIC1(SCH_1):INS271055@XILINX SPARTAN-6 FPGA S604 V12 20210514.CH340E.NORMAL(CHIPS)':
 'RXD':;
NODE_NAME	U14 M12
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L2P_CMPCLK_2':;
NET_NAME
'DONE_2'
 '@XS6.SCHEMATIC1(SCH_1):DONE_2':
 C_SIGNAL='@xs6.schematic1(sch_1):done_2';
NODE_NAME	U14 P13
 '@XS6.SCHEMATIC1(SCH_1):INS155744@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256E.NORMAL(CHIPS)':
 'DONE_2':;
NODE_NAME	R71 1
 '@XS6.SCHEMATIC1(SCH_1):INS155082@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 6
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '6':;
NET_NAME
'N387558'
 '@XS6.SCHEMATIC1(SCH_1):N387558':
 C_SIGNAL='@xs6.schematic1(sch_1):n387558';
NODE_NAME	R1 1
 '@XS6.SCHEMATIC1(SCH_1):INS383938@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R6 1
 '@XS6.SCHEMATIC1(SCH_1):INS387542@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R7 1
 '@XS6.SCHEMATIC1(SCH_1):INS387592@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N365393'
 '@XS6.SCHEMATIC1(SCH_1):N365393':
 C_SIGNAL='@xs6.schematic1(sch_1):n365393';
NODE_NAME	L1 2
 '@XS6.SCHEMATIC1(SCH_1):INS373242@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 6
 '@XS6.SCHEMATIC1(SCH_1):INS373186@LIBRARY1.MAX5026EUT-T.NORMAL(CHIPS)':
 'LX':;
NODE_NAME	D3 2
 '@XS6.SCHEMATIC1(SCH_1):INS373264@DISCRETE.DIODE.NORMAL(CHIPS)':
 'A':;
NET_NAME
'TXD'
 '@XS6.SCHEMATIC1(SCH_1):TXD':
 C_SIGNAL='@xs6.schematic1(sch_1):txd';
NODE_NAME	U16 8
 '@XS6.SCHEMATIC1(SCH_1):INS271055@XILINX SPARTAN-6 FPGA S604 V12 20210514.CH340E.NORMAL(CHIPS)':
 'TXD':;
NODE_NAME	U14 P8
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L30P_GCLK1_D13_2':;
NET_NAME
'M2_L35P_3'
 '@XS6.SCHEMATIC1(SCH_1):M2_L35P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):m2_l35p_3',
 DIFFERENTIAL_PAIR='DP_L35_3';
NODE_NAME	U14 M2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L35P_M3DQ10_3':;
NODE_NAME	J4 28
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '28':;
NET_NAME
'N387570'
 '@XS6.SCHEMATIC1(SCH_1):N387570':
 C_SIGNAL='@xs6.schematic1(sch_1):n387570';
NODE_NAME	R1 2
 '@XS6.SCHEMATIC1(SCH_1):INS383938@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R6 2
 '@XS6.SCHEMATIC1(SCH_1):INS387542@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R7 2
 '@XS6.SCHEMATIC1(SCH_1):INS387592@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N365581'
 '@XS6.SCHEMATIC1(SCH_1):N365581':
 C_SIGNAL='@xs6.schematic1(sch_1):n365581';
NODE_NAME	U1 3
 '@XS6.SCHEMATIC1(SCH_1):INS373186@LIBRARY1.MAX5026EUT-T.NORMAL(CHIPS)':
 'FB':;
NODE_NAME	R8 2
 '@XS6.SCHEMATIC1(SCH_1):INS373300@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R11 1
 '@XS6.SCHEMATIC1(SCH_1):INS373222@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'M1_L35N_3'
 '@XS6.SCHEMATIC1(SCH_1):M1_L35N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):m1_l35n_3',
 DIFFERENTIAL_PAIR='DP_L35_3';
NODE_NAME	U14 M1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L35N_M3DQ11_3':;
NODE_NAME	U6 5
 '@XS6.SCHEMATIC1(SCH_1):INS395097@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	J4 27
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '27':;
NET_NAME
'N154918'
 '@XS6.SCHEMATIC1(SCH_1):N154918':
 C_SIGNAL='@xs6.schematic1(sch_1):n154918';
NODE_NAME	R79 2
 '@XS6.SCHEMATIC1(SCH_1):INS154890@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 P14
 '@XS6.SCHEMATIC1(SCH_1):INS155744@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256E.NORMAL(CHIPS)':
 'SUSPEND':;
NET_NAME
'+2.5V'
 '@XS6.SCHEMATIC1(SCH_1):+2.5V':
 C_SIGNAL='@xs6.schematic1(sch_1):\+2.5v\';
NODE_NAME	U18 2
 '@XS6.SCHEMATIC1(SCH_1):INS18144@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	U18 4
 '@XS6.SCHEMATIC1(SCH_1):INS18144@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VOUT1':;
NODE_NAME	C102 1
 '@XS6.SCHEMATIC1(SCH_1):INS18236@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R80 2
 '@XS6.SCHEMATIC1(SCH_1):INS28041@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NET_NAME
'+1.2V'
 '@XS6.SCHEMATIC1(SCH_1):+1.2V':
 C_SIGNAL='@xs6.schematic1(sch_1):\+1.2v\';
NODE_NAME	U15 2
 '@XS6.SCHEMATIC1(SCH_1):INS18351@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	U15 4
 '@XS6.SCHEMATIC1(SCH_1):INS18351@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VOUT1':;
NODE_NAME	C89 1
 '@XS6.SCHEMATIC1(SCH_1):INS18443@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C81 1
 '@XS6.SCHEMATIC1(SCH_1):INS33029@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C75 1
 '@XS6.SCHEMATIC1(SCH_1):INS33049@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C63 1
 '@XS6.SCHEMATIC1(SCH_1):INS33081@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C72 1
 '@XS6.SCHEMATIC1(SCH_1):INS33065@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C76 1
 '@XS6.SCHEMATIC1(SCH_1):INS33117@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C73 1
 '@XS6.SCHEMATIC1(SCH_1):INS33097@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C80 1
 '@XS6.SCHEMATIC1(SCH_1):INS33201@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C68 1
 '@XS6.SCHEMATIC1(SCH_1):INS184789@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C64 1
 '@XS6.SCHEMATIC1(SCH_1):INS33301@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C77 1
 '@XS6.SCHEMATIC1(SCH_1):INS33337@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C66 1
 '@XS6.SCHEMATIC1(SCH_1):INS33353@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C87 1
 '@XS6.SCHEMATIC1(SCH_1):INS184773@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C82 1
 '@XS6.SCHEMATIC1(SCH_1):INS33489@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 G9
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCINT#G9':;
NODE_NAME	U14 G7
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCINT#G7':;
NODE_NAME	U14 H10
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCINT#H10':;
NODE_NAME	U14 J7
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCINT#J7':;
NODE_NAME	U14 H8
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCINT#H8':;
NODE_NAME	U14 J9
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCINT#J9':;
NODE_NAME	U14 K10
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCINT#K10':;
NODE_NAME	U14 K8
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCINT#K8':;
NET_NAME
'FPGA_TDI'
 '@XS6.SCHEMATIC1(SCH_1):FPGA_TDI':
 C_SIGNAL='@xs6.schematic1(sch_1):fpga_tdi';
NODE_NAME	U14 C12
 '@XS6.SCHEMATIC1(SCH_1):INS155744@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256E.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	J2 10
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'TDI':;
NET_NAME
'L3_L36P_3'
 '@XS6.SCHEMATIC1(SCH_1):L3_L36P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):l3_l36p_3',
 DIFFERENTIAL_PAIR='DP_L36_3';
NODE_NAME	U14 L3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L36P_M3DQ8_3':;
NODE_NAME	J4 32
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '32':;
NET_NAME
'N155350'
 '@XS6.SCHEMATIC1(SCH_1):N155350':
 C_SIGNAL='@xs6.schematic1(sch_1):n155350';
NODE_NAME	D8 1
 '@XS6.SCHEMATIC1(SCH_1):INS155364@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R45 1
 '@XS6.SCHEMATIC1(SCH_1):INS155260@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NET_NAME
'USB_DP'
 '@XS6.SCHEMATIC1(SCH_1):USB_DP':
 C_SIGNAL='@xs6.schematic1(sch_1):usb_dp',
 DIFFERENTIAL_PAIR='DP_USB';
NODE_NAME	J1 3
 '@XS6.SCHEMATIC1(SCH_1):INS16783@FCL_CONNECTOR.USB_MINI_AB_RECEPTACLE.NORMAL(CHIPS)':
 'P3':;
NODE_NAME	U16 1
 '@XS6.SCHEMATIC1(SCH_1):INS271055@XILINX SPARTAN-6 FPGA S604 V12 20210514.CH340E.NORMAL(CHIPS)':
 'UD+':;
NET_NAME
'L1_L36N_3'
 '@XS6.SCHEMATIC1(SCH_1):L1_L36N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):l1_l36n_3',
 DIFFERENTIAL_PAIR='DP_L36_3';
NODE_NAME	U14 L1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L36N_M3DQ9_3':;
NODE_NAME	J4 31
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '31':;
NET_NAME
'N365385'
 '@XS6.SCHEMATIC1(SCH_1):N365385':
 C_SIGNAL='@xs6.schematic1(sch_1):n365385';
NODE_NAME	L1 1
 '@XS6.SCHEMATIC1(SCH_1):INS373242@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 5
 '@XS6.SCHEMATIC1(SCH_1):INS373186@LIBRARY1.MAX5026EUT-T.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	R22 1
 '@XS6.SCHEMATIC1(SCH_1):INS373132@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C4 1
 '@XS6.SCHEMATIC1(SCH_1):INS373110@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C6 1
 '@XS6.SCHEMATIC1(SCH_1):INS373320@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C17 1
 '@XS6.SCHEMATIC1(SCH_1):INS383346@DISCRETE.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R36 2
 '@XS6.SCHEMATIC1(SCH_1):INS383522@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_DM'
 '@XS6.SCHEMATIC1(SCH_1):USB_DM':
 C_SIGNAL='@xs6.schematic1(sch_1):usb_dm',
 DIFFERENTIAL_PAIR='DP_USB';
NODE_NAME	J1 2
 '@XS6.SCHEMATIC1(SCH_1):INS16783@FCL_CONNECTOR.USB_MINI_AB_RECEPTACLE.NORMAL(CHIPS)':
 'P2':;
NODE_NAME	U16 2
 '@XS6.SCHEMATIC1(SCH_1):INS271055@XILINX SPARTAN-6 FPGA S604 V12 20210514.CH340E.NORMAL(CHIPS)':
 'UD-':;
NET_NAME
'N154888'
 '@XS6.SCHEMATIC1(SCH_1):N154888':
 C_SIGNAL='@xs6.schematic1(sch_1):n154888';
NODE_NAME	U14 L11
 '@XS6.SCHEMATIC1(SCH_1):INS155744@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256E.NORMAL(CHIPS)':
 'CMPCS_B_2':;
NODE_NAME	R76 1
 '@XS6.SCHEMATIC1(SCH_1):INS155016@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_TDO'
 '@XS6.SCHEMATIC1(SCH_1):FPGA_TDO':
 C_SIGNAL='@xs6.schematic1(sch_1):fpga_tdo';
NODE_NAME	U14 E14
 '@XS6.SCHEMATIC1(SCH_1):INS155744@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256E.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	J2 8
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'TDO':;
NET_NAME
'K2_L37P_3'
 '@XS6.SCHEMATIC1(SCH_1):K2_L37P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):k2_l37p_3',
 DIFFERENTIAL_PAIR='DP_L37_3';
NODE_NAME	U14 K2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L37P_M3DQ0_3':;
NODE_NAME	J4 36
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '36':;
NET_NAME
'GND_HVPS'
 '@XS6.SCHEMATIC1(SCH_1):GND_HVPS':
 C_SIGNAL='@xs6.schematic1(sch_1):gnd_hvps';
NODE_NAME	C11 2
 '@XS6.SCHEMATIC1(SCH_1):INS363965@DISCRETE.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C8 2
 '@XS6.SCHEMATIC1(SCH_1):INS361823@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C13 2
 '@XS6.SCHEMATIC1(SCH_1):INS363777@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 6
 '@XS6.SCHEMATIC1(SCH_1):INS363799@LIBRARY1.MAX1771ESA+.NORMAL(CHIPS)':
 'AGND':;
NODE_NAME	R27 2
 '@XS6.SCHEMATIC1(SCH_1):INS361903@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 7
 '@XS6.SCHEMATIC1(SCH_1):INS363799@LIBRARY1.MAX1771ESA+.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	R28 2
 '@XS6.SCHEMATIC1(SCH_1):INS363737@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R24 2
 '@XS6.SCHEMATIC1(SCH_1):INS363717@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C19 2
 '@XS6.SCHEMATIC1(SCH_1):INS363881@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R39 1
 '@XS6.SCHEMATIC1(SCH_1):INS361803@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C2 2
 '@XS6.SCHEMATIC1(SCH_1):INS363859@DISCRETE.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP7 1
 '@XS6.SCHEMATIC1(SCH_1):INS363845@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'K1_L37N_3'
 '@XS6.SCHEMATIC1(SCH_1):K1_L37N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):k1_l37n_3',
 DIFFERENTIAL_PAIR='DP_L37_3';
NODE_NAME	U14 K1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L37N_M3DQ1_3':;
NODE_NAME	J4 35
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '35':;
NET_NAME
'VDD5_QUENCH'
 '@XS6.SCHEMATIC1(SCH_1):VDD5_QUENCH':
 C_SIGNAL='@xs6.schematic1(sch_1):vdd5_quench';
NODE_NAME	C15 1
 '@XS6.SCHEMATIC1(SCH_1):INS385006@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C18 1
 '@XS6.SCHEMATIC1(SCH_1):INS384634@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R26 1
 '@XS6.SCHEMATIC1(SCH_1):INS384000@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 4
 '@XS6.SCHEMATIC1(SCH_1):INS384454@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 'V+':;
NODE_NAME	C10 1
 '@XS6.SCHEMATIC1(SCH_1):INS384654@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 6
 '@XS6.SCHEMATIC1(SCH_1):INS385026@LIBRARY1.OPA357AIDBVR.NORMAL(CHIPS)':
 'V+':;
NODE_NAME	U4 5
 '@XS6.SCHEMATIC1(SCH_1):INS385026@LIBRARY1.OPA357AIDBVR.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	C12 1
 '@XS6.SCHEMATIC1(SCH_1):INS384924@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R20 2
 '@XS6.SCHEMATIC1(SCH_1):INS384288@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP12 1
 '@XS6.SCHEMATIC1(SCH_1):INS397138@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N383561'
 '@XS6.SCHEMATIC1(SCH_1):N383561':
 C_SIGNAL='@xs6.schematic1(sch_1):n383561';
NODE_NAME	R36 1
 '@XS6.SCHEMATIC1(SCH_1):INS383522@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP16 1
 '@XS6.SCHEMATIC1(SCH_1):INS373096@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'J3_L38P_3'
 '@XS6.SCHEMATIC1(SCH_1):J3_L38P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):j3_l38p_3',
 DIFFERENTIAL_PAIR='DP_L38_3';
NODE_NAME	U14 J3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L38P_M3DQ2_3':;
NODE_NAME	J4 38
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '38':;
NET_NAME
'J1_L38N_3'
 '@XS6.SCHEMATIC1(SCH_1):J1_L38N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):j1_l38n_3',
 DIFFERENTIAL_PAIR='DP_L38_3';
NODE_NAME	U14 J1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L38N_M3DQ3_3':;
NODE_NAME	J4 37
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '37':;
NET_NAME
'FPGA_TCK'
 '@XS6.SCHEMATIC1(SCH_1):FPGA_TCK':
 C_SIGNAL='@xs6.schematic1(sch_1):fpga_tck';
NODE_NAME	U14 C14
 '@XS6.SCHEMATIC1(SCH_1):INS155744@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256E.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	J2 6
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'TCK':;
NET_NAME
'N419105'
 '@XS6.SCHEMATIC1(SCH_1):N419105':
 C_SIGNAL='@xs6.schematic1(sch_1):n419105';
NODE_NAME	R54 1
 '@XS6.SCHEMATIC1(SCH_1):INS419075@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 1
 '@XS6.SCHEMATIC1(SCH_1):INS419127@TEX_INST.TL431/TI.NORMAL(CHIPS)':
 'REF':;
NODE_NAME	U10 3
 '@XS6.SCHEMATIC1(SCH_1):INS419127@TEX_INST.TL431/TI.NORMAL(CHIPS)':
 'CAT':;
NODE_NAME	R55 2
 '@XS6.SCHEMATIC1(SCH_1):INS419145@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'H2_L39P_3'
 '@XS6.SCHEMATIC1(SCH_1):H2_L39P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):h2_l39p_3',
 DIFFERENTIAL_PAIR='DP_L39_3';
NODE_NAME	U14 H2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L39P_M3LDQS_3':;
NODE_NAME	J4 48
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '48':;
NET_NAME
'H1_L39N_3'
 '@XS6.SCHEMATIC1(SCH_1):H1_L39N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):h1_l39n_3',
 DIFFERENTIAL_PAIR='DP_L39_3';
NODE_NAME	U14 H1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L39N_M3LDQSN_3':;
NODE_NAME	J4 47
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '47':;
NET_NAME
'G3_L40P_3'
 '@XS6.SCHEMATIC1(SCH_1):G3_L40P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):g3_l40p_3',
 DIFFERENTIAL_PAIR='DP_L40_3';
NODE_NAME	U14 G3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L40P_M3DQ6_3':;
NODE_NAME	J4 50
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '50':;
NET_NAME
'F6_L55P_3'
 '@XS6.SCHEMATIC1(SCH_1):F6_L55P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):f6_l55p_3',
 DIFFERENTIAL_PAIR='DP_L55_3';
NODE_NAME	U14 F6
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L55P_M3A13_3':;
NODE_NAME	J4 46
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '46':;
NET_NAME
'G1_L40N_3'
 '@XS6.SCHEMATIC1(SCH_1):G1_L40N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):g1_l40n_3',
 DIFFERENTIAL_PAIR='DP_L40_3';
NODE_NAME	U14 G1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L40N_M3DQ7_3':;
NODE_NAME	J4 49
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '49':;
NET_NAME
'N419097'
 '@XS6.SCHEMATIC1(SCH_1):N419097':
 C_SIGNAL='@xs6.schematic1(sch_1):n419097';
NODE_NAME	R52 1
 '@XS6.SCHEMATIC1(SCH_1):INS419059@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C28 1
 '@XS6.SCHEMATIC1(SCH_1):INS419027@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R54 2
 '@XS6.SCHEMATIC1(SCH_1):INS419075@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 3
 '@XS6.SCHEMATIC1(SCH_1):INS417169@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 '+IN':;
NODE_NAME	R53 2
 '@XS6.SCHEMATIC1(SCH_1):INS419372@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'F2_L41P_GCLK27_3'
 '@XS6.SCHEMATIC1(SCH_1):F2_L41P_GCLK27_3':
 C_SIGNAL='@xs6.schematic1(sch_1):f2_l41p_gclk27_3',
 DIFFERENTIAL_PAIR='DP_L41_GCLK_3';
NODE_NAME	U14 F2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L41P_GCLK27_M3DQ4_3':;
NODE_NAME	J4 56
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '56':;
NET_NAME
'F1_L41N_GCLK26_3'
 '@XS6.SCHEMATIC1(SCH_1):F1_L41N_GCLK26_3':
 C_SIGNAL='@xs6.schematic1(sch_1):f1_l41n_gclk26_3',
 DIFFERENTIAL_PAIR='DP_L41_GCLK_3';
NODE_NAME	U14 F1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L41N_GCLK26_M3DQ5_3':;
NODE_NAME	U7 4
 '@XS6.SCHEMATIC1(SCH_1):INS393782@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	J4 55
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '55':;
NET_NAME
'MSEL1'
 '@XS6.SCHEMATIC1(SCH_1):MSEL1':
 C_SIGNAL='@xs6.schematic1(sch_1):msel1';
NODE_NAME	R77 1
 '@XS6.SCHEMATIC1(SCH_1):INS171871@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R78 2
 '@XS6.SCHEMATIC1(SCH_1):INS171819@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 N11
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L13P_M1_2':;
NET_NAME
'MSEL0'
 '@XS6.SCHEMATIC1(SCH_1):MSEL0':
 C_SIGNAL='@xs6.schematic1(sch_1):msel0';
NODE_NAME	R60 1
 '@XS6.SCHEMATIC1(SCH_1):INS171855@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 T11
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L1N_M0_CMPMISO_2':;
NET_NAME
'K3_L42P_GCLK25_3'
 '@XS6.SCHEMATIC1(SCH_1):K3_L42P_GCLK25_3':
 C_SIGNAL='@xs6.schematic1(sch_1):k3_l42p_gclk25_3',
 DIFFERENTIAL_PAIR='DP_L42_GCLK_3';
NODE_NAME	U14 K3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L42P_GCLK25_TRDY2_M3UDM_3':;
NODE_NAME	J4 40
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '40':;
NET_NAME
'J4_L42N_GCLK24_3'
 '@XS6.SCHEMATIC1(SCH_1):J4_L42N_GCLK24_3':
 C_SIGNAL='@xs6.schematic1(sch_1):j4_l42n_gclk24_3',
 DIFFERENTIAL_PAIR='DP_L42_GCLK_3';
NODE_NAME	U14 J4
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L42N_GCLK24_M3LDM_3':;
NODE_NAME	J4 39
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '39':;
NET_NAME
'L4_L45P_3'
 '@XS6.SCHEMATIC1(SCH_1):L4_L45P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):l4_l45p_3',
 DIFFERENTIAL_PAIR='DP_L45_3';
NODE_NAME	U14 L4
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L45P_M3A3_3':;
NODE_NAME	J4 34
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '34':;
NET_NAME
'L5_L45N_3'
 '@XS6.SCHEMATIC1(SCH_1):L5_L45N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):l5_l45n_3',
 DIFFERENTIAL_PAIR='DP_L45_3';
NODE_NAME	U14 L5
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L45N_M3ODT_3':;
NODE_NAME	J4 33
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '33':;
NET_NAME
'E2_L46P_3'
 '@XS6.SCHEMATIC1(SCH_1):E2_L46P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):e2_l46p_3',
 RELATIVE_PROPAGATION_DELAY='MG_J3:G:J4.58:U14.E2::',
 DIFFERENTIAL_PAIR='DP_L46_3';
NODE_NAME	U14 E2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L46P_M3CLK_3':;
NODE_NAME	J4 58
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '58':;
NET_NAME
'E1_L46N_3'
 '@XS6.SCHEMATIC1(SCH_1):E1_L46N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):e1_l46n_3',
 DIFFERENTIAL_PAIR='DP_L46_3';
NODE_NAME	U14 E1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L46N_M3CLKN_3':;
NODE_NAME	U7 5
 '@XS6.SCHEMATIC1(SCH_1):INS393782@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	J4 57
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '57':;
NET_NAME
'N141459'
 '@XS6.SCHEMATIC1(SCH_1):N141459':
 C_SIGNAL='@xs6.schematic1(sch_1):n141459';
NODE_NAME	D9 1
 '@XS6.SCHEMATIC1(SCH_1):INS141417@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R51 2
 '@XS6.SCHEMATIC1(SCH_1):INS141433@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NET_NAME
'R16_L49N_1'
 '@XS6.SCHEMATIC1(SCH_1):R16_L49N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):r16_l49n_1',
 DIFFERENTIAL_PAIR='DP_L49_1';
NODE_NAME	U14 R16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L49N_M1DQ11_1':;
NODE_NAME	J6 23
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '23':;
NET_NAME
'L14_L47P_1'
 '@XS6.SCHEMATIC1(SCH_1):L14_L47P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):l14_l47p_1',
 DIFFERENTIAL_PAIR='DP_L47_1';
NODE_NAME	U14 L14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L47P_FWE_B_M1DQ0_1':;
NODE_NAME	J6 14
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '14':;
NODE_NAME	J5 29
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '29':;
NET_NAME
'H11_L38N_1'
 '@XS6.SCHEMATIC1(SCH_1):H11_L38N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):h11_l38n_1',
 DIFFERENTIAL_PAIR='DP_L38_1';
NODE_NAME	U14 H11
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L38N_A4_M1CLKN_1':;
NODE_NAME	J6 21
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '21':;
NET_NAME
'H13_L39P_1'
 '@XS6.SCHEMATIC1(SCH_1):H13_L39P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):h13_l39p_1',
 DIFFERENTIAL_PAIR='DP_L39_1';
NODE_NAME	U14 H13
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L39P_M1A3_1':;
NODE_NAME	J6 26
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '26':;
NET_NAME
'G16_L36N_1'
 '@XS6.SCHEMATIC1(SCH_1):G16_L36N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):g16_l36n_1',
 DIFFERENTIAL_PAIR='DP_L36_1';
NODE_NAME	U14 G16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L36N_A8_M1BA1_1':;
NODE_NAME	J6 27
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '27':;
NET_NAME
'M16_L46N_1'
 '@XS6.SCHEMATIC1(SCH_1):M16_L46N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):m16_l46n_1',
 DIFFERENTIAL_PAIR='DP_L46_1';
NODE_NAME	U14 M16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L46N_FOE_B_M1DQ3_1':;
NODE_NAME	J6 33
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '33':;
NET_NAME
'F14_L32N_1'
 '@XS6.SCHEMATIC1(SCH_1):F14_L32N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):f14_l32n_1',
 DIFFERENTIAL_PAIR='DP_L32_1';
NODE_NAME	U14 F14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L32N_A16_M1A9_1':;
NODE_NAME	J6 31
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '31':;
NET_NAME
'SDRAM_A9'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A9':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a9';
NODE_NAME	U13 34
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U14 E7
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L36P_GCLK15_0':;
NET_NAME
'SDRAM_UDQM'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_UDQM':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_udqm',
 RELATIVE_PROPAGATION_DELAY='MG_SDRAM_D8-15:G:U14.C5:U13.39::';
NODE_NAME	U13 39
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'UDQM':;
NODE_NAME	U14 C5
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L3N_0':;
NET_NAME
'G6_L51P_3'
 '@XS6.SCHEMATIC1(SCH_1):G6_L51P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):g6_l51p_3',
 DIFFERENTIAL_PAIR='DP_L51_3';
NODE_NAME	U14 G6
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L51P_M3A10_3':;
NODE_NAME	J4 44
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '44':;
NET_NAME
'SDRAM_NSCS'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_NSCS':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_nscs';
NODE_NAME	U13 19
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'NSCS':;
NODE_NAME	U14 C9
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L34P_GCLK19_0':;
NET_NAME
'J13_L41P_GCLK9_1'
 '@XS6.SCHEMATIC1(SCH_1):J13_L41P_GCLK9_1':
 C_SIGNAL='@xs6.schematic1(sch_1):j13_l41p_gclk9_1',
 DIFFERENTIAL_PAIR='DP_L41_1';
NODE_NAME	U14 J13
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L41P_GCLK9_IRDY1_M1RASN_1':;
NODE_NAME	J6 16
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '16':;
NODE_NAME	J5 31
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '31':;
NET_NAME
'G5_L51N_3'
 '@XS6.SCHEMATIC1(SCH_1):G5_L51N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):g5_l51n_3',
 DIFFERENTIAL_PAIR='DP_L51_3';
NODE_NAME	U14 G5
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L51N_M3A4_3':;
NODE_NAME	J4 43
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '43':;
NET_NAME
'SDRAM_A11'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A11':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a11';
NODE_NAME	U13 35
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U14 F7
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L5P_0':;
NET_NAME
'F15_L35P_1'
 '@XS6.SCHEMATIC1(SCH_1):F15_L35P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):f15_l35p_1',
 DIFFERENTIAL_PAIR='DP_L35_1';
NODE_NAME	U14 F15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L35P_A11_M1A7_1':;
NODE_NAME	J6 44
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '44':;
NET_NAME
'SDRAM_DQ8'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ8':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq8';
NODE_NAME	U13 42
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ8':;
NODE_NAME	U14 D5
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L3P_0':;
NET_NAME
'K14_L41N_GCLK8_1'
 '@XS6.SCHEMATIC1(SCH_1):K14_L41N_GCLK8_1':
 C_SIGNAL='@xs6.schematic1(sch_1):k14_l41n_gclk8_1',
 DIFFERENTIAL_PAIR='DP_L41_1';
NODE_NAME	U14 K14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L41N_GCLK8_M1CASN_1':;
NODE_NAME	J6 15
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '15':;
NODE_NAME	J5 32
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '32':;
NET_NAME
'SDRAM_SCKE'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_SCKE':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_scke';
NODE_NAME	U13 37
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'SCKE':;
NODE_NAME	U14 C6
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L7N_0':;
NET_NAME
'M15_L46P_1'
 '@XS6.SCHEMATIC1(SCH_1):M15_L46P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):m15_l46p_1',
 DIFFERENTIAL_PAIR='DP_L46_1';
NODE_NAME	U14 M15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L46P_FCS_B_M1DQ2_1':;
NODE_NAME	J6 34
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '34':;
NET_NAME
'+3.3V'
 '@XS6.SCHEMATIC1(SCH_1):+3.3V':
 C_SIGNAL='@xs6.schematic1(sch_1):\+3.3v\';
NODE_NAME	U11 2
 '@XS6.SCHEMATIC1(SCH_1):INS11044@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	U11 4
 '@XS6.SCHEMATIC1(SCH_1):INS11044@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VOUT1':;
NODE_NAME	C69 1
 '@XS6.SCHEMATIC1(SCH_1):INS11136@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 14
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VDD1':;
NODE_NAME	U13 1
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VDD0':;
NODE_NAME	U13 27
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VDD2':;
NODE_NAME	U13 3
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VDDQ0':;
NODE_NAME	U13 9
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VDDQ1':;
NODE_NAME	U13 43
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VDDQ2':;
NODE_NAME	U13 49
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VDDQ3':;
NODE_NAME	C60 1
 '@XS6.SCHEMATIC1(SCH_1):INS6313@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C71 1
 '@XS6.SCHEMATIC1(SCH_1):INS6333@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C98 1
 '@XS6.SCHEMATIC1(SCH_1):INS6349@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C78 1
 '@XS6.SCHEMATIC1(SCH_1):INS6365@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C54 1
 '@XS6.SCHEMATIC1(SCH_1):INS6381@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C51 1
 '@XS6.SCHEMATIC1(SCH_1):INS6397@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C52 1
 '@XS6.SCHEMATIC1(SCH_1):INS261037@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R81 2
 '@XS6.SCHEMATIC1(SCH_1):INS28068@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C79 1
 '@XS6.SCHEMATIC1(SCH_1):INS36531@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C74 1
 '@XS6.SCHEMATIC1(SCH_1):INS36547@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C58 1
 '@XS6.SCHEMATIC1(SCH_1):INS36563@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C84 1
 '@XS6.SCHEMATIC1(SCH_1):INS36579@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C85 1
 '@XS6.SCHEMATIC1(SCH_1):INS97609@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C83 1
 '@XS6.SCHEMATIC1(SCH_1):INS97625@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C65 1
 '@XS6.SCHEMATIC1(SCH_1):INS97657@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C86 1
 '@XS6.SCHEMATIC1(SCH_1):INS97757@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C61 1
 '@XS6.SCHEMATIC1(SCH_1):INS97689@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C88 1
 '@XS6.SCHEMATIC1(SCH_1):INS97673@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C67 1
 '@XS6.SCHEMATIC1(SCH_1):INS97819@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C92 1
 '@XS6.SCHEMATIC1(SCH_1):INS98815@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C57 1
 '@XS6.SCHEMATIC1(SCH_1):INS98799@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C56 1
 '@XS6.SCHEMATIC1(SCH_1):INS98339@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C50 1
 '@XS6.SCHEMATIC1(SCH_1):INS98307@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 E5
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCAUX#E5':;
NODE_NAME	U14 F11
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCAUX#F11':;
NODE_NAME	U14 F8
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCAUX#F8':;
NODE_NAME	U14 G10
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCAUX#G10':;
NODE_NAME	U14 H6
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCAUX#H6':;
NODE_NAME	U14 J10
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCAUX#J10':;
NODE_NAME	U14 L6
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCAUX#L6':;
NODE_NAME	U14 L9
 '@XS6.SCHEMATIC1(SCH_1):INS156982@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256G.NORMAL(CHIPS)':
 'VCCAUX#L9':;
NODE_NAME	C62 1
 '@XS6.SCHEMATIC1(SCH_1):INS178490@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C55 1
 '@XS6.SCHEMATIC1(SCH_1):INS249170@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C59 1
 '@XS6.SCHEMATIC1(SCH_1):INS249186@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C53 1
 '@XS6.SCHEMATIC1(SCH_1):INS249154@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C49 1
 '@XS6.SCHEMATIC1(SCH_1):INS252356@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 8
 '@XS6.SCHEMATIC1(SCH_1):INS155484@XILINX SPARTAN-6 FPGA S602 V10 20150928.EPCS1SI8N_0.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C35 1
 '@XS6.SCHEMATIC1(SCH_1):INS154852@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R49 2
 '@XS6.SCHEMATIC1(SCH_1):INS154936@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R76 2
 '@XS6.SCHEMATIC1(SCH_1):INS155016@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R74 2
 '@XS6.SCHEMATIC1(SCH_1):INS154952@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R71 2
 '@XS6.SCHEMATIC1(SCH_1):INS155082@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R82 1
 '@XS6.SCHEMATIC1(SCH_1):INS155328@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J2 2
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'VREF':;
NODE_NAME	C99 1
 '@XS6.SCHEMATIC1(SCH_1):INS154658@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R77 2
 '@XS6.SCHEMATIC1(SCH_1):INS171871@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R60 2
 '@XS6.SCHEMATIC1(SCH_1):INS171855@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R59 2
 '@XS6.SCHEMATIC1(SCH_1):INS154920@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Y1 4
 '@XS6.SCHEMATIC1(SCH_1):INS20608@DESIGN1.OSCILLATOR_0.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C26 1
 '@XS6.SCHEMATIC1(SCH_1):INS20628@IPQAM_MB_NEW16011214.CAP_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 B13
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'VCCO_0#B13':;
NODE_NAME	U14 B9
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'VCCO_0#B9':;
NODE_NAME	U14 D10
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'VCCO_0#D10':;
NODE_NAME	U14 D7
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'VCCO_0#D7':;
NODE_NAME	U14 B4
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'VCCO_0#B4':;
NODE_NAME	R50 2
 '@XS6.SCHEMATIC1(SCH_1):INS151084@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 N10
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'VCCO_2#N10':;
NODE_NAME	U14 R4
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'VCCO_2#R4':;
NODE_NAME	U14 R8
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'VCCO_2#R8':;
NODE_NAME	U14 N7
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'VCCO_2#N7':;
NODE_NAME	R75 2
 '@XS6.SCHEMATIC1(SCH_1):INS151294@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 D2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'VCCO_3#D2':;
NODE_NAME	U14 J2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'VCCO_3#J2':;
NODE_NAME	U14 K4
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'VCCO_3#K4':;
NODE_NAME	U14 N2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'VCCO_3#N2':;
NODE_NAME	U14 G4
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'VCCO_3#G4':;
NODE_NAME	U17 3
 '@XS6.SCHEMATIC1(SCH_1):INS420981@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'VCCA':;
NODE_NAME	U17 6
 '@XS6.SCHEMATIC1(SCH_1):INS420981@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'OE':;
NODE_NAME	C42 1
 '@XS6.SCHEMATIC1(SCH_1):INS421085@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R61 1
 '@XS6.SCHEMATIC1(SCH_1):INS421149@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C24 1
 '@XS6.SCHEMATIC1(SCH_1):INS393872@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 3
 '@XS6.SCHEMATIC1(SCH_1):INS393782@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'VCCA':;
NODE_NAME	R43 1
 '@XS6.SCHEMATIC1(SCH_1):INS394055@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 6
 '@XS6.SCHEMATIC1(SCH_1):INS393782@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'OE':;
NODE_NAME	U6 3
 '@XS6.SCHEMATIC1(SCH_1):INS395097@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'VCCA':;
NODE_NAME	U6 6
 '@XS6.SCHEMATIC1(SCH_1):INS395097@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'OE':;
NODE_NAME	C23 1
 '@XS6.SCHEMATIC1(SCH_1):INS395193@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R42 1
 '@XS6.SCHEMATIC1(SCH_1):INS395261@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R69 2
 '@XS6.SCHEMATIC1(SCH_1):INS411239@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R68 2
 '@XS6.SCHEMATIC1(SCH_1):INS411255@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R67 2
 '@XS6.SCHEMATIC1(SCH_1):INS411271@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R66 2
 '@XS6.SCHEMATIC1(SCH_1):INS411287@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R70 2
 '@XS6.SCHEMATIC1(SCH_1):INS413926@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J3 1
 '@XS6.SCHEMATIC1(SCH_1):INS428548@LIBRARY1.HEADER1X4.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R64 2
 '@XS6.SCHEMATIC1(SCH_1):INS428611@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'SDRAM_A3'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A3':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a3';
NODE_NAME	U13 26
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U14 E11
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L64N_SCP4_0':;
NET_NAME
'K16_L44N_1'
 '@XS6.SCHEMATIC1(SCH_1):K16_L44N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):k16_l44n_1',
 DIFFERENTIAL_PAIR='DP_L44_1';
NODE_NAME	U14 K16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L44N_A2_M1DQ7_1':;
NODE_NAME	J6 37
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '37':;
NET_NAME
'SDRAM_LDQM'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_LDQM':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_ldqm',
 RELATIVE_PROPAGATION_DELAY='MG_SDRAM_D0-7:G:U14.A7:U13.15::';
NODE_NAME	U13 15
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'LDQM':;
NODE_NAME	U14 A7
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L6N_0':;
NET_NAME
'F13_L32P_1'
 '@XS6.SCHEMATIC1(SCH_1):F13_L32P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):f13_l32p_1',
 DIFFERENTIAL_PAIR='DP_L32_1';
NODE_NAME	U14 F13
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L32P_A17_M1A8_1':;
NODE_NAME	J6 32
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '32':;
NET_NAME
'SDRAM_DQ0'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ0':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq0';
NODE_NAME	U13 2
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ0':;
NODE_NAME	U14 B3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L83P_3':;
NET_NAME
'B15_L29P_1'
 '@XS6.SCHEMATIC1(SCH_1):B15_L29P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):b15_l29p_1',
 DIFFERENTIAL_PAIR='DP_L29_1';
NODE_NAME	U14 B15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L29P_A23_M1A13_1':;
NODE_NAME	J6 50
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '50':;
NET_NAME
'SDRAM_DQ3'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ3':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq3';
NODE_NAME	U13 7
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U14 B5
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L2P_0':;
NET_NAME
'B16_L29N_1'
 '@XS6.SCHEMATIC1(SCH_1):B16_L29N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):b16_l29n_1',
 DIFFERENTIAL_PAIR='DP_L29_1';
NODE_NAME	U14 B16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L29N_A22_M1A14_1':;
NODE_NAME	J6 49
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '49':;
NET_NAME
'F4_L53P_3'
 '@XS6.SCHEMATIC1(SCH_1):F4_L53P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):f4_l53p_3',
 DIFFERENTIAL_PAIR='DP_L53_3';
NODE_NAME	U14 F4
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L53P_M3CKE_3':;
NODE_NAME	J4 52
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '52':;
NET_NAME
'SDRAM_A12'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A12':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a12';
NODE_NAME	U13 36
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U14 D6
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L7P_0':;
NET_NAME
'C16_L33N_1'
 '@XS6.SCHEMATIC1(SCH_1):C16_L33N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):c16_l33n_1',
 DIFFERENTIAL_PAIR='DP_L33_1';
NODE_NAME	U14 C16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L33N_A14_M1A4_1':;
NODE_NAME	J6 47
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '47':;
NET_NAME
'F3_L53N_3'
 '@XS6.SCHEMATIC1(SCH_1):F3_L53N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):f3_l53n_3',
 DIFFERENTIAL_PAIR='DP_L53_3';
NODE_NAME	U14 F3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L53N_M3A12_3':;
NODE_NAME	J4 51
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '51':;
NET_NAME
'SDRAM_SCLK'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_SCLK':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_sclk',
 RELATIVE_PROPAGATION_DELAY='MG_SDRAM_ADD:G:U14.E6:U13.38::';
NODE_NAME	U13 38
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'SCLK':;
NODE_NAME	U14 E6
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L5N_0':;
NET_NAME
'E16_L34N_1'
 '@XS6.SCHEMATIC1(SCH_1):E16_L34N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):e16_l34n_1',
 DIFFERENTIAL_PAIR='DP_L34_1';
NODE_NAME	U14 E16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L34N_A12_M1BA2_1':;
NODE_NAME	J6 45
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '45':;
NET_NAME
'SDRAM_DQ6'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ6':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq6';
NODE_NAME	U13 11
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ6':;
NODE_NAME	U14 A6
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L4N_0':;
NET_NAME
'H14_L39N_1'
 '@XS6.SCHEMATIC1(SCH_1):H14_L39N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):h14_l39n_1',
 DIFFERENTIAL_PAIR='DP_L39_1';
NODE_NAME	U14 H14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L39N_M1ODT_1':;
NODE_NAME	J6 25
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '25':;
NET_NAME
'E4_L54P_3'
 '@XS6.SCHEMATIC1(SCH_1):E4_L54P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):e4_l54p_3',
 DIFFERENTIAL_PAIR='DP_L54_3';
NODE_NAME	U14 E4
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L54P_M3RESET_3':;
NODE_NAME	J4 54
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '54':;
NET_NAME
'SDRAM_DQ4'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ4':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq4';
NODE_NAME	U13 8
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U14 A5
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L2N_0':;
NET_NAME
'H16_L37N_1'
 '@XS6.SCHEMATIC1(SCH_1):H16_L37N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):h16_l37n_1',
 DIFFERENTIAL_PAIR='DP_L37_1';
NODE_NAME	U14 H16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L37N_A6_M1A1_1':;
NODE_NAME	J6 39
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '39':;
NET_NAME
'E3_L54N_3'
 '@XS6.SCHEMATIC1(SCH_1):E3_L54N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):e3_l54n_3',
 DIFFERENTIAL_PAIR='DP_L54_3';
NODE_NAME	U14 E3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L54N_M3A11_3':;
NODE_NAME	J4 53
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '53':;
NET_NAME
'SDRAM_NWE'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_NWE':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_nwe';
NODE_NAME	U13 16
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'NWE':;
NODE_NAME	U14 B8
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L33P_0':;
NET_NAME
'E15_L34P_1'
 '@XS6.SCHEMATIC1(SCH_1):E15_L34P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):e15_l34p_1',
 DIFFERENTIAL_PAIR='DP_L34_1';
NODE_NAME	U14 E15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L34P_A13_M1WE_1':;
NODE_NAME	J6 46
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '46':;
NODE_NAME	R69 1
 '@XS6.SCHEMATIC1(SCH_1):INS411239@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C47 1
 '@XS6.SCHEMATIC1(SCH_1):INS411439@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D17 2
 '@XS6.SCHEMATIC1(SCH_1):INS411455@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	TP34 1
 '@XS6.SCHEMATIC1(SCH_1):INS411409@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'EN_AUX_PWR'
 '@XS6.SCHEMATIC1(SCH_1):EN_AUX_PWR':
 C_SIGNAL='@xs6.schematic1(sch_1):en_aux_pwr';
NODE_NAME	U17 1
 '@XS6.SCHEMATIC1(SCH_1):INS420981@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	TP17 1
 '@XS6.SCHEMATIC1(SCH_1):INS415465@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'SDRAM_DQ10'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ10':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq10';
NODE_NAME	U13 45
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ10':;
NODE_NAME	U14 C2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L48N_M3BA1_3':;
NET_NAME
'SDRAM_BA1'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_BA1':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_ba1';
NODE_NAME	U13 21
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'BA1':;
NODE_NAME	U14 B10
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L35P_GCLK17_0':;
NET_NAME
'T14_L51P_1'
 '@XS6.SCHEMATIC1(SCH_1):T14_L51P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):t14_l51p_1',
 DIFFERENTIAL_PAIR='DP_L51_1';
NODE_NAME	U14 T14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L51P_M1DQ12_1':;
NODE_NAME	J6 8
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '8':;
NODE_NAME	J5 15
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '15':;
NET_NAME
'SDRAM_DQ13'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ13':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq13';
NODE_NAME	U13 50
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ13':;
NODE_NAME	U14 C1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L50P_M3WE_3':;
NET_NAME
'H15_L37P_1'
 '@XS6.SCHEMATIC1(SCH_1):H15_L37P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):h15_l37p_1',
 DIFFERENTIAL_PAIR='DP_L37_1';
NODE_NAME	U14 H15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L37P_A7_M1A0_1':;
NODE_NAME	J6 40
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '40':;
NET_NAME
'SDRAM_A8'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A8':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a8';
NODE_NAME	U13 33
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U14 E8
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L36N_GCLK14_0':;
NET_NAME
'R12_L52P_1'
 '@XS6.SCHEMATIC1(SCH_1):R12_L52P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):r12_l52p_1',
 RELATIVE_PROPAGATION_DELAY='MG_J4:G:J6.6:U14.R12::',
 DIFFERENTIAL_PAIR='DP_L52_1';
NODE_NAME	U14 R12
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L52P_M1DQ14_1':;
NODE_NAME	J6 6
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '6':;
NODE_NAME	J5 13
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '13':;
NET_NAME
'SDRAM_A10'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A10':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a10';
NODE_NAME	U13 22
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U14 A11
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L39N_0':;
NET_NAME
'F10_KEY_0'
 '@XS6.SCHEMATIC1(SCH_1):F10_KEY_0':
 C_SIGNAL='@xs6.schematic1(sch_1):f10_key_0';
NODE_NAME	S1 1
 '@XS6.SCHEMATIC1(SCH_1):INS155296@BH_SMART_STM32_F102 20150911.SWITCH_2.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R82 2
 '@XS6.SCHEMATIC1(SCH_1):INS155328@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 F10
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L64P_SCP5_0':;
NET_NAME
'SDRAM_DQ14'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ14':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq14';
NODE_NAME	U13 51
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ14':;
NODE_NAME	U14 A2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L52N_M3A9_3':;
NET_NAME
'J12_L40N_GCLK10_1'
 '@XS6.SCHEMATIC1(SCH_1):J12_L40N_GCLK10_1':
 C_SIGNAL='@xs6.schematic1(sch_1):j12_l40n_gclk10_1',
 DIFFERENTIAL_PAIR='DP_L40_1';
NODE_NAME	U14 J12
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L40N_GCLK10_M1A6_1':;
NODE_NAME	J6 17
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '17':;
NODE_NAME	J5 34
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '34':;
NET_NAME
'SDRAM_NSCAS'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_NSCAS':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_nscas';
NODE_NAME	U13 17
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'NSCAS':;
NODE_NAME	U14 A8
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L33N_0':;
NET_NAME
'SDRAM_DQ11'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ11':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq11';
NODE_NAME	U13 47
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ11':;
NODE_NAME	U14 D1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L49N_M3A2_3':;
NET_NAME
'T13_L51N_1'
 '@XS6.SCHEMATIC1(SCH_1):T13_L51N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):t13_l51n_1',
 DIFFERENTIAL_PAIR='DP_L51_1';
NODE_NAME	U14 T13
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L51N_M1DQ13_1':;
NODE_NAME	J6 7
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '7':;
NODE_NAME	J5 16
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '16':;
NET_NAME
'EN_HVPS_IO'
 '@XS6.SCHEMATIC1(SCH_1):EN_HVPS_IO':
 C_SIGNAL='@xs6.schematic1(sch_1):en_hvps_io',
 DIFFERENTIAL_PAIR='DP_L34_3';
NODE_NAME	U14 N1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L34N_M3UDQSN_3':;
NODE_NAME	U6 4
 '@XS6.SCHEMATIC1(SCH_1):INS395097@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	J4 25
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '25':;
NET_NAME
'SDRAM_A4'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A4':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a4';
NODE_NAME	U13 29
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U14 E10
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L37P_GCLK13_0':;
NET_NAME
'T12_L52N_1'
 '@XS6.SCHEMATIC1(SCH_1):T12_L52N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):t12_l52n_1',
 DIFFERENTIAL_PAIR='DP_L52_1';
NODE_NAME	U14 T12
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L52N_M1DQ15_1':;
NODE_NAME	J6 5
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J5 14
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '14':;
NET_NAME
'SDRAM_A5'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A5':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a5';
NODE_NAME	U13 30
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U14 C8
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L38N_VREF_0':;
NET_NAME
'J11_L40P_GCLK11_1'
 '@XS6.SCHEMATIC1(SCH_1):J11_L40P_GCLK11_1':
 C_SIGNAL='@xs6.schematic1(sch_1):j11_l40p_gclk11_1',
 DIFFERENTIAL_PAIR='DP_L40_1';
NODE_NAME	U14 J11
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L40P_GCLK11_M1A5_1':;
NODE_NAME	J6 18
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '18':;
NODE_NAME	J5 33
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '33':;
NET_NAME
'SDRAM_A7'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A7':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a7';
NODE_NAME	U13 32
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U14 D8
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L38P_0':;
NET_NAME
'N92203'
 '@XS6.SCHEMATIC1(SCH_1):N92203':
 C_SIGNAL='@xs6.schematic1(sch_1):n92203';
NODE_NAME	R63 2
 '@XS6.SCHEMATIC1(SCH_1):INS92185@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Y2 3
 '@XS6.SCHEMATIC1(SCH_1):INS92229@DESIGN1.OSCILLATOR_0.NORMAL(CHIPS)':
 'CLK':;
NET_NAME
'SDRAM_A6'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A6':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a6';
NODE_NAME	U13 31
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U14 D9
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L40N_0':;
NET_NAME
'T15_L50N_1'
 '@XS6.SCHEMATIC1(SCH_1):T15_L50N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):t15_l50n_1',
 DIFFERENTIAL_PAIR='DP_L50_1';
NODE_NAME	U14 T15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L50N_M1UDQSN_1':;
NODE_NAME	J6 9
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '9':;
NODE_NAME	J5 20
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '20':;
NET_NAME
'SDRAM_DQ9'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ9':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq9';
NODE_NAME	U13 44
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ9':;
NODE_NAME	U14 C3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L48P_M3BA0_3':;
NET_NAME
'P16_L48N_1'
 '@XS6.SCHEMATIC1(SCH_1):P16_L48N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):p16_l48n_1',
 DIFFERENTIAL_PAIR='DP_L48_1';
NODE_NAME	U14 P16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L48N_M1DQ9_1':;
NODE_NAME	J6 29
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '29':;
NET_NAME
'SDRAM_DQ7'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ7':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq7';
NODE_NAME	U13 13
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ7':;
NODE_NAME	U14 C7
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L6P_0':;
NET_NAME
'L16_L47N_1'
 '@XS6.SCHEMATIC1(SCH_1):L16_L47N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):l16_l47n_1',
 DIFFERENTIAL_PAIR='DP_L47_1';
NODE_NAME	U14 L16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L47N_LDC_M1DQ1_1':;
NODE_NAME	J6 13
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '13':;
NODE_NAME	J5 30
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '30':;
NET_NAME
'N20588'
 '@XS6.SCHEMATIC1(SCH_1):N20588':
 C_SIGNAL='@xs6.schematic1(sch_1):n20588';
NODE_NAME	R72 2
 '@XS6.SCHEMATIC1(SCH_1):INS39957@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Y1 3
 '@XS6.SCHEMATIC1(SCH_1):INS20608@DESIGN1.OSCILLATOR_0.NORMAL(CHIPS)':
 'CLK':;
NET_NAME
'N427666'
 '@XS6.SCHEMATIC1(SCH_1):N427666':
 C_SIGNAL='@xs6.schematic1(sch_1):n427666';
NODE_NAME	TP29 1
 '@XS6.SCHEMATIC1(SCH_1):INS427459@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	F1 2
 '@XS6.SCHEMATIC1(SCH_1):INS427650@DISCRETE.FUSE.NORMAL(CHIPS)':
 '2':;
NET_NAME
'SDRAM_DQ5'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ5':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq5';
NODE_NAME	U13 10
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ5':;
NODE_NAME	U14 B6
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L4P_0':;
NET_NAME
'G14_L36P_1'
 '@XS6.SCHEMATIC1(SCH_1):G14_L36P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):g14_l36p_1',
 DIFFERENTIAL_PAIR='DP_L36_1';
NODE_NAME	U14 G14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L36P_A9_M1BA0_1':;
NODE_NAME	J6 28
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '28':;
NODE_NAME	R67 1
 '@XS6.SCHEMATIC1(SCH_1):INS411271@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C45 1
 '@XS6.SCHEMATIC1(SCH_1):INS411503@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D15 2
 '@XS6.SCHEMATIC1(SCH_1):INS411519@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	TP32 1
 '@XS6.SCHEMATIC1(SCH_1):INS411349@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'SDRAM_BA0'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_BA0':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_ba0';
NODE_NAME	U13 20
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'BA0':;
NODE_NAME	U14 A10
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L35N_GCLK16_0':;
NET_NAME
'F16_L35N_1'
 '@XS6.SCHEMATIC1(SCH_1):F16_L35N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):f16_l35n_1',
 DIFFERENTIAL_PAIR='DP_L35_1';
NODE_NAME	U14 F16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L35N_A10_M1A2_1':;
NODE_NAME	J6 43
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '43':;
NET_NAME
'SDRAM_A2'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A2':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a2';
NODE_NAME	U13 25
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U14 F9
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L40P_0':;
NET_NAME
'P15_L48P_1'
 '@XS6.SCHEMATIC1(SCH_1):P15_L48P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):p15_l48p_1',
 DIFFERENTIAL_PAIR='DP_L48_1';
NODE_NAME	U14 P15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L48P_HDC_M1DQ8_1':;
NODE_NAME	J6 30
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '30':;
NET_NAME
'SDRAM_DQ2'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ2':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq2';
NODE_NAME	U13 5
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U14 A4
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L1N_VREF_0':;
NET_NAME
'M14_L74N_1'
 '@XS6.SCHEMATIC1(SCH_1):M14_L74N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):m14_l74n_1',
 DIFFERENTIAL_PAIR='DP_L74_1';
NODE_NAME	U14 M14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L74N_DOUT_BUSY_1':;
NODE_NAME	J6 11
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '11':;
NODE_NAME	J5 23
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '23':;
NET_NAME
'SDRAM_A0'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A0':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a0';
NODE_NAME	U13 23
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U14 C11
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L39P_0':;
NET_NAME
'G12_L38P_1'
 '@XS6.SCHEMATIC1(SCH_1):G12_L38P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):g12_l38p_1',
 DIFFERENTIAL_PAIR='DP_L38_1';
NODE_NAME	U14 G12
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L38P_A5_M1CLK_1':;
NODE_NAME	J6 22
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '22':;
NODE_NAME	R66 1
 '@XS6.SCHEMATIC1(SCH_1):INS411287@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C44 1
 '@XS6.SCHEMATIC1(SCH_1):INS411535@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D14 2
 '@XS6.SCHEMATIC1(SCH_1):INS411551@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	TP31 1
 '@XS6.SCHEMATIC1(SCH_1):INS411319@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'SDRAM_DQ12'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ12':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq12';
NODE_NAME	U13 48
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ12':;
NODE_NAME	U14 B1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L50N_M3BA2_3':;
NET_NAME
'M13_L74P_1'
 '@XS6.SCHEMATIC1(SCH_1):M13_L74P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):m13_l74p_1',
 DIFFERENTIAL_PAIR='DP_L74_1';
NODE_NAME	U14 M13
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L74P_AWAKE_1':;
NODE_NAME	J6 12
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '12':;
NODE_NAME	J5 21
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '21':;
NET_NAME
'SDRAM_A1'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_A1':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_a1';
NODE_NAME	U13 24
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U14 C10
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L37N_GCLK12_0':;
NET_NAME
'R15_L49P_1'
 '@XS6.SCHEMATIC1(SCH_1):R15_L49P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):r15_l49p_1',
 DIFFERENTIAL_PAIR='DP_L49_1';
NODE_NAME	U14 R15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L49P_M1DQ10_1':;
NODE_NAME	J6 24
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '24':;
NET_NAME
'SDRAM_NSRAS'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_NSRAS':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_nsras';
NODE_NAME	U13 18
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'NSRAS':;
NODE_NAME	U14 A9
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L34N_GCLK18_0':;
NET_NAME
'D14_L31P_1'
 '@XS6.SCHEMATIC1(SCH_1):D14_L31P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):d14_l31p_1',
 DIFFERENTIAL_PAIR='DP_L31_1';
NODE_NAME	U14 D14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L31P_A19_M1CKE_1':;
NODE_NAME	J6 36
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '36':;
NET_NAME
'C15_L33P_1'
 '@XS6.SCHEMATIC1(SCH_1):C15_L33P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):c15_l33p_1',
 DIFFERENTIAL_PAIR='DP_L33_1';
NODE_NAME	U14 C15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L33P_A15_M1A10_1':;
NODE_NAME	J6 48
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '48':;
NET_NAME
'N00671'
 '@XS6.SCHEMATIC1(SCH_1):N00671':
 C_SIGNAL='@xs6.schematic1(sch_1):n00671';
NODE_NAME	C13 1
 '@XS6.SCHEMATIC1(SCH_1):INS363777@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 5
 '@XS6.SCHEMATIC1(SCH_1):INS363799@LIBRARY1.MAX1771ESA+.NORMAL(CHIPS)':
 'REF':;
NET_NAME
'K15_L44P_1'
 '@XS6.SCHEMATIC1(SCH_1):K15_L44P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):k15_l44p_1',
 DIFFERENTIAL_PAIR='DP_L44_1';
NODE_NAME	U14 K15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L44P_A3_M1DQ6_1':;
NODE_NAME	J6 38
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '38':;
NODE_NAME	R68 1
 '@XS6.SCHEMATIC1(SCH_1):INS411255@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C46 1
 '@XS6.SCHEMATIC1(SCH_1):INS411471@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D16 2
 '@XS6.SCHEMATIC1(SCH_1):INS411487@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	TP33 1
 '@XS6.SCHEMATIC1(SCH_1):INS411379@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'PWR_IC'
 '@XS6.SCHEMATIC1(SCH_1):PWR_IC':
 C_SIGNAL='@xs6.schematic1(sch_1):pwr_ic';
NODE_NAME	C19 1
 '@XS6.SCHEMATIC1(SCH_1):INS363881@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C8 1
 '@XS6.SCHEMATIC1(SCH_1):INS361823@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R34 1
 '@XS6.SCHEMATIC1(SCH_1):INS363903@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP8 1
 '@XS6.SCHEMATIC1(SCH_1):INS361889@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U2 2
 '@XS6.SCHEMATIC1(SCH_1):INS363799@LIBRARY1.MAX1771ESA+.NORMAL(CHIPS)':
 'V+':;
NET_NAME
'D16_L31N_1'
 '@XS6.SCHEMATIC1(SCH_1):D16_L31N_1':
 C_SIGNAL='@xs6.schematic1(sch_1):d16_l31n_1',
 DIFFERENTIAL_PAIR='DP_L31_1';
NODE_NAME	U14 D16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L31N_A18_M1A12_1':;
NODE_NAME	J6 35
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '35':;
NET_NAME
'N281531'
 '@XS6.SCHEMATIC1(SCH_1):N281531':
 C_SIGNAL='@xs6.schematic1(sch_1):n281531';
NODE_NAME	U2 3
 '@XS6.SCHEMATIC1(SCH_1):INS363799@LIBRARY1.MAX1771ESA+.NORMAL(CHIPS)':
 'FB':;
NODE_NAME	R25 2
 '@XS6.SCHEMATIC1(SCH_1):INS364009@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C20 2
 '@XS6.SCHEMATIC1(SCH_1):INS363923@DISCRETE.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R29 1
 '@XS6.SCHEMATIC1(SCH_1):INS363945@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'R14_L50P_1'
 '@XS6.SCHEMATIC1(SCH_1):R14_L50P_1':
 C_SIGNAL='@xs6.schematic1(sch_1):r14_l50p_1',
 DIFFERENTIAL_PAIR='DP_L50_1';
NODE_NAME	U14 R14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L50P_M1UDQS_1':;
NODE_NAME	J6 10
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '10':;
NODE_NAME	J5 19
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '19':;
NET_NAME
'N00181'
 '@XS6.SCHEMATIC1(SCH_1):N00181':
 C_SIGNAL='@xs6.schematic1(sch_1):n00181';
NODE_NAME	U2 8
 '@XS6.SCHEMATIC1(SCH_1):INS363799@LIBRARY1.MAX1771ESA+.NORMAL(CHIPS)':
 'CS':;
NODE_NAME	Q3 3
 '@XS6.SCHEMATIC1(SCH_1):INS363647@LIBRARY1.IRF644PBF.NORMAL(CHIPS)':
 'S':;
NODE_NAME	R27 1
 '@XS6.SCHEMATIC1(SCH_1):INS361903@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'EN'
 '@XS6.SCHEMATIC1(SCH_1):EN':
 C_SIGNAL='@xs6.schematic1(sch_1):en';
NODE_NAME	TP9 1
 '@XS6.SCHEMATIC1(SCH_1):INS363687@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	R37 1
 '@XS6.SCHEMATIC1(SCH_1):INS361867@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N361468'
 '@XS6.SCHEMATIC1(SCH_1):N361468':
 C_SIGNAL='@xs6.schematic1(sch_1):n361468';
NODE_NAME	R29 2
 '@XS6.SCHEMATIC1(SCH_1):INS363945@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R24 1
 '@XS6.SCHEMATIC1(SCH_1):INS363717@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R28 1
 '@XS6.SCHEMATIC1(SCH_1):INS363737@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N03183'
 '@XS6.SCHEMATIC1(SCH_1):N03183':
 C_SIGNAL='@xs6.schematic1(sch_1):n03183';
NODE_NAME	U2 4
 '@XS6.SCHEMATIC1(SCH_1):INS363799@LIBRARY1.MAX1771ESA+.NORMAL(CHIPS)':
 'SHDN':;
NODE_NAME	R34 2
 '@XS6.SCHEMATIC1(SCH_1):INS363903@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R39 2
 '@XS6.SCHEMATIC1(SCH_1):INS361803@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R37 2
 '@XS6.SCHEMATIC1(SCH_1):INS361867@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PWR_IN'
 '@XS6.SCHEMATIC1(SCH_1):PWR_IN':
 C_SIGNAL='@xs6.schematic1(sch_1):pwr_in';
NODE_NAME	L2 1
 '@XS6.SCHEMATIC1(SCH_1):INS361845@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C11 1
 '@XS6.SCHEMATIC1(SCH_1):INS363965@DISCRETE.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP6 1
 '@XS6.SCHEMATIC1(SCH_1):INS361789@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'HV+'
 '@XS6.SCHEMATIC1(SCH_1):HV+':
 C_SIGNAL='@xs6.schematic1(sch_1):\hv+\';
NODE_NAME	R25 1
 '@XS6.SCHEMATIC1(SCH_1):INS364009@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D1 1
 '@XS6.SCHEMATIC1(SCH_1):INS363987@DISCRETE.DIODE.NORMAL(CHIPS)':
 'K':;
NODE_NAME	C2 1
 '@XS6.SCHEMATIC1(SCH_1):INS363859@DISCRETE.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C20 1
 '@XS6.SCHEMATIC1(SCH_1):INS363923@DISCRETE.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP1 1
 '@XS6.SCHEMATIC1(SCH_1):INS363633@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N00177'
 '@XS6.SCHEMATIC1(SCH_1):N00177':
 C_SIGNAL='@xs6.schematic1(sch_1):n00177';
NODE_NAME	Q3 1
 '@XS6.SCHEMATIC1(SCH_1):INS363647@LIBRARY1.IRF644PBF.NORMAL(CHIPS)':
 'G':;
NODE_NAME	U2 1
 '@XS6.SCHEMATIC1(SCH_1):INS363799@LIBRARY1.MAX1771ESA+.NORMAL(CHIPS)':
 'EXT':;
NET_NAME
'H4_LED_3'
 '@XS6.SCHEMATIC1(SCH_1):H4_LED_3':
 C_SIGNAL='@xs6.schematic1(sch_1):h4_led_3';
NODE_NAME	R45 2
 '@XS6.SCHEMATIC1(SCH_1):INS155260@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 H4
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L44P_GCLK21_M3A5_3':;
NET_NAME
'N00224'
 '@XS6.SCHEMATIC1(SCH_1):N00224':
 C_SIGNAL='@xs6.schematic1(sch_1):n00224';
NODE_NAME	L2 2
 '@XS6.SCHEMATIC1(SCH_1):INS361845@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Q3 2
 '@XS6.SCHEMATIC1(SCH_1):INS363647@LIBRARY1.IRF644PBF.NORMAL(CHIPS)':
 'D':;
NODE_NAME	D1 2
 '@XS6.SCHEMATIC1(SCH_1):INS363987@DISCRETE.DIODE.NORMAL(CHIPS)':
 'A':;
NET_NAME
'PULSE_IN'
 '@XS6.SCHEMATIC1(SCH_1):PULSE_IN':
 C_SIGNAL='@xs6.schematic1(sch_1):pulse_in';
NODE_NAME	U6 8
 '@XS6.SCHEMATIC1(SCH_1):INS395097@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	TP23 1
 '@XS6.SCHEMATIC1(SCH_1):INS396668@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N429095'
 '@XS6.SCHEMATIC1(SCH_1):N429095':
 C_SIGNAL='@xs6.schematic1(sch_1):n429095';
NODE_NAME	J3 3
 '@XS6.SCHEMATIC1(SCH_1):INS428548@LIBRARY1.HEADER1X4.NORMAL(CHIPS)':
 '3':;
NODE_NAME	D13 2
 '@XS6.SCHEMATIC1(SCH_1):INS429079@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R65 2
 '@XS6.SCHEMATIC1(SCH_1):INS429157@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'RESET_DISCHARGE_OUT'
 '@XS6.SCHEMATIC1(SCH_1):RESET_DISCHARGE_OUT':
 C_SIGNAL='@xs6.schematic1(sch_1):reset_discharge_out';
NODE_NAME	U7 1
 '@XS6.SCHEMATIC1(SCH_1):INS393782@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	TP25 1
 '@XS6.SCHEMATIC1(SCH_1):INS396738@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'QUENCH_VOLTAGE_DWN_OUT'
 '@XS6.SCHEMATIC1(SCH_1):QUENCH_VOLTAGE_DWN_OUT':
 C_SIGNAL='@xs6.schematic1(sch_1):quench_voltage_dwn_out';
NODE_NAME	U7 8
 '@XS6.SCHEMATIC1(SCH_1):INS393782@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	TP26 1
 '@XS6.SCHEMATIC1(SCH_1):INS396756@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'F5_L55N_3'
 '@XS6.SCHEMATIC1(SCH_1):F5_L55N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):f5_l55n_3',
 DIFFERENTIAL_PAIR='DP_L55_3';
NODE_NAME	U14 F5
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L55N_M3A14_3':;
NODE_NAME	J4 45
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '45':;
NET_NAME
'V5Q'
 '@XS6.SCHEMATIC1(SCH_1):V5Q':
 C_SIGNAL='@xs6.schematic1(sch_1):v5q';
NODE_NAME	TP24 1
 '@XS6.SCHEMATIC1(SCH_1):INS397477@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	L3 1
 '@XS6.SCHEMATIC1(SCH_1):INS397251@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'VCCIO'
 '@XS6.SCHEMATIC1(SCH_1):VCCIO':
 C_SIGNAL='@xs6.schematic1(sch_1):vccio';
NODE_NAME	R80 1
 '@XS6.SCHEMATIC1(SCH_1):INS28041@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R81 1
 '@XS6.SCHEMATIC1(SCH_1):INS28068@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C95 1
 '@XS6.SCHEMATIC1(SCH_1):INS249520@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C94 1
 '@XS6.SCHEMATIC1(SCH_1):INS65918@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C91 1
 '@XS6.SCHEMATIC1(SCH_1):INS68860@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C93 1
 '@XS6.SCHEMATIC1(SCH_1):INS69644@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C96 1
 '@XS6.SCHEMATIC1(SCH_1):INS70436@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C100 1
 '@XS6.SCHEMATIC1(SCH_1):INS29942@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C97 1
 '@XS6.SCHEMATIC1(SCH_1):INS52690@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C101 1
 '@XS6.SCHEMATIC1(SCH_1):INS95887@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	Y2 4
 '@XS6.SCHEMATIC1(SCH_1):INS92229@DESIGN1.OSCILLATOR_0.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C43 1
 '@XS6.SCHEMATIC1(SCH_1):INS92249@IPQAM_MB_NEW16011214.CAP_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 D15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'VCCO_1#D15':;
NODE_NAME	U14 J15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'VCCO_1#J15':;
NODE_NAME	U14 K13
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'VCCO_1#K13':;
NODE_NAME	U14 N15
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'VCCO_1#N15':;
NODE_NAME	U14 G13
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'VCCO_1#G13':;
NODE_NAME	U14 R13
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'VCCO_1#R13':;
NET_NAME
'N147837'
 '@XS6.SCHEMATIC1(SCH_1):N147837':
 C_SIGNAL='@xs6.schematic1(sch_1):n147837';
NODE_NAME	R73 1
 '@XS6.SCHEMATIC1(SCH_1):INS147845@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 C4
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L1P_HSWAPEN_0':;
NET_NAME
'A14_L65N_0'
 '@XS6.SCHEMATIC1(SCH_1):A14_L65N_0':
 C_SIGNAL='@xs6.schematic1(sch_1):a14_l65n_0',
 DIFFERENTIAL_PAIR='DP_L65_0';
NODE_NAME	U14 A14
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L65N_SCP2_0':;
NODE_NAME	J6 53
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '53':;
NET_NAME
'C13_L63P_0'
 '@XS6.SCHEMATIC1(SCH_1):C13_L63P_0':
 C_SIGNAL='@xs6.schematic1(sch_1):c13_l63p_0',
 DIFFERENTIAL_PAIR='DP_L63_0';
NODE_NAME	U14 C13
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L63P_SCP7_0':;
NODE_NAME	J6 56
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '56':;
NODE_NAME	R65 1
 '@XS6.SCHEMATIC1(SCH_1):INS429157@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'T8_IO_GCLK0_2'
 '@XS6.SCHEMATIC1(SCH_1):T8_IO_GCLK0_2':
 C_SIGNAL='@xs6.schematic1(sch_1):t8_io_gclk0_2';
NODE_NAME	U14 T8
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L30N_GCLK0_USERCCLK_2':;
NODE_NAME	J4 9
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '9':;
NET_NAME
'A13_L63N_0'
 '@XS6.SCHEMATIC1(SCH_1):A13_L63N_0':
 C_SIGNAL='@xs6.schematic1(sch_1):a13_l63n_0',
 DIFFERENTIAL_PAIR='DP_L63_0';
NODE_NAME	U14 A13
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L63N_SCP6_0':;
NODE_NAME	J6 55
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '55':;
NET_NAME
'D11_L66P_0'
 '@XS6.SCHEMATIC1(SCH_1):D11_L66P_0':
 C_SIGNAL='@xs6.schematic1(sch_1):d11_l66p_0',
 DIFFERENTIAL_PAIR='DP_L66_0';
NODE_NAME	U14 D11
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L66P_SCP1_0':;
NODE_NAME	J6 52
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '52':;
NODE_NAME	R70 1
 '@XS6.SCHEMATIC1(SCH_1):INS413926@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D18 2
 '@XS6.SCHEMATIC1(SCH_1):INS413958@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	C48 1
 '@XS6.SCHEMATIC1(SCH_1):INS413942@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP35 1
 '@XS6.SCHEMATIC1(SCH_1):INS414575@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'B14_L65P_0'
 '@XS6.SCHEMATIC1(SCH_1):B14_L65P_0':
 C_SIGNAL='@xs6.schematic1(sch_1):b14_l65p_0',
 DIFFERENTIAL_PAIR='DP_L65_0';
NODE_NAME	U14 B14
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L65P_SCP3_0':;
NODE_NAME	J6 54
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '54':;
NODE_NAME	D12 2
 '@XS6.SCHEMATIC1(SCH_1):INS428824@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R64 1
 '@XS6.SCHEMATIC1(SCH_1):INS428611@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J3 2
 '@XS6.SCHEMATIC1(SCH_1):INS428548@LIBRARY1.HEADER1X4.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N415847'
 '@XS6.SCHEMATIC1(SCH_1):N415847':
 C_SIGNAL='@xs6.schematic1(sch_1):n415847';
NODE_NAME	R46 2
 '@XS6.SCHEMATIC1(SCH_1):INS415895@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R47 2
 '@XS6.SCHEMATIC1(SCH_1):INS417153@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	T1 3
 '@XS6.SCHEMATIC1(SCH_1):INS415869@LIBRARY1.ETC1-1T-2TR.NORMAL(CHIPS)':
 '3':;
NET_NAME
'D12_L66N_0'
 '@XS6.SCHEMATIC1(SCH_1):D12_L66N_0':
 C_SIGNAL='@xs6.schematic1(sch_1):d12_l66n_0',
 DIFFERENTIAL_PAIR='DP_L66_0';
NODE_NAME	U14 D12
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L66N_SCP0_0':;
NODE_NAME	J6 51
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '51':;
NET_NAME
'N415867'
 '@XS6.SCHEMATIC1(SCH_1):N415867':
 C_SIGNAL='@xs6.schematic1(sch_1):n415867';
NODE_NAME	T1 4
 '@XS6.SCHEMATIC1(SCH_1):INS415869@LIBRARY1.ETC1-1T-2TR.NORMAL(CHIPS)':
 '4':;
NODE_NAME	R44 2
 '@XS6.SCHEMATIC1(SCH_1):INS415829@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N415925'
 '@XS6.SCHEMATIC1(SCH_1):N415925':
 C_SIGNAL='@xs6.schematic1(sch_1):n415925';
NODE_NAME	TP28 1
 '@XS6.SCHEMATIC1(SCH_1):INS415911@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	T1 5
 '@XS6.SCHEMATIC1(SCH_1):INS415869@LIBRARY1.ETC1-1T-2TR.NORMAL(CHIPS)':
 '5':;
NODE_NAME	D7 1
 '@XS6.SCHEMATIC1(SCH_1):INS421590@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'B12_L62P_0'
 '@XS6.SCHEMATIC1(SCH_1):B12_L62P_0':
 C_SIGNAL='@xs6.schematic1(sch_1):b12_l62p_0',
 DIFFERENTIAL_PAIR='DP_L62_0';
NODE_NAME	U14 B12
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L62P_0':;
NODE_NAME	U17 5
 '@XS6.SCHEMATIC1(SCH_1):INS420981@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	J6 58
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '58':;
NET_NAME
'N415863'
 '@XS6.SCHEMATIC1(SCH_1):N415863':
 C_SIGNAL='@xs6.schematic1(sch_1):n415863';
NODE_NAME	TP27 1
 '@XS6.SCHEMATIC1(SCH_1):INS415817@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	R44 1
 '@XS6.SCHEMATIC1(SCH_1):INS415829@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D7 2
 '@XS6.SCHEMATIC1(SCH_1):INS421590@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'GND'
 '@XS6.SCHEMATIC1(SCH_1):GND':
 C_SIGNAL='@xs6.schematic1(sch_1):gnd',
 VOLTAGE='0';
NODE_NAME	U11 1
 '@XS6.SCHEMATIC1(SCH_1):INS11044@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'GND/ADJ':;
NODE_NAME	C70 2
 '@XS6.SCHEMATIC1(SCH_1):INS11120@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C69 2
 '@XS6.SCHEMATIC1(SCH_1):INS11136@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 S2
 '@XS6.SCHEMATIC1(SCH_1):INS16783@FCL_CONNECTOR.USB_MINI_AB_RECEPTACLE.NORMAL(CHIPS)':
 'SHLD2':;
NODE_NAME	J1 S4
 '@XS6.SCHEMATIC1(SCH_1):INS16783@FCL_CONNECTOR.USB_MINI_AB_RECEPTACLE.NORMAL(CHIPS)':
 'SHLD4':;
NODE_NAME	J1 S1
 '@XS6.SCHEMATIC1(SCH_1):INS16783@FCL_CONNECTOR.USB_MINI_AB_RECEPTACLE.NORMAL(CHIPS)':
 'SHLD1':;
NODE_NAME	J1 S3
 '@XS6.SCHEMATIC1(SCH_1):INS16783@FCL_CONNECTOR.USB_MINI_AB_RECEPTACLE.NORMAL(CHIPS)':
 'SHLD3':;
NODE_NAME	J1 5
 '@XS6.SCHEMATIC1(SCH_1):INS16783@FCL_CONNECTOR.USB_MINI_AB_RECEPTACLE.NORMAL(CHIPS)':
 'P5':;
NODE_NAME	U18 1
 '@XS6.SCHEMATIC1(SCH_1):INS18144@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'GND/ADJ':;
NODE_NAME	C103 2
 '@XS6.SCHEMATIC1(SCH_1):INS18220@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C102 2
 '@XS6.SCHEMATIC1(SCH_1):INS18236@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 1
 '@XS6.SCHEMATIC1(SCH_1):INS18351@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'GND/ADJ':;
NODE_NAME	C90 2
 '@XS6.SCHEMATIC1(SCH_1):INS18427@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C89 2
 '@XS6.SCHEMATIC1(SCH_1):INS18443@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D9 2
 '@XS6.SCHEMATIC1(SCH_1):INS141417@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	C39 2
 '@XS6.SCHEMATIC1(SCH_1):INS271537@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C40 2
 '@XS6.SCHEMATIC1(SCH_1):INS271570@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 3
 '@XS6.SCHEMATIC1(SCH_1):INS271055@XILINX SPARTAN-6 FPGA S604 V12 20210514.CH340E.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	D11 2
 '@XS6.SCHEMATIC1(SCH_1):INS273091@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	C71 2
 '@XS6.SCHEMATIC1(SCH_1):INS6333@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C98 2
 '@XS6.SCHEMATIC1(SCH_1):INS6349@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C78 2
 '@XS6.SCHEMATIC1(SCH_1):INS6365@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C54 2
 '@XS6.SCHEMATIC1(SCH_1):INS6381@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C51 2
 '@XS6.SCHEMATIC1(SCH_1):INS6397@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 52
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VSSQ3':;
NODE_NAME	U13 46
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VSSQ2':;
NODE_NAME	U13 12
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VSSQ1':;
NODE_NAME	U13 6
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VSSQ0':;
NODE_NAME	U13 54
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VSS2':;
NODE_NAME	U13 41
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VSS1':;
NODE_NAME	U13 28
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'VSS0':;
NODE_NAME	C60 2
 '@XS6.SCHEMATIC1(SCH_1):INS6313@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C52 2
 '@XS6.SCHEMATIC1(SCH_1):INS261037@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C94 2
 '@XS6.SCHEMATIC1(SCH_1):INS65918@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C91 2
 '@XS6.SCHEMATIC1(SCH_1):INS68860@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C93 2
 '@XS6.SCHEMATIC1(SCH_1):INS69644@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C96 2
 '@XS6.SCHEMATIC1(SCH_1):INS70436@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C95 2
 '@XS6.SCHEMATIC1(SCH_1):INS249520@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C100 2
 '@XS6.SCHEMATIC1(SCH_1):INS29942@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C72 2
 '@XS6.SCHEMATIC1(SCH_1):INS33065@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C75 2
 '@XS6.SCHEMATIC1(SCH_1):INS33049@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C73 2
 '@XS6.SCHEMATIC1(SCH_1):INS33097@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C63 2
 '@XS6.SCHEMATIC1(SCH_1):INS33081@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C76 2
 '@XS6.SCHEMATIC1(SCH_1):INS33117@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C81 2
 '@XS6.SCHEMATIC1(SCH_1):INS33029@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C80 2
 '@XS6.SCHEMATIC1(SCH_1):INS33201@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C64 2
 '@XS6.SCHEMATIC1(SCH_1):INS33301@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C77 2
 '@XS6.SCHEMATIC1(SCH_1):INS33337@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C66 2
 '@XS6.SCHEMATIC1(SCH_1):INS33353@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C68 2
 '@XS6.SCHEMATIC1(SCH_1):INS184789@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C87 2
 '@XS6.SCHEMATIC1(SCH_1):INS184773@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C82 2
 '@XS6.SCHEMATIC1(SCH_1):INS33489@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C84 2
 '@XS6.SCHEMATIC1(SCH_1):INS36579@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C74 2
 '@XS6.SCHEMATIC1(SCH_1):INS36547@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C58 2
 '@XS6.SCHEMATIC1(SCH_1):INS36563@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C79 2
 '@XS6.SCHEMATIC1(SCH_1):INS36531@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C97 2
 '@XS6.SCHEMATIC1(SCH_1):INS52690@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C101 2
 '@XS6.SCHEMATIC1(SCH_1):INS95887@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C65 2
 '@XS6.SCHEMATIC1(SCH_1):INS97657@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C83 2
 '@XS6.SCHEMATIC1(SCH_1):INS97625@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C86 2
 '@XS6.SCHEMATIC1(SCH_1):INS97757@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C85 2
 '@XS6.SCHEMATIC1(SCH_1):INS97609@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C61 2
 '@XS6.SCHEMATIC1(SCH_1):INS97689@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C88 2
 '@XS6.SCHEMATIC1(SCH_1):INS97673@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C67 2
 '@XS6.SCHEMATIC1(SCH_1):INS97819@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C50 2
 '@XS6.SCHEMATIC1(SCH_1):INS98307@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C56 2
 '@XS6.SCHEMATIC1(SCH_1):INS98339@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C57 2
 '@XS6.SCHEMATIC1(SCH_1):INS98799@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C92 2
 '@XS6.SCHEMATIC1(SCH_1):INS98815@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 T16
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#T16':;
NODE_NAME	U14 T1
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#T1':;
NODE_NAME	U14 R6
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#R6':;
NODE_NAME	U14 R10
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#R10':;
NODE_NAME	U14 P3
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#P3':;
NODE_NAME	U14 N13
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#N13':;
NODE_NAME	U14 M8
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#M8':;
NODE_NAME	U14 L2
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#L2':;
NODE_NAME	U14 L15
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#L15':;
NODE_NAME	U14 K9
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#K9':;
NODE_NAME	U14 K7
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#K7':;
NODE_NAME	U14 J5
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#J5':;
NODE_NAME	U14 J8
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#J8':;
NODE_NAME	U14 H9
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#H9':;
NODE_NAME	U14 H7
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#H7':;
NODE_NAME	U14 H12
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#H12':;
NODE_NAME	U14 G8
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#G8':;
NODE_NAME	U14 G2
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#G2':;
NODE_NAME	U14 G15
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#G15':;
NODE_NAME	U14 E9
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#E9':;
NODE_NAME	U14 D4
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#D4':;
NODE_NAME	U14 D13
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#D13':;
NODE_NAME	U14 B7
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#B7':;
NODE_NAME	U14 B11
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#B11':;
NODE_NAME	U14 A16
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#A16':;
NODE_NAME	U14 A1
 '@XS6.SCHEMATIC1(SCH_1):INS156918@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256F.NORMAL(CHIPS)':
 'GND#A1':;
NODE_NAME	C55 2
 '@XS6.SCHEMATIC1(SCH_1):INS249170@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C62 2
 '@XS6.SCHEMATIC1(SCH_1):INS178490@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C59 2
 '@XS6.SCHEMATIC1(SCH_1):INS249186@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C53 2
 '@XS6.SCHEMATIC1(SCH_1):INS249154@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C49 2
 '@XS6.SCHEMATIC1(SCH_1):INS252356@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C99 2
 '@XS6.SCHEMATIC1(SCH_1):INS154658@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R79 1
 '@XS6.SCHEMATIC1(SCH_1):INS154890@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C35 2
 '@XS6.SCHEMATIC1(SCH_1):INS154852@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	S1 2
 '@XS6.SCHEMATIC1(SCH_1):INS155296@BH_SMART_STM32_F102 20150911.SWITCH_2.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D8 2
 '@XS6.SCHEMATIC1(SCH_1):INS155364@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U9 4
 '@XS6.SCHEMATIC1(SCH_1):INS155484@XILINX SPARTAN-6 FPGA S602 V10 20150928.EPCS1SI8N_0.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J2 13
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'PGND':;
NODE_NAME	J2 11
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'GND#11':;
NODE_NAME	J2 9
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'GND#9':;
NODE_NAME	J2 7
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'GND#7':;
NODE_NAME	J2 5
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'GND#5':;
NODE_NAME	J2 3
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'GND#3':;
NODE_NAME	J2 1
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	R78 1
 '@XS6.SCHEMATIC1(SCH_1):INS171819@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	Y1 2
 '@XS6.SCHEMATIC1(SCH_1):INS20608@DESIGN1.OSCILLATOR_0.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C26 2
 '@XS6.SCHEMATIC1(SCH_1):INS20628@IPQAM_MB_NEW16011214.CAP_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Y2 2
 '@XS6.SCHEMATIC1(SCH_1):INS92229@DESIGN1.OSCILLATOR_0.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C43 2
 '@XS6.SCHEMATIC1(SCH_1):INS92249@IPQAM_MB_NEW16011214.CAP_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R73 2
 '@XS6.SCHEMATIC1(SCH_1):INS147845@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP20 1
 '@XS6.SCHEMATIC1(SCH_1):INS370310@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	T1 1
 '@XS6.SCHEMATIC1(SCH_1):INS415869@LIBRARY1.ETC1-1T-2TR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R46 1
 '@XS6.SCHEMATIC1(SCH_1):INS415895@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U8 6
 '@XS6.SCHEMATIC1(SCH_1):INS417169@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 'SHDN':;
NODE_NAME	R56 2
 '@XS6.SCHEMATIC1(SCH_1):INS417297@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D10 1
 '@XS6.SCHEMATIC1(SCH_1):INS418428@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	C25 1
 '@XS6.SCHEMATIC1(SCH_1):INS418531@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 2
 '@XS6.SCHEMATIC1(SCH_1):INS419127@TEX_INST.TL431/TI.NORMAL(CHIPS)':
 'AN':;
NODE_NAME	U8 2
 '@XS6.SCHEMATIC1(SCH_1):INS417169@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 'V-':;
NODE_NAME	R48 1
 '@XS6.SCHEMATIC1(SCH_1):INS419690@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C28 2
 '@XS6.SCHEMATIC1(SCH_1):INS419027@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R52 2
 '@XS6.SCHEMATIC1(SCH_1):INS419059@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C33 1
 '@XS6.SCHEMATIC1(SCH_1):INS420392@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C34 1
 '@XS6.SCHEMATIC1(SCH_1):INS420432@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U17 2
 '@XS6.SCHEMATIC1(SCH_1):INS420981@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C36 1
 '@XS6.SCHEMATIC1(SCH_1):INS421061@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C42 2
 '@XS6.SCHEMATIC1(SCH_1):INS421085@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R61 2
 '@XS6.SCHEMATIC1(SCH_1):INS421149@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C24 2
 '@XS6.SCHEMATIC1(SCH_1):INS393872@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C22 1
 '@XS6.SCHEMATIC1(SCH_1):INS393980@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R43 2
 '@XS6.SCHEMATIC1(SCH_1):INS394055@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U7 2
 '@XS6.SCHEMATIC1(SCH_1):INS393782@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U6 2
 '@XS6.SCHEMATIC1(SCH_1):INS395097@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C21 1
 '@XS6.SCHEMATIC1(SCH_1):INS395169@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C23 2
 '@XS6.SCHEMATIC1(SCH_1):INS395193@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R42 2
 '@XS6.SCHEMATIC1(SCH_1):INS395261@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J4 3
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J4 19
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '19':;
NODE_NAME	J4 41
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '41':;
NODE_NAME	J4 59
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '59':;
NODE_NAME	J4 4
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J4 20
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '20':;
NODE_NAME	J4 42
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '42':;
NODE_NAME	J4 60
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '60':;
NODE_NAME	J6 1
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J6 19
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '19':;
NODE_NAME	J6 41
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '41':;
NODE_NAME	J6 59
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '59':;
NODE_NAME	J6 2
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J6 20
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '20':;
NODE_NAME	J6 42
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '42':;
NODE_NAME	J6 60
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '60':;
NODE_NAME	T2 1
 '@XS6.SCHEMATIC1(SCH_1):INS13123@FCL_CONNECTOR.TESTLOOP.NORMAL(CHIPS)':
 'PIN1':;
NODE_NAME	T5 1
 '@XS6.SCHEMATIC1(SCH_1):INS13091@FCL_CONNECTOR.TESTLOOP.NORMAL(CHIPS)':
 'PIN1':;
NODE_NAME	T3 1
 '@XS6.SCHEMATIC1(SCH_1):INS13153@FCL_CONNECTOR.TESTLOOP.NORMAL(CHIPS)':
 'PIN1':;
NODE_NAME	T4 1
 '@XS6.SCHEMATIC1(SCH_1):INS13179@FCL_CONNECTOR.TESTLOOP.NORMAL(CHIPS)':
 'PIN1':;
NODE_NAME	T6 1
 '@XS6.SCHEMATIC1(SCH_1):INS13203@FCL_CONNECTOR.TESTLOOP.NORMAL(CHIPS)':
 'PIN1':;
NODE_NAME	J5 27
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '27':;
NODE_NAME	J5 26
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '26':;
NODE_NAME	J5 22
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '22':;
NODE_NAME	C47 2
 '@XS6.SCHEMATIC1(SCH_1):INS411439@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C46 2
 '@XS6.SCHEMATIC1(SCH_1):INS411471@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C45 2
 '@XS6.SCHEMATIC1(SCH_1):INS411503@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C44 2
 '@XS6.SCHEMATIC1(SCH_1):INS411535@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D17 1
 '@XS6.SCHEMATIC1(SCH_1):INS411455@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D16 1
 '@XS6.SCHEMATIC1(SCH_1):INS411487@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D15 1
 '@XS6.SCHEMATIC1(SCH_1):INS411519@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D14 1
 '@XS6.SCHEMATIC1(SCH_1):INS411551@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	C32 2
 '@XS6.SCHEMATIC1(SCH_1):INS412051@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 1
 '@XS6.SCHEMATIC1(SCH_1):INS411999@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'GND/ADJ':;
NODE_NAME	C38 2
 '@XS6.SCHEMATIC1(SCH_1):INS412067@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C31 2
 '@XS6.SCHEMATIC1(SCH_1):INS412413@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C29 2
 '@XS6.SCHEMATIC1(SCH_1):INS412537@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C30 2
 '@XS6.SCHEMATIC1(SCH_1):INS413058@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D18 1
 '@XS6.SCHEMATIC1(SCH_1):INS413958@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	C48 2
 '@XS6.SCHEMATIC1(SCH_1):INS413942@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP30 1
 '@XS6.SCHEMATIC1(SCH_1):INS427477@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	C41 2
 '@XS6.SCHEMATIC1(SCH_1):INS427863@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C37 2
 '@XS6.SCHEMATIC1(SCH_1):INS427889@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D12 1
 '@XS6.SCHEMATIC1(SCH_1):INS428824@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D13 1
 '@XS6.SCHEMATIC1(SCH_1):INS429079@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	J3 4
 '@XS6.SCHEMATIC1(SCH_1):INS428548@LIBRARY1.HEADER1X4.NORMAL(CHIPS)':
 '4':;
NET_NAME
'+5V'
 '@XS6.SCHEMATIC1(SCH_1):+5V':
 C_SIGNAL='@xs6.schematic1(sch_1):\+5v\';
NODE_NAME	U11 3
 '@XS6.SCHEMATIC1(SCH_1):INS11044@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	C70 1
 '@XS6.SCHEMATIC1(SCH_1):INS11120@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 3
 '@XS6.SCHEMATIC1(SCH_1):INS18144@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	C103 1
 '@XS6.SCHEMATIC1(SCH_1):INS18220@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 3
 '@XS6.SCHEMATIC1(SCH_1):INS18351@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	C90 1
 '@XS6.SCHEMATIC1(SCH_1):INS18427@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R51 1
 '@XS6.SCHEMATIC1(SCH_1):INS141433@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	F2 2
 '@XS6.SCHEMATIC1(SCH_1):INS270260@DISCRETE.FUSE.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 7
 '@XS6.SCHEMATIC1(SCH_1):INS271055@XILINX SPARTAN-6 FPGA S604 V12 20210514.CH340E.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C39 1
 '@XS6.SCHEMATIC1(SCH_1):INS271537@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R41 1
 '@XS6.SCHEMATIC1(SCH_1):INS370196@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP21 1
 '@XS6.SCHEMATIC1(SCH_1):INS370168@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP18 1
 '@XS6.SCHEMATIC1(SCH_1):INS415413@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U8 4
 '@XS6.SCHEMATIC1(SCH_1):INS417169@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 'V+':;
NODE_NAME	R55 1
 '@XS6.SCHEMATIC1(SCH_1):INS419145@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C33 2
 '@XS6.SCHEMATIC1(SCH_1):INS420392@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C34 2
 '@XS6.SCHEMATIC1(SCH_1):INS420432@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 7
 '@XS6.SCHEMATIC1(SCH_1):INS420981@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'VCCB':;
NODE_NAME	C36 2
 '@XS6.SCHEMATIC1(SCH_1):INS421061@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U7 7
 '@XS6.SCHEMATIC1(SCH_1):INS393782@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'VCCB':;
NODE_NAME	C22 2
 '@XS6.SCHEMATIC1(SCH_1):INS393980@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 7
 '@XS6.SCHEMATIC1(SCH_1):INS395097@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'VCCB':;
NODE_NAME	C21 2
 '@XS6.SCHEMATIC1(SCH_1):INS395169@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L3 2
 '@XS6.SCHEMATIC1(SCH_1):INS397251@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J4 1
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 2
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C32 1
 '@XS6.SCHEMATIC1(SCH_1):INS412051@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 3
 '@XS6.SCHEMATIC1(SCH_1):INS411999@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	L4 2
 '@XS6.SCHEMATIC1(SCH_1):INS412331@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C31 1
 '@XS6.SCHEMATIC1(SCH_1):INS412413@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C41 1
 '@XS6.SCHEMATIC1(SCH_1):INS427863@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C37 1
 '@XS6.SCHEMATIC1(SCH_1):INS427889@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	F1 1
 '@XS6.SCHEMATIC1(SCH_1):INS427650@DISCRETE.FUSE.NORMAL(CHIPS)':
 '1':;
NET_NAME
'A12_L62N_0'
 '@XS6.SCHEMATIC1(SCH_1):A12_L62N_0':
 C_SIGNAL='@xs6.schematic1(sch_1):a12_l62n_0',
 DIFFERENTIAL_PAIR='DP_L62_0';
NODE_NAME	U14 A12
 '@XS6.SCHEMATIC1(SCH_1):INS147885@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256A.NORMAL(CHIPS)':
 'IO_L62N_VREF_0':;
NODE_NAME	U17 4
 '@XS6.SCHEMATIC1(SCH_1):INS420981@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	J6 57
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '57':;
NET_NAME
'VDD5_LCD'
 '@XS6.SCHEMATIC1(SCH_1):VDD5_LCD':
 C_SIGNAL='@xs6.schematic1(sch_1):vdd5_lcd';
NODE_NAME	J5 28
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '28':;
NODE_NAME	L4 1
 '@XS6.SCHEMATIC1(SCH_1):INS412331@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'SDRAM_DQ1'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ1':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq1';
NODE_NAME	U13 4
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U14 A3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L83N_VREF_3':;
NET_NAME
'SDRAM_DQ15'
 '@XS6.SCHEMATIC1(SCH_1):SDRAM_DQ15':
 C_SIGNAL='@xs6.schematic1(sch_1):sdram_dq15';
NODE_NAME	U13 53
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'DQ15':;
NODE_NAME	U14 B2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L52P_M3A8_3':;
NET_NAME
'EN_HVPS'
 '@XS6.SCHEMATIC1(SCH_1):EN_HVPS':
 C_SIGNAL='@xs6.schematic1(sch_1):en_hvps';
NODE_NAME	TP22 1
 '@XS6.SCHEMATIC1(SCH_1):INS370240@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U6 1
 '@XS6.SCHEMATIC1(SCH_1):INS395097@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'B2':;
NET_NAME
'J16_RFU_CLK'
 '@XS6.SCHEMATIC1(SCH_1):J16_RFU_CLK':
 C_SIGNAL='@xs6.schematic1(sch_1):j16_rfu_clk';
NODE_NAME	R63 1
 '@XS6.SCHEMATIC1(SCH_1):INS92185@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 J16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L43N_GCLK4_M1DQ5_1':;
NET_NAME
'5V_HVPS_IN'
 '@XS6.SCHEMATIC1(SCH_1):5V_HVPS_IN':
 C_SIGNAL='@xs6.schematic1(sch_1):\5v_hvps_in\';
NODE_NAME	TP19 1
 '@XS6.SCHEMATIC1(SCH_1):INS370126@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	R41 2
 '@XS6.SCHEMATIC1(SCH_1):INS370196@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N10874'
 '@XS6.SCHEMATIC1(SCH_1):N10874':
 C_SIGNAL='@xs6.schematic1(sch_1):n10874';
NODE_NAME	F2 1
 '@XS6.SCHEMATIC1(SCH_1):INS270260@DISCRETE.FUSE.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J1 1
 '@XS6.SCHEMATIC1(SCH_1):INS16783@FCL_CONNECTOR.USB_MINI_AB_RECEPTACLE.NORMAL(CHIPS)':
 'P1':;
NET_NAME
'T10_IO_MOSI_MISO0_2'
 '@XS6.SCHEMATIC1(SCH_1):T10_IO_MOSI_MISO0_2':
 C_SIGNAL='@xs6.schematic1(sch_1):t10_io_mosi_miso0_2';
NODE_NAME	U9 5
 '@XS6.SCHEMATIC1(SCH_1):INS155484@XILINX SPARTAN-6 FPGA S602 V10 20150928.EPCS1SI8N_0.NORMAL(CHIPS)':
 'DI(IO0)':;
NODE_NAME	R57 2
 '@XS6.SCHEMATIC1(SCH_1):INS151030@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NET_NAME
'T7_L32N_GCLK28_2'
 '@XS6.SCHEMATIC1(SCH_1):T7_L32N_GCLK28_2':
 C_SIGNAL='@xs6.schematic1(sch_1):t7_l32n_gclk28_2',
 DIFFERENTIAL_PAIR='DP_L32_2';
NODE_NAME	U14 T7
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L32N_GCLK28_2':;
NODE_NAME	J4 11
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '11':;
NODE_NAME	J5 11
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '11':;
NET_NAME
'VBIAS'
 '@XS6.SCHEMATIC1(SCH_1):VBIAS':
 C_SIGNAL='@xs6.schematic1(sch_1):vbias';
NODE_NAME	TP2 1
 '@XS6.SCHEMATIC1(SCH_1):INS370445@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	R2 2
 '@XS6.SCHEMATIC1(SCH_1):INS384574@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'T5_L48N_2'
 '@XS6.SCHEMATIC1(SCH_1):T5_L48N_2':
 C_SIGNAL='@xs6.schematic1(sch_1):t5_l48n_2',
 DIFFERENTIAL_PAIR='DP_L48_2';
NODE_NAME	U14 T5
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L48N_RDWR_B_VREF_2':;
NODE_NAME	J4 15
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '15':;
NODE_NAME	J5 7
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '7':;
NET_NAME
'P10_IO_DIN_MISO1_2'
 '@XS6.SCHEMATIC1(SCH_1):P10_IO_DIN_MISO1_2':
 C_SIGNAL='@xs6.schematic1(sch_1):p10_io_din_miso1_2';
NODE_NAME	U9 2
 '@XS6.SCHEMATIC1(SCH_1):INS155484@XILINX SPARTAN-6 FPGA S602 V10 20150928.EPCS1SI8N_0.NORMAL(CHIPS)':
 'DO(IO1)':;
NODE_NAME	U14 P10
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L3P_D0_DIN_MISO_MISO1_2':;
NODE_NAME	J4 7
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '7':;
NET_NAME
'P6_L47P_2'
 '@XS6.SCHEMATIC1(SCH_1):P6_L47P_2':
 C_SIGNAL='@xs6.schematic1(sch_1):p6_l47p_2',
 DIFFERENTIAL_PAIR='DP_L47_2';
NODE_NAME	U14 P6
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L47P_2':;
NODE_NAME	J4 14
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '14':;
NODE_NAME	J5 10
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '10':;
NET_NAME
'T9_L23N_2'
 '@XS6.SCHEMATIC1(SCH_1):T9_L23N_2':
 C_SIGNAL='@xs6.schematic1(sch_1):t9_l23n_2',
 DIFFERENTIAL_PAIR='DP_L23_2';
NODE_NAME	U14 T9
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L23N_2':;
NODE_NAME	J6 3
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J5 17
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '17':;
NET_NAME
'N12_IO_MISO2_2'
 '@XS6.SCHEMATIC1(SCH_1):N12_IO_MISO2_2':
 C_SIGNAL='@xs6.schematic1(sch_1):n12_io_miso2_2';
NODE_NAME	R49 1
 '@XS6.SCHEMATIC1(SCH_1):INS154936@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 3
 '@XS6.SCHEMATIC1(SCH_1):INS155484@XILINX SPARTAN-6 FPGA S602 V10 20150928.EPCS1SI8N_0.NORMAL(CHIPS)':
 'W\P\(IO2)':;
NODE_NAME	U14 N12
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L12P_D1_MISO2_2':;
NET_NAME
'N151004'
 '@XS6.SCHEMATIC1(SCH_1):N151004':
 C_SIGNAL='@xs6.schematic1(sch_1):n151004';
NODE_NAME	R57 1
 '@XS6.SCHEMATIC1(SCH_1):INS151030@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 T10
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L3N_MOSI_CSI_B_MISO0_2':;
NET_NAME
'VDD33'
 '@XS6.SCHEMATIC1(SCH_1):VDD33':
 C_SIGNAL='@xs6.schematic1(sch_1):vdd33';
NODE_NAME	J5 25
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '25':;
NODE_NAME	J5 24
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '24':;
NODE_NAME	U12 2
 '@XS6.SCHEMATIC1(SCH_1):INS411999@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	C38 1
 '@XS6.SCHEMATIC1(SCH_1):INS412067@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 4
 '@XS6.SCHEMATIC1(SCH_1):INS411999@CMOSSENSOR.AMS1117.NORMAL(CHIPS)':
 'VOUT1':;
NODE_NAME	C29 1
 '@XS6.SCHEMATIC1(SCH_1):INS412537@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 1
 '@XS6.SCHEMATIC1(SCH_1):INS413058@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N372066'
 '@XS6.SCHEMATIC1(SCH_1):N372066':
 C_SIGNAL='@xs6.schematic1(sch_1):n372066';
NODE_NAME	R19 1
 '@XS6.SCHEMATIC1(SCH_1):INS384808@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 1
 '@XS6.SCHEMATIC1(SCH_1):INS385064@TEX_INST.TL431/TI.NORMAL(CHIPS)':
 'REF':;
NODE_NAME	U3 3
 '@XS6.SCHEMATIC1(SCH_1):INS385064@TEX_INST.TL431/TI.NORMAL(CHIPS)':
 'CAT':;
NODE_NAME	R26 2
 '@XS6.SCHEMATIC1(SCH_1):INS384000@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'T3_CSO_B_2'
 '@XS6.SCHEMATIC1(SCH_1):T3_CSO_B_2':
 C_SIGNAL='@xs6.schematic1(sch_1):t3_cso_b_2';
NODE_NAME	U9 1
 '@XS6.SCHEMATIC1(SCH_1):INS155484@XILINX SPARTAN-6 FPGA S602 V10 20150928.EPCS1SI8N_0.NORMAL(CHIPS)':
 'C\S\':;
NODE_NAME	R50 1
 '@XS6.SCHEMATIC1(SCH_1):INS151084@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 T3
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L65N_CSO_B_2':;
NET_NAME
'GND_FIELD SIGNAL'
 '@XS6.SCHEMATIC1(SCH_1):GND_FIELD SIGNAL':
 C_SIGNAL='@xs6.schematic1(sch_1):\gnd_field signal\';
NODE_NAME	Q4 2
 '@XS6.SCHEMATIC1(SCH_1):INS384080@LIBRARY1.FH3400C.NORMAL(CHIPS)':
 'S':;
NODE_NAME	R16 2
 '@XS6.SCHEMATIC1(SCH_1):INS384986@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R3 1
 '@XS6.SCHEMATIC1(SCH_1):INS384594@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D6 1
 '@XS6.SCHEMATIC1(SCH_1):INS384964@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R14 1
 '@XS6.SCHEMATIC1(SCH_1):INS385128@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	Q2 2
 '@XS6.SCHEMATIC1(SCH_1):INS384694@LIBRARY1.FH3400C.NORMAL(CHIPS)':
 'S':;
NODE_NAME	R9 2
 '@XS6.SCHEMATIC1(SCH_1):INS384040@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C15 2
 '@XS6.SCHEMATIC1(SCH_1):INS385006@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C18 2
 '@XS6.SCHEMATIC1(SCH_1):INS384634@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U5 2
 '@XS6.SCHEMATIC1(SCH_1):INS384454@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 'V-':;
NODE_NAME	C7 2
 '@XS6.SCHEMATIC1(SCH_1):INS384944@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R15 2
 '@XS6.SCHEMATIC1(SCH_1):INS384268@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP10 1
 '@XS6.SCHEMATIC1(SCH_1):INS384308@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	R17 2
 '@XS6.SCHEMATIC1(SCH_1):INS384614@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R40 2
 '@XS6.SCHEMATIC1(SCH_1):INS384194@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 2
 '@XS6.SCHEMATIC1(SCH_1):INS385064@TEX_INST.TL431/TI.NORMAL(CHIPS)':
 'AN':;
NODE_NAME	U5 6
 '@XS6.SCHEMATIC1(SCH_1):INS384454@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 'SHDN':;
NODE_NAME	R21 1
 '@XS6.SCHEMATIC1(SCH_1):INS384512@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C10 2
 '@XS6.SCHEMATIC1(SCH_1):INS384654@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C12 2
 '@XS6.SCHEMATIC1(SCH_1):INS384924@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 2
 '@XS6.SCHEMATIC1(SCH_1):INS384158@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 2
 '@XS6.SCHEMATIC1(SCH_1):INS385026@LIBRARY1.OPA357AIDBVR.NORMAL(CHIPS)':
 'V-':;
NODE_NAME	C16 2
 '@XS6.SCHEMATIC1(SCH_1):INS384248@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R32 1
 '@XS6.SCHEMATIC1(SCH_1):INS384828@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'H3_50MHZ_CLK'
 '@XS6.SCHEMATIC1(SCH_1):H3_50MHZ_CLK':
 C_SIGNAL='@xs6.schematic1(sch_1):h3_50mhz_clk';
NODE_NAME	R72 1
 '@XS6.SCHEMATIC1(SCH_1):INS39957@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 H3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L44N_GCLK20_M3A6_3':;
NET_NAME
'N382559'
 '@XS6.SCHEMATIC1(SCH_1):N382559':
 C_SIGNAL='@xs6.schematic1(sch_1):n382559';
NODE_NAME	C14 1
 '@XS6.SCHEMATIC1(SCH_1):INS384674@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R32 2
 '@XS6.SCHEMATIC1(SCH_1):INS384828@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R31 2
 '@XS6.SCHEMATIC1(SCH_1):INS384788@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'R9_L23P_2'
 '@XS6.SCHEMATIC1(SCH_1):R9_L23P_2':
 C_SIGNAL='@xs6.schematic1(sch_1):r9_l23p_2',
 RELATIVE_PROPAGATION_DELAY='MG_J4:G:J6.4:U14.R9::',
 DIFFERENTIAL_PAIR='DP_L23_2';
NODE_NAME	U14 R9
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L23P_2':;
NODE_NAME	J6 4
 '@XS6.SCHEMATIC1(SCH_1):INS244090@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J5 18
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '18':;
NET_NAME
'PULSE'
 '@XS6.SCHEMATIC1(SCH_1):PULSE':
 C_SIGNAL='@xs6.schematic1(sch_1):pulse';
NODE_NAME	U5 5
 '@XS6.SCHEMATIC1(SCH_1):INS384454@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 'OUT':;
NODE_NAME	R40 1
 '@XS6.SCHEMATIC1(SCH_1):INS384194@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R30 1
 '@XS6.SCHEMATIC1(SCH_1):INS384118@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP11 1
 '@XS6.SCHEMATIC1(SCH_1):INS384178@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N151270'
 '@XS6.SCHEMATIC1(SCH_1):N151270':
 C_SIGNAL='@xs6.schematic1(sch_1):n151270';
NODE_NAME	R58 1
 '@XS6.SCHEMATIC1(SCH_1):INS151046@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 R11
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L1P_CCLK_2':;
NET_NAME
'N381019'
 '@XS6.SCHEMATIC1(SCH_1):N381019':
 C_SIGNAL='@xs6.schematic1(sch_1):n381019';
NODE_NAME	U4 4
 '@XS6.SCHEMATIC1(SCH_1):INS385026@LIBRARY1.OPA357AIDBVR.NORMAL(CHIPS)':
 '-IN':;
NODE_NAME	R33 2
 '@XS6.SCHEMATIC1(SCH_1):INS384492@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R38 2
 '@XS6.SCHEMATIC1(SCH_1):INS384060@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N382943'
 '@XS6.SCHEMATIC1(SCH_1):N382943':
 C_SIGNAL='@xs6.schematic1(sch_1):n382943';
NODE_NAME	R2 1
 '@XS6.SCHEMATIC1(SCH_1):INS384574@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D5 1
 '@XS6.SCHEMATIC1(SCH_1):INS384752@DISCRETE.DIODE.NORMAL(CHIPS)':
 'K':;
NET_NAME
'T6_L47N_2'
 '@XS6.SCHEMATIC1(SCH_1):T6_L47N_2':
 C_SIGNAL='@xs6.schematic1(sch_1):t6_l47n_2',
 DIFFERENTIAL_PAIR='DP_L47_2';
NODE_NAME	U14 T6
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L47N_2':;
NODE_NAME	J4 13
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '13':;
NODE_NAME	J5 9
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '9':;
NET_NAME
'N371414'
 '@XS6.SCHEMATIC1(SCH_1):N371414':
 C_SIGNAL='@xs6.schematic1(sch_1):n371414';
NODE_NAME	Q2 1
 '@XS6.SCHEMATIC1(SCH_1):INS384694@LIBRARY1.FH3400C.NORMAL(CHIPS)':
 'G':;
NODE_NAME	R12 2
 '@XS6.SCHEMATIC1(SCH_1):INS384138@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R9 1
 '@XS6.SCHEMATIC1(SCH_1):INS384040@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'R3_IO_INIT_B_2'
 '@XS6.SCHEMATIC1(SCH_1):R3_IO_INIT_B_2':
 C_SIGNAL='@xs6.schematic1(sch_1):r3_io_init_b_2';
NODE_NAME	U14 R3
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L65P_INIT_B_2':;
NODE_NAME	R75 1
 '@XS6.SCHEMATIC1(SCH_1):INS151294@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 8
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '8':;
NET_NAME
'N371272'
 '@XS6.SCHEMATIC1(SCH_1):N371272':
 C_SIGNAL='@xs6.schematic1(sch_1):n371272';
NODE_NAME	Q2 3
 '@XS6.SCHEMATIC1(SCH_1):INS384694@LIBRARY1.FH3400C.NORMAL(CHIPS)':
 'D':;
NODE_NAME	R4 1
 '@XS6.SCHEMATIC1(SCH_1):INS384020@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N380805'
 '@XS6.SCHEMATIC1(SCH_1):N380805':
 C_SIGNAL='@xs6.schematic1(sch_1):n380805';
NODE_NAME	U4 3
 '@XS6.SCHEMATIC1(SCH_1):INS385026@LIBRARY1.OPA357AIDBVR.NORMAL(CHIPS)':
 '+IN':;
NODE_NAME	R18 1
 '@XS6.SCHEMATIC1(SCH_1):INS384214@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C5 1
 '@XS6.SCHEMATIC1(SCH_1):INS384434@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'R11_IO_CCLK_2'
 '@XS6.SCHEMATIC1(SCH_1):R11_IO_CCLK_2':
 C_SIGNAL='@xs6.schematic1(sch_1):r11_io_cclk_2';
NODE_NAME	U9 6
 '@XS6.SCHEMATIC1(SCH_1):INS155484@XILINX SPARTAN-6 FPGA S602 V10 20150928.EPCS1SI8N_0.NORMAL(CHIPS)':
 'DCLK':;
NODE_NAME	R58 2
 '@XS6.SCHEMATIC1(SCH_1):INS151046@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J4 5
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '5':;
NET_NAME
'N371048'
 '@XS6.SCHEMATIC1(SCH_1):N371048':
 C_SIGNAL='@xs6.schematic1(sch_1):n371048';
NODE_NAME	D4 2
 '@XS6.SCHEMATIC1(SCH_1):INS384532@DISCRETE.DIODE ZENER.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	Q4 3
 '@XS6.SCHEMATIC1(SCH_1):INS384080@LIBRARY1.FH3400C.NORMAL(CHIPS)':
 'D':;
NET_NAME
'N370992'
 '@XS6.SCHEMATIC1(SCH_1):N370992':
 C_SIGNAL='@xs6.schematic1(sch_1):n370992';
NODE_NAME	R5 2
 '@XS6.SCHEMATIC1(SCH_1):INS384732@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D4 1
 '@XS6.SCHEMATIC1(SCH_1):INS384532@DISCRETE.DIODE ZENER.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	Q1 1
 '@XS6.SCHEMATIC1(SCH_1):INS383958@HVPS.BSP316P_0.NORMAL(CHIPS)':
 'G':;
NET_NAME
'P5_L49N_2'
 '@XS6.SCHEMATIC1(SCH_1):P5_L49N_2':
 C_SIGNAL='@xs6.schematic1(sch_1):p5_l49n_2',
 DIFFERENTIAL_PAIR='DP_L49_2';
NODE_NAME	U14 P5
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L49N_D4_2':;
NODE_NAME	J4 17
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '17':;
NODE_NAME	J5 5
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '5':;
NET_NAME
'N371666'
 '@XS6.SCHEMATIC1(SCH_1):N371666':
 C_SIGNAL='@xs6.schematic1(sch_1):n371666';
NODE_NAME	C3 1
 '@XS6.SCHEMATIC1(SCH_1):INS384414@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C5 2
 '@XS6.SCHEMATIC1(SCH_1):INS384434@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R15 1
 '@XS6.SCHEMATIC1(SCH_1):INS384268@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N371190'
 '@XS6.SCHEMATIC1(SCH_1):N371190':
 C_SIGNAL='@xs6.schematic1(sch_1):n371190';
NODE_NAME	Q4 1
 '@XS6.SCHEMATIC1(SCH_1):INS384080@LIBRARY1.FH3400C.NORMAL(CHIPS)':
 'G':;
NODE_NAME	R13 2
 '@XS6.SCHEMATIC1(SCH_1):INS384864@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R16 1
 '@XS6.SCHEMATIC1(SCH_1):INS384986@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'R5_L48P_2'
 '@XS6.SCHEMATIC1(SCH_1):R5_L48P_2':
 C_SIGNAL='@xs6.schematic1(sch_1):r5_l48p_2',
 DIFFERENTIAL_PAIR='DP_L48_2';
NODE_NAME	U14 R5
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L48P_D7_2':;
NODE_NAME	J4 16
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '16':;
NODE_NAME	J5 8
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '8':;
NET_NAME
'N371122'
 '@XS6.SCHEMATIC1(SCH_1):N371122':
 C_SIGNAL='@xs6.schematic1(sch_1):n371122';
NODE_NAME	R3 2
 '@XS6.SCHEMATIC1(SCH_1):INS384594@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D2 2
 '@XS6.SCHEMATIC1(SCH_1):INS385148@DISCRETE.DIODE.NORMAL(CHIPS)':
 'A':;
NODE_NAME	Q1 3
 '@XS6.SCHEMATIC1(SCH_1):INS383958@HVPS.BSP316P_0.NORMAL(CHIPS)':
 'D':;
NET_NAME
'N381074'
 '@XS6.SCHEMATIC1(SCH_1):N381074':
 C_SIGNAL='@xs6.schematic1(sch_1):n381074';
NODE_NAME	R38 1
 '@XS6.SCHEMATIC1(SCH_1):INS384060@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 1
 '@XS6.SCHEMATIC1(SCH_1):INS385026@LIBRARY1.OPA357AIDBVR.NORMAL(CHIPS)':
 'OUT':;
NODE_NAME	C14 2
 '@XS6.SCHEMATIC1(SCH_1):INS384674@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N271586'
 '@XS6.SCHEMATIC1(SCH_1):N271586':
 C_SIGNAL='@xs6.schematic1(sch_1):n271586';
NODE_NAME	U16 10
 '@XS6.SCHEMATIC1(SCH_1):INS271055@XILINX SPARTAN-6 FPGA S604 V12 20210514.CH340E.NORMAL(CHIPS)':
 'V3':;
NODE_NAME	C40 1
 '@XS6.SCHEMATIC1(SCH_1):INS271570@FCL_CAPACITOR.CAP_NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N5_L49P_2'
 '@XS6.SCHEMATIC1(SCH_1):N5_L49P_2':
 C_SIGNAL='@xs6.schematic1(sch_1):n5_l49p_2',
 DIFFERENTIAL_PAIR='DP_L49_2';
NODE_NAME	U14 N5
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L49P_D3_2':;
NODE_NAME	J4 18
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '18':;
NODE_NAME	J5 6
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '6':;
NET_NAME
'M5_L2P_3'
 '@XS6.SCHEMATIC1(SCH_1):M5_L2P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):m5_l2p_3',
 DIFFERENTIAL_PAIR='DP_L2_3';
NODE_NAME	U14 M5
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L2P_3':;
NODE_NAME	J4 30
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '30':;
NET_NAME
'RESET_DISCHARGE'
 '@XS6.SCHEMATIC1(SCH_1):RESET_DISCHARGE':
 C_SIGNAL='@xs6.schematic1(sch_1):reset_discharge';
NODE_NAME	R12 1
 '@XS6.SCHEMATIC1(SCH_1):INS384138@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP13 1
 '@XS6.SCHEMATIC1(SCH_1):INS384848@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N379806'
 '@XS6.SCHEMATIC1(SCH_1):N379806':
 C_SIGNAL='@xs6.schematic1(sch_1):n379806';
NODE_NAME	R20 1
 '@XS6.SCHEMATIC1(SCH_1):INS384288@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R21 2
 '@XS6.SCHEMATIC1(SCH_1):INS384512@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 1
 '@XS6.SCHEMATIC1(SCH_1):INS384158@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R18 2
 '@XS6.SCHEMATIC1(SCH_1):INS384214@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N417813'
 '@XS6.SCHEMATIC1(SCH_1):N417813':
 C_SIGNAL='@xs6.schematic1(sch_1):n417813';
NODE_NAME	R47 1
 '@XS6.SCHEMATIC1(SCH_1):INS417153@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C25 2
 '@XS6.SCHEMATIC1(SCH_1):INS418531@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R48 2
 '@XS6.SCHEMATIC1(SCH_1):INS419690@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C27 2
 '@XS6.SCHEMATIC1(SCH_1):INS418753@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N376175'
 '@XS6.SCHEMATIC1(SCH_1):N376175':
 C_SIGNAL='@xs6.schematic1(sch_1):n376175';
NODE_NAME	R23 1
 '@XS6.SCHEMATIC1(SCH_1):INS384554@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 3
 '@XS6.SCHEMATIC1(SCH_1):INS384454@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 '+IN':;
NODE_NAME	R30 2
 '@XS6.SCHEMATIC1(SCH_1):INS384118@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'P12_IO_MISO3_2'
 '@XS6.SCHEMATIC1(SCH_1):P12_IO_MISO3_2':
 C_SIGNAL='@xs6.schematic1(sch_1):p12_io_miso3_2';
NODE_NAME	R59 1
 '@XS6.SCHEMATIC1(SCH_1):INS154920@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 7
 '@XS6.SCHEMATIC1(SCH_1):INS155484@XILINX SPARTAN-6 FPGA S602 V10 20150928.EPCS1SI8N_0.NORMAL(CHIPS)':
 'H\O\L\D\(IO3)':;
NODE_NAME	U14 P12
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L12N_D2_MISO3_2':;
NET_NAME
'ZERO_CROSS'
 '@XS6.SCHEMATIC1(SCH_1):ZERO_CROSS':
 C_SIGNAL='@xs6.schematic1(sch_1):zero_cross';
NODE_NAME	U8 5
 '@XS6.SCHEMATIC1(SCH_1):INS417169@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 'OUT':;
NODE_NAME	R56 1
 '@XS6.SCHEMATIC1(SCH_1):INS417297@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U17 8
 '@XS6.SCHEMATIC1(SCH_1):INS420981@LIBRARY1.TXS0102DCUR.NORMAL(CHIPS)':
 'B1':;
NET_NAME
'N371268'
 '@XS6.SCHEMATIC1(SCH_1):N371268':
 C_SIGNAL='@xs6.schematic1(sch_1):n371268';
NODE_NAME	R10 1
 '@XS6.SCHEMATIC1(SCH_1):INS385088@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C3 2
 '@XS6.SCHEMATIC1(SCH_1):INS384414@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D6 2
 '@XS6.SCHEMATIC1(SCH_1):INS384964@DISCRETE.DIODE SCHOTTKY.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R14 2
 '@XS6.SCHEMATIC1(SCH_1):INS385128@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N4_L2N_3'
 '@XS6.SCHEMATIC1(SCH_1):N4_L2N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):n4_l2n_3',
 DIFFERENTIAL_PAIR='DP_L2_3';
NODE_NAME	U14 N4
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L2N_3':;
NODE_NAME	J4 29
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '29':;
NET_NAME
'R7_L32P_GCLK29_2'
 '@XS6.SCHEMATIC1(SCH_1):R7_L32P_GCLK29_2':
 C_SIGNAL='@xs6.schematic1(sch_1):r7_l32p_gclk29_2',
 DIFFERENTIAL_PAIR='DP_L32_2';
NODE_NAME	U14 R7
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L32P_GCLK29_2':;
NODE_NAME	J4 12
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '12':;
NODE_NAME	J5 12
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '12':;
NET_NAME
'QUENCH_VOLTAGE_DOWN'
 '@XS6.SCHEMATIC1(SCH_1):QUENCH_VOLTAGE_DOWN':
 C_SIGNAL='@xs6.schematic1(sch_1):quench_voltage_down';
NODE_NAME	R13 1
 '@XS6.SCHEMATIC1(SCH_1):INS384864@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP14 1
 '@XS6.SCHEMATIC1(SCH_1):INS384772@DISCRETE.T POINT F.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N381200'
 '@XS6.SCHEMATIC1(SCH_1):N381200':
 C_SIGNAL='@xs6.schematic1(sch_1):n381200';
NODE_NAME	R33 1
 '@XS6.SCHEMATIC1(SCH_1):INS384492@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C16 1
 '@XS6.SCHEMATIC1(SCH_1):INS384248@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N371052'
 '@XS6.SCHEMATIC1(SCH_1):N371052':
 C_SIGNAL='@xs6.schematic1(sch_1):n371052';
NODE_NAME	D5 2
 '@XS6.SCHEMATIC1(SCH_1):INS384752@DISCRETE.DIODE.NORMAL(CHIPS)':
 'A':;
NODE_NAME	R10 2
 '@XS6.SCHEMATIC1(SCH_1):INS385088@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R4 2
 '@XS6.SCHEMATIC1(SCH_1):INS384020@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D2 1
 '@XS6.SCHEMATIC1(SCH_1):INS385148@DISCRETE.DIODE.NORMAL(CHIPS)':
 'K':;
NET_NAME
'R2_L32P_3'
 '@XS6.SCHEMATIC1(SCH_1):R2_L32P_3':
 C_SIGNAL='@xs6.schematic1(sch_1):r2_l32p_3',
 DIFFERENTIAL_PAIR='DP_L32_3';
NODE_NAME	U14 R2
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L32P_M3DQ14_3':;
NODE_NAME	J4 22
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '22':;
NODE_NAME	J5 3
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '3':;
NET_NAME
'VREF'
 '@XS6.SCHEMATIC1(SCH_1):VREF':
 C_SIGNAL='@xs6.schematic1(sch_1):vref';
NODE_NAME	C7 1
 '@XS6.SCHEMATIC1(SCH_1):INS384944@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R17 1
 '@XS6.SCHEMATIC1(SCH_1):INS384614@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R19 2
 '@XS6.SCHEMATIC1(SCH_1):INS384808@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R23 2
 '@XS6.SCHEMATIC1(SCH_1):INS384554@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'R1_L32N_3'
 '@XS6.SCHEMATIC1(SCH_1):R1_L32N_3':
 C_SIGNAL='@xs6.schematic1(sch_1):r1_l32n_3',
 DIFFERENTIAL_PAIR='DP_L32_3';
NODE_NAME	U14 R1
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L32N_M3DQ15_3':;
NODE_NAME	J4 21
 '@XS6.SCHEMATIC1(SCH_1):INS242836@CONNECTOR.CONN PLUG 30X2.NORMAL(CHIPS)':
 '21':;
NODE_NAME	J5 4
 '@XS6.SCHEMATIC1(SCH_1):INS397950@LIBRARY1.HEADER-17X2.NORMAL(CHIPS)':
 '4':;
NET_NAME
'N375383'
 '@XS6.SCHEMATIC1(SCH_1):N375383':
 C_SIGNAL='@xs6.schematic1(sch_1):n375383';
NODE_NAME	U5 1
 '@XS6.SCHEMATIC1(SCH_1):INS384454@LIBRARY1.TLV3501AIDBVR.NORMAL(CHIPS)':
 '-IN':;
NODE_NAME	R31 1
 '@XS6.SCHEMATIC1(SCH_1):INS384788@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N273444'
 '@XS6.SCHEMATIC1(SCH_1):N273444':
 C_SIGNAL='@xs6.schematic1(sch_1):n273444';
NODE_NAME	R62 1
 '@XS6.SCHEMATIC1(SCH_1):INS273107@DISCRETE.SMALL R1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 6
 '@XS6.SCHEMATIC1(SCH_1):INS271055@XILINX SPARTAN-6 FPGA S604 V12 20210514.CH340E.NORMAL(CHIPS)':
 'TNOW':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	U13 40
 '@XS6.SCHEMATIC1(SCH_1):INS6175@4CH QAM_20130909.K4S561632C-TC75_0.NORMAL(CHIPS)':
 'NC_40':;
NODE_NAME	J1 4
 '@XS6.SCHEMATIC1(SCH_1):INS16783@FCL_CONNECTOR.USB_MINI_AB_RECEPTACLE.NORMAL(CHIPS)':
 'P4':;
NODE_NAME	Y1 1
 '@XS6.SCHEMATIC1(SCH_1):INS20608@DESIGN1.OSCILLATOR_0.NORMAL(CHIPS)':
 'NC/EN':;
NODE_NAME	Y2 1
 '@XS6.SCHEMATIC1(SCH_1):INS92229@DESIGN1.OSCILLATOR_0.NORMAL(CHIPS)':
 'NC/EN':;
NODE_NAME	U14 E13
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L1P_A25_1':;
NODE_NAME	U14 E12
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L1N_A24_VREF_1':;
NODE_NAME	U14 F12
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L30P_A21_M1RESET_1':;
NODE_NAME	U14 G11
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L30N_A20_M1A11_1':;
NODE_NAME	U14 K12
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L42P_GCLK7_M1UDM_1':;
NODE_NAME	U14 K11
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L42N_GCLK6_TRDY1_M1LDM_1':;
NODE_NAME	U14 J14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L43P_GCLK5_M1DQ4_1':;
NODE_NAME	U14 N14
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L45P_A1_M1LDQS_1':;
NODE_NAME	U14 N16
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L45N_A0_M1LDQSN_1':;
NODE_NAME	U14 L12
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L53P_1':;
NODE_NAME	U14 L13
 '@XS6.SCHEMATIC1(SCH_1):INS150076@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256B.NORMAL(CHIPS)':
 'IO_L53N_VREF_1':;
NODE_NAME	U14 M11
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L2N_CMPMOSI_2':;
NODE_NAME	U14 P11
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L13N_D10_2':;
NODE_NAME	U14 N9
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L14P_D11_2':;
NODE_NAME	U14 P9
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L14N_D12_2':;
NODE_NAME	U14 L10
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L16P_2':;
NODE_NAME	U14 M10
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L16N_VREF_2':;
NODE_NAME	U14 M9
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L29P_GCLK3_2':;
NODE_NAME	U14 N8
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L29N_GCLK2_2':;
NODE_NAME	U14 P7
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L31P_GCLK31_D14_2':;
NODE_NAME	U14 M7
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L31N_GCLK30_D15_2':;
NODE_NAME	U14 L8
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L62P_D5_2':;
NODE_NAME	U14 L7
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L62N_D6_2':;
NODE_NAME	U14 P4
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L63P_2':;
NODE_NAME	U14 T4
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L63N_2':;
NODE_NAME	U14 M6
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L64P_D8_2':;
NODE_NAME	U14 N6
 '@XS6.SCHEMATIC1(SCH_1):INS151732@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256C.NORMAL(CHIPS)':
 'IO_L64N_D9_2':;
NODE_NAME	U14 M4
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L1P_3':;
NODE_NAME	U14 M3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L1N_VREF_3':;
NODE_NAME	U14 J6
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L43P_GCLK23_M3RASN_3':;
NODE_NAME	U14 H5
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L43N_GCLK22_IRDY2_M3CASN_3':;
NODE_NAME	U14 K5
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L47P_M3A0_3':;
NODE_NAME	U14 K6
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L47N_M3A1_3':;
NODE_NAME	U14 D3
 '@XS6.SCHEMATIC1(SCH_1):INS153293@XILINX SYMBOL_20160112UPDATE.XC6SLX25FTG256D.NORMAL(CHIPS)':
 'IO_L49P_M3A7_3':;
NODE_NAME	J2 12
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	J2 14
 '@XS6.SCHEMATIC1(SCH_1):INS155414@XILINX SPARTAN-6 FPGA S602 V10 20151009.CONN RCPT 7X2/SM_1.NORMAL(CHIPS)':
 'HALT':;
NODE_NAME	U16 4
 '@XS6.SCHEMATIC1(SCH_1):INS271055@XILINX SPARTAN-6 FPGA S604 V12 20210514.CH340E.NORMAL(CHIPS)':
 'RTS#':;
NODE_NAME	U16 5
 '@XS6.SCHEMATIC1(SCH_1):INS271055@XILINX SPARTAN-6 FPGA S604 V12 20210514.CH340E.NORMAL(CHIPS)':
 'CTS#':;
NODE_NAME	T1 2
 '@XS6.SCHEMATIC1(SCH_1):INS415869@LIBRARY1.ETC1-1T-2TR.NORMAL(CHIPS)':
 '2':;
END.
