5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd elsif2.vcd -o elsif2.cdd -v elsif2.v
3 0 $root $root NA 0 0 1
3 0 main main elsif2.v 3 32 1
2 1 19 50008 1 0 20004 0 0 1 4 0
2 2 19 10001 0 1 400 0 0 b
2 3 19 10008 1 37 1006 1 2
2 4 20 50008 1 0 20008 0 0 1 4 1
2 5 20 10001 0 1 400 0 0 b
2 6 20 10008 1 37 a 4 5
1 a 5 30004 1 0 0 0 1 1 2
1 b 5 830007 1 0 0 0 1 1 102
4 6 0 0
4 3 6 6
