Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 21 21:24:00 2019
| Host         : DESKTOP-4MBK26K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             362 |           57 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+---------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+---------------+---------------------------+------------------+----------------+
|  Inst_ss/s_output    |               |                           |                1 |              6 |
|  Inst_ss/E[0]        |               |                           |                7 |             24 |
|  clock_IBUF_BUFG     |               |                           |               14 |             60 |
|  clock_IBUF_BUFG     |               | Inst_Dis/clk2             |                8 |             62 |
|  clock_IBUF_BUFG     |               | Inst_Rt/clk2_0            |                8 |             62 |
|  cnt_reg[31]_i_3_n_0 |               | Inst_Dis/cnt[31]_i_1_n_0  |                9 |             64 |
|  clock_IBUF_BUFG     |               | Inst_cm/contador_reg[0]_0 |               32 |            174 |
+----------------------+---------------+---------------------------+------------------+----------------+


