verilog xil_defaultlib  \
"../../../../fpga.gen/sources_1/ip/RAM_IP/sim/RAM_IP.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
