
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.60000000000000000000;
1.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  131536.7      0.89     280.6   19731.4                          
    0:00:26  131536.7      0.89     280.6   19731.4                          
    0:00:26  131581.4      0.89     280.6   19731.4                          
    0:00:26  131626.1      0.89     280.6   19731.4                          
    0:00:26  131670.8      0.89     280.6   19731.4                          
    0:00:26  131708.3      0.89     280.6   19688.7                          
    0:00:27  132158.4      0.89     280.5    9584.0                          
    0:00:42  126854.9      0.41      70.2       1.9                          
    0:00:42  126854.9      0.41      70.2       1.9                          
    0:00:42  126854.9      0.41      70.2       1.9                          
    0:00:42  126854.9      0.41      70.2       1.9                          
    0:00:43  126854.9      0.41      70.2       1.9                          
    0:00:52  109036.6      0.44      43.4       0.0                          
    0:00:53  108977.5      0.43      42.0       0.0                          
    0:00:55  108982.3      0.40      40.1       0.0                          
    0:00:57  108990.3      0.39      39.5       0.0                          
    0:00:58  109003.1      0.38      38.0       0.0                          
    0:00:59  109014.5      0.37      37.3       0.0                          
    0:00:59  109021.4      0.35      36.6       0.0                          
    0:01:00  109032.3      0.33      35.6       0.0                          
    0:01:00  109048.6      0.32      35.2       0.0                          
    0:01:01  109060.3      0.32      34.7       0.0                          
    0:01:01  109077.8      0.31      34.3       0.0                          
    0:01:02  109091.1      0.30      33.9       0.0                          
    0:01:02  109104.2      0.30      33.3       0.0                          
    0:01:02  108967.7      0.30      33.3       0.0                          
    0:01:02  108967.7      0.30      33.3       0.0                          
    0:01:03  108967.7      0.30      33.3       0.0                          
    0:01:03  108967.7      0.30      33.3       0.0                          
    0:01:03  108967.7      0.30      33.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:03  108967.7      0.30      33.3       0.0                          
    0:01:03  108991.4      0.28      32.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109016.6      0.27      31.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109043.8      0.26      31.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109065.6      0.26      30.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109082.6      0.25      30.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109095.4      0.25      29.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109108.1      0.25      28.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109121.4      0.25      28.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109143.0      0.25      28.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109156.6      0.25      27.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109173.6      0.25      26.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109182.6      0.24      25.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109195.9      0.24      25.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109209.5      0.24      25.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109216.1      0.24      25.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109224.7      0.23      25.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109237.2      0.23      25.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109256.8      0.23      25.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109278.7      0.23      25.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109289.8      0.23      24.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109308.4      0.22      24.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109328.9      0.22      24.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109349.7      0.22      24.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109366.4      0.22      23.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109377.3      0.22      23.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109384.5      0.22      23.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109406.3      0.22      22.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109426.8      0.21      22.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109440.9      0.21      21.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:06  109453.9      0.21      21.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109465.6      0.21      21.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109475.5      0.21      20.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109486.7      0.20      20.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109496.2      0.20      20.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109505.5      0.20      20.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109518.6      0.20      20.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109524.4      0.20      20.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109535.6      0.20      20.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109542.8      0.20      20.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109546.8      0.20      19.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109551.3      0.19      19.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109562.5      0.19      19.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109571.0      0.19      19.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109583.2      0.19      19.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109588.0      0.19      19.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:07  109593.1      0.19      19.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109605.3      0.19      18.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109615.9      0.19      18.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109620.2      0.19      18.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109627.6      0.19      18.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109643.6      0.18      18.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109648.1      0.18      17.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109651.6      0.18      17.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109661.4      0.18      17.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109667.8      0.18      17.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109680.0      0.18      17.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:08  109682.7      0.18      17.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109684.3      0.18      17.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109694.4      0.18      16.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:08  109709.0      0.18      16.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109715.4      0.17      16.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109720.2      0.17      16.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:08  109724.7      0.17      16.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109726.9      0.17      16.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109732.7      0.17      16.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109739.6      0.17      16.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109742.6      0.17      16.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109749.2      0.17      16.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109755.3      0.17      16.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109770.0      0.17      15.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109776.9      0.17      15.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109787.2      0.17      15.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109799.5      0.16      14.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  109804.8      0.16      14.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:09  109812.0      0.16      14.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109818.1      0.16      14.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109828.5      0.16      14.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109835.1      0.16      14.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  109843.6      0.16      13.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109848.4      0.16      13.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109863.1      0.16      13.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109875.8      0.16      13.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109874.2      0.15      13.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:10  109884.9      0.15      13.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109894.4      0.15      13.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:10  109904.5      0.15      13.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  109914.4      0.15      13.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109921.3      0.15      12.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109928.0      0.15      12.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109937.3      0.15      12.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109943.7      0.15      12.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109949.5      0.15      12.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109953.2      0.15      12.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109953.5      0.15      12.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:11  109963.1      0.15      12.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109966.8      0.14      12.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109975.6      0.14      12.5       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:11  109984.9      0.14      12.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109988.3      0.14      12.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109994.5      0.14      12.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:12  109997.6      0.14      12.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110011.7      0.14      11.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110020.5      0.14      11.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:12  110021.9      0.14      11.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110028.0      0.14      11.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:12  110031.7      0.14      11.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:12  110036.5      0.14      11.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110037.8      0.14      11.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110043.9      0.14      11.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110047.7      0.13      11.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:12  110055.9      0.13      11.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110065.2      0.13      11.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110071.6      0.13      11.2       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:13  110072.4      0.13      11.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110074.8      0.13      11.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110081.2      0.13      11.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110086.5      0.13      11.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110087.3      0.13      11.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110093.9      0.13      11.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110101.7      0.13      10.8       0.0 path/genblk1[10].path/path/add_out_reg[31]/D
    0:01:13  110102.2      0.13      10.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110109.4      0.13      10.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110122.4      0.13      10.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110129.9      0.13      10.5      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110142.4      0.13      10.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110146.6      0.13      10.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110165.2      0.13      10.0      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110169.8      0.13      10.0      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110172.4      0.12       9.9      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:14  110176.1      0.12       9.9      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110179.6      0.12       9.9      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110186.0      0.12       9.9      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110186.8      0.12       9.9      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110195.0      0.12       9.8      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110200.9      0.12       9.8      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110203.0      0.12       9.7      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110207.0      0.12       9.7      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110210.4      0.12       9.7      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110213.1      0.12       9.6      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110215.8      0.12       9.5      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110220.0      0.12       9.5      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110223.0      0.12       9.5      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:15  110223.7      0.12       9.5      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110224.8      0.12       9.5      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110236.5      0.12       9.2      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110238.6      0.12       9.2      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110239.4      0.12       9.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110241.3      0.12       9.2      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110241.3      0.12       9.2      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110248.0      0.12       9.2      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110248.5      0.11       9.1      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:16  110249.0      0.11       9.1      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110254.6      0.11       9.1      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110256.7      0.11       9.1      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110257.0      0.11       9.1      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110260.5      0.11       9.1      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:16  110261.5      0.11       9.1      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110263.4      0.11       9.1      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110266.0      0.11       9.1      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110269.0      0.11       9.1      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110271.1      0.11       9.0      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110274.8      0.11       8.9      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110276.9      0.11       8.9      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110277.7      0.11       8.9      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110286.3      0.11       8.8      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110293.2      0.11       8.6      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110294.8      0.11       8.6      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110297.4      0.11       8.5      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110306.2      0.11       8.4      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110311.0      0.11       8.4      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110316.3      0.11       8.4      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110324.0      0.11       8.4      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110326.4      0.11       8.4      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110331.2      0.11       8.3      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110339.5      0.10       8.3      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110346.4      0.10       8.2      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110348.0      0.10       8.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110352.5      0.10       8.2      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110355.7      0.10       8.1      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110361.0      0.10       8.1      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110364.7      0.10       8.1      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110369.8      0.10       8.1      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110374.8      0.10       8.0      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110378.8      0.10       8.0      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110379.9      0.10       8.0      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:19  110380.4      0.10       8.0      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110381.8      0.10       7.9      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110390.5      0.10       7.9      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110391.3      0.10       7.9      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110395.6      0.10       7.9      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110398.2      0.10       7.9      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110399.3      0.10       7.9      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110405.2      0.10       7.9      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110408.6      0.10       7.8      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:19  110412.1      0.10       7.7      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110413.9      0.10       7.7      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110422.5      0.10       7.7      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110424.0      0.10       7.7      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  110428.8      0.10       7.6      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110434.2      0.10       7.6      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110436.8      0.10       7.6      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110447.7      0.10       7.4      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110449.8      0.10       7.4      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110454.4      0.10       7.4      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110457.8      0.09       7.4      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110461.0      0.09       7.4      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110467.1      0.09       7.3      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110470.1      0.09       7.3      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110476.2      0.09       7.3      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110475.9      0.09       7.3      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110477.5      0.09       7.3      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110484.7      0.09       7.2      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110492.4      0.09       7.2      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110499.3      0.09       7.2      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:21  110503.0      0.09       7.3      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110504.6      0.09       7.2      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:21  110506.0      0.09       7.2      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110512.6      0.09       7.1      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  110515.8      0.09       7.1      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:21  110525.4      0.09       7.1      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:21  110528.9      0.09       7.1      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110532.6      0.09       7.0      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110538.2      0.09       7.0      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110544.5      0.09       6.9      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110545.3      0.09       6.8      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110548.5      0.09       6.8      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110556.8      0.09       6.8      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110561.0      0.09       6.8      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110565.0      0.09       6.8      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110571.9      0.09       6.7      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110576.2      0.09       6.6      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:22  110582.6      0.09       6.6      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110587.9      0.09       6.6      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110591.1      0.09       6.6      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110592.2      0.09       6.6      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110594.6      0.09       6.5      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110598.0      0.08       6.5      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110600.4      0.08       6.5      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:23  110607.9      0.08       6.4      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110612.6      0.08       6.4      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110616.1      0.08       6.4      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110621.4      0.08       6.4      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110625.7      0.08       6.4      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110630.2      0.08       6.3      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110632.1      0.08       6.3      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110633.7      0.08       6.3      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110637.4      0.08       6.3      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110643.5      0.08       6.2      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110647.0      0.08       6.2      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:24  110651.2      0.08       6.2      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:24  110654.4      0.08       6.2      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110657.9      0.08       6.1      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110665.0      0.08       6.1      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110666.9      0.08       6.1      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110671.2      0.08       6.1      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110675.7      0.08       6.1      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110678.3      0.08       6.1      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110685.5      0.08       6.0      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110689.5      0.08       6.0      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110693.5      0.08       6.0      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110699.1      0.08       5.9      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110702.8      0.08       5.9      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110705.2      0.08       5.9      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110707.6      0.08       5.8      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110710.8      0.08       5.8      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110717.7      0.08       5.8      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110722.8      0.08       5.8      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110725.4      0.07       5.7      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110731.8      0.07       5.6      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110733.9      0.07       5.6      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110742.4      0.07       5.6      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110745.6      0.07       5.6      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110751.0      0.07       5.5      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110756.0      0.07       5.5      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110761.1      0.07       5.5      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110766.9      0.07       5.5      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110768.3      0.07       5.5      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110770.4      0.07       5.5      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110772.5      0.07       5.5      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:26  110776.5      0.07       5.4      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:26  110777.6      0.07       5.4      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:26  110778.9      0.07       5.4      48.4                          
    0:01:27  110747.0      0.07       5.4      48.4                          
    0:01:27  110747.0      0.07       5.4      48.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:27  110747.0      0.07       5.4      48.4                          
    0:01:27  110730.5      0.07       5.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110734.7      0.07       5.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110737.7      0.07       5.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110739.0      0.07       5.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110744.3      0.07       5.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110747.2      0.07       5.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110749.4      0.07       5.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110751.0      0.07       5.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110751.0      0.07       5.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110754.7      0.07       5.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110762.4      0.07       5.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:28  110769.3      0.07       5.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110776.5      0.07       5.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110776.0      0.07       5.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110776.8      0.07       5.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:28  110776.8      0.07       5.1       0.0                          
    0:01:29  110776.8      0.07       5.1       0.0                          
    0:01:31  110379.9      0.07       5.1       0.0                          
    0:01:32  110337.9      0.07       5.1       0.0                          
    0:01:32  110311.5      0.07       5.1       0.0                          
    0:01:32  110286.0      0.07       5.1       0.0                          
    0:01:33  110262.1      0.07       5.1       0.0                          
    0:01:33  110242.9      0.07       5.1       0.0                          
    0:01:33  110224.8      0.07       5.1       0.0                          
    0:01:33  110207.3      0.07       5.1       0.0                          
    0:01:34  110198.2      0.07       5.1       0.0                          
    0:01:34  110181.7      0.07       5.1       0.0                          
    0:01:34  110173.2      0.07       5.1       0.0                          
    0:01:34  110164.7      0.07       5.1       0.0                          
    0:01:34  110156.2      0.07       5.1       0.0                          
    0:01:35  110147.7      0.07       5.1       0.0                          
    0:01:35  110139.2      0.07       5.1       0.0                          
    0:01:35  110130.6      0.07       5.1       0.0                          
    0:01:35  110130.6      0.07       5.1       0.0                          
    0:01:35  110130.6      0.07       5.1       0.0                          
    0:01:36  110046.9      0.10       5.5       0.0                          
    0:01:36  110039.7      0.10       5.5       0.0                          
    0:01:36  110039.7      0.10       5.5       0.0                          
    0:01:36  110039.7      0.10       5.5       0.0                          
    0:01:36  110039.7      0.10       5.5       0.0                          
    0:01:36  110039.7      0.10       5.5       0.0                          
    0:01:36  110039.7      0.10       5.5       0.0                          
    0:01:36  110039.7      0.08       5.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110046.6      0.07       5.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110082.5      0.07       5.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110087.3      0.07       5.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110091.5      0.07       5.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:37  110099.5      0.07       5.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:37  110104.6      0.07       5.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110108.8      0.07       5.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110109.6      0.07       5.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110110.2      0.07       5.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:37  110116.8      0.07       5.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110118.1      0.07       5.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:37  110123.7      0.07       4.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110126.9      0.07       4.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110129.3      0.07       4.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:38  110133.8      0.07       4.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110136.0      0.07       4.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:38  110141.6      0.07       4.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110143.2      0.07       4.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110146.9      0.07       4.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:38  110150.1      0.07       4.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:38  110151.1      0.07       4.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110151.1      0.07       4.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110155.9      0.07       4.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110167.1      0.06       4.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  110172.1      0.06       4.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:38  110174.8      0.06       4.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110185.2      0.06       4.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110192.9      0.06       4.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110204.1      0.06       4.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110211.5      0.06       4.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110214.7      0.06       3.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110219.8      0.06       3.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110219.8      0.06       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:39  110220.6      0.06       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:39  110221.9      0.06       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:39  110224.5      0.06       3.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:39  110228.8      0.06       3.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110231.2      0.06       3.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110237.0      0.06       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:39  110240.5      0.06       3.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:39  110241.3      0.06       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:39  110243.2      0.06       3.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:40  110243.7      0.06       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110244.0      0.06       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110251.4      0.06       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110254.3      0.06       3.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:40  110254.9      0.06       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110255.9      0.06       3.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:40  110259.1      0.06       3.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:40  110261.5      0.06       3.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110262.6      0.06       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110263.9      0.06       3.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:40  110269.5      0.06       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:40  110273.2      0.06       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110276.4      0.06       3.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:41  110280.1      0.06       3.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110281.5      0.06       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110286.3      0.06       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110292.1      0.06       3.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110295.6      0.06       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110305.1      0.06       3.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110306.5      0.06       3.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:41  110309.7      0.06       3.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:41  110309.4      0.06       3.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:41  110311.0      0.06       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110314.5      0.06       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110315.0      0.06       3.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110317.6      0.06       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110324.0      0.06       3.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:42  110326.2      0.06       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110326.7      0.06       3.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110327.5      0.06       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110327.5      0.06       3.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110335.7      0.06       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:42  110337.1      0.06       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110337.6      0.06       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110340.0      0.06       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110345.8      0.06       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110345.8      0.06       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110346.9      0.06       3.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110348.8      0.06       3.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110350.4      0.06       3.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:43  110353.3      0.06       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110361.5      0.06       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110365.0      0.06       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110370.0      0.05       3.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110370.8      0.05       3.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:43  110375.6      0.05       3.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110377.8      0.05       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110384.1      0.05       3.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110384.4      0.05       3.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110387.1      0.05       3.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110391.9      0.05       3.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110392.7      0.05       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110394.8      0.05       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:44  110399.8      0.05       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110400.6      0.05       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110402.0      0.05       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:44  110405.4      0.05       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110407.8      0.05       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110412.3      0.05       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:44  110415.5      0.05       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:44  110416.1      0.05       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110417.4      0.05       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110420.3      0.05       3.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110420.9      0.05       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110423.0      0.05       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110425.4      0.05       3.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  110427.0      0.05       3.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:45  110430.4      0.05       3.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:45  110432.0      0.05       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110436.8      0.05       3.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:45  110441.1      0.05       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110441.3      0.05       3.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:45  110446.9      0.05       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110448.3      0.05       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110452.2      0.05       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110459.4      0.05       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:45  110466.1      0.05       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110472.2      0.05       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110472.7      0.05       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110473.3      0.05       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:46  110477.2      0.05       2.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:46  110477.2      0.05       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110478.3      0.05       2.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110480.7      0.05       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:46  110482.0      0.05       2.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110487.6      0.05       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110489.0      0.05       2.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110489.5      0.05       2.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:47  110490.5      0.05       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110491.3      0.05       2.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110496.1      0.05       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110496.1      0.05       2.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:47  110498.3      0.05       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:47  110499.1      0.05       2.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  110501.2      0.05       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110503.8      0.05       2.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:47  110509.7      0.05       2.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110510.2      0.05       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110510.5      0.05       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110511.6      0.05       2.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110512.4      0.05       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110514.0      0.05       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110515.8      0.05       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110517.4      0.05       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110518.5      0.05       2.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:48  110521.7      0.05       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110521.7      0.05       2.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110524.6      0.05       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110525.9      0.05       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110529.4      0.05       2.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110529.4      0.05       2.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:49  110529.4      0.05       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110532.0      0.05       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110533.4      0.05       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:49  110535.8      0.05       2.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110539.8      0.05       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110539.5      0.05       2.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:49  110544.0      0.05       2.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110545.3      0.05       2.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:49  110547.2      0.05       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110547.7      0.05       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:49  110557.8      0.05       2.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110559.2      0.05       2.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110559.2      0.05       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110560.2      0.04       2.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110564.0      0.04       2.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:50  110567.4      0.04       2.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:50  110569.0      0.04       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110571.4      0.04       2.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:50  110572.5      0.04       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110572.5      0.04       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110573.8      0.04       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:50  110574.3      0.04       2.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:50  110578.3      0.04       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110579.9      0.04       2.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110580.2      0.04       2.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:51  110581.5      0.04       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110582.3      0.04       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110587.4      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110587.4      0.04       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110587.4      0.04       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110586.3      0.04       2.6       0.0                          
    0:01:51  110567.4      0.04       2.6       0.0                          
    0:01:51  110550.1      0.04       2.6       0.0                          
    0:01:52  110527.0      0.04       2.6       0.0                          
    0:01:52  110514.2      0.04       2.6       0.0                          
    0:01:52  110498.3      0.04       2.6       0.0                          
    0:01:52  110481.0      0.04       2.6       0.0                          
    0:01:52  110462.4      0.04       2.6       0.0                          
    0:01:52  110448.8      0.04       2.6       0.0                          
    0:01:53  110430.7      0.04       2.6       0.0                          
    0:01:54  110339.5      0.04       2.6       0.0                          
    0:01:54  110224.5      0.04       2.6       0.0                          
    0:01:55  110146.3      0.04       2.6       0.0                          
    0:01:55  110123.7      0.04       2.6       0.0                          
    0:01:55  110063.9      0.04       2.7       0.0                          
    0:01:56  110008.8      0.04       2.7       0.0                          
    0:01:56  109950.0      0.04       2.7       0.0                          
    0:01:57  109920.0      0.04       2.7       0.0                          
    0:01:57  109913.9      0.04       2.7       0.0                          
    0:01:57  109909.6      0.04       2.7       0.0                          
    0:01:57  109908.5      0.04       2.7       0.0                          
    0:01:57  109907.2      0.04       2.7       0.0                          
    0:01:58  109906.1      0.04       2.7       0.0                          
    0:01:58  109903.5      0.04       2.7       0.0                          
    0:01:58  109900.3      0.04       2.7       0.0                          
    0:01:59  109900.3      0.04       2.7       0.0                          
    0:02:00  109843.4      0.05       2.8       0.0                          
    0:02:00  109840.4      0.05       2.8       0.0                          
    0:02:00  109840.4      0.05       2.8       0.0                          
    0:02:00  109840.4      0.05       2.8       0.0                          
    0:02:00  109840.4      0.05       2.8       0.0                          
    0:02:00  109840.4      0.05       2.8       0.0                          
    0:02:00  109840.4      0.05       2.8       0.0                          
    0:02:00  109841.0      0.05       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109843.4      0.05       2.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109881.1      0.05       2.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109883.5      0.04       2.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109884.6      0.04       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109887.8      0.04       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109889.1      0.04       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109892.0      0.04       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109895.8      0.04       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109897.6      0.04       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109899.5      0.04       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109903.8      0.04       2.5       0.0 path/genblk1[5].path/path/add_out_reg[31]/D
    0:02:01  109905.1      0.04       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109906.1      0.04       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109907.5      0.04       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109910.4      0.04       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109910.4      0.04       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109922.4      0.04       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109925.6      0.04       2.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109929.3      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109929.3      0.04       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109940.2      0.04       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109950.3      0.04       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109956.7      0.04       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:02  109959.3      0.04       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109964.9      0.04       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109967.6      0.04       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109971.6      0.04       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109988.6      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109988.3      0.04       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109988.6      0.04       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109994.2      0.04       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109997.4      0.04       2.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109999.0      0.04       2.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 23:58:14 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52851.806205
Buf/Inv area:                     3242.008001
Noncombinational area:           57147.172043
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109998.978248
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 23:58:19 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  38.5387 mW   (88%)
  Net Switching Power  =   5.3760 mW   (12%)
                         ---------
Total Dynamic Power    =  43.9147 mW  (100%)

Cell Leakage Power     =   2.2837 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.5931e+04          798.1987        9.5608e+05        3.7686e+04  (  81.57%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.6069e+03        4.5777e+03        1.3276e+06        8.5123e+03  (  18.43%)
--------------------------------------------------------------------------------------------------
Total          3.8538e+04 uW     5.3759e+03 uW     2.2837e+06 nW     4.6198e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 23:58:19 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[13].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[13].path/Mat_a_Mem/Mem/U317/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out[4] (memory_b16_SIZE16_LOGSIZE4_6)
                                                          0.00       0.23 f
  path/genblk1[13].path/Mat_a_Mem/data_out[4] (seqMemory_b16_SIZE16_6)
                                                          0.00       0.23 f
  path/genblk1[13].path/path/in0[4] (mac_b16_g1_3)        0.00       0.23 f
  path/genblk1[13].path/path/mult_21/a[4] (mac_b16_g1_3_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[13].path/path/mult_21/U958/Z (XOR2_X1)     0.07       0.31 f
  path/genblk1[13].path/path/mult_21/U957/ZN (NAND2_X1)
                                                          0.04       0.34 r
  path/genblk1[13].path/path/mult_21/U804/Z (CLKBUF_X3)
                                                          0.06       0.40 r
  path/genblk1[13].path/path/mult_21/U1381/ZN (OAI22_X1)
                                                          0.04       0.45 f
  path/genblk1[13].path/path/mult_21/U301/CO (FA_X1)      0.10       0.55 f
  path/genblk1[13].path/path/mult_21/U293/S (FA_X1)       0.14       0.69 r
  path/genblk1[13].path/path/mult_21/U850/ZN (XNOR2_X1)
                                                          0.06       0.76 r
  path/genblk1[13].path/path/mult_21/U849/ZN (XNOR2_X1)
                                                          0.07       0.83 r
  path/genblk1[13].path/path/mult_21/U851/ZN (XNOR2_X1)
                                                          0.08       0.91 r
  path/genblk1[13].path/path/mult_21/U955/ZN (NOR2_X1)
                                                          0.03       0.94 f
  path/genblk1[13].path/path/mult_21/U1192/ZN (NOR2_X1)
                                                          0.05       1.00 r
  path/genblk1[13].path/path/mult_21/U1152/ZN (NAND2_X1)
                                                          0.03       1.03 f
  path/genblk1[13].path/path/mult_21/U1371/ZN (OAI21_X1)
                                                          0.05       1.07 r
  path/genblk1[13].path/path/mult_21/U954/ZN (AOI21_X1)
                                                          0.03       1.10 f
  path/genblk1[13].path/path/mult_21/U1293/ZN (OAI21_X1)
                                                          0.05       1.15 r
  path/genblk1[13].path/path/mult_21/U845/ZN (AOI21_X1)
                                                          0.03       1.19 f
  path/genblk1[13].path/path/mult_21/U1412/ZN (OAI21_X1)
                                                          0.06       1.24 r
  path/genblk1[13].path/path/mult_21/U936/ZN (NAND2_X1)
                                                          0.04       1.28 f
  path/genblk1[13].path/path/mult_21/U939/ZN (NAND3_X1)
                                                          0.04       1.32 r
  path/genblk1[13].path/path/mult_21/U856/ZN (NAND2_X1)
                                                          0.03       1.35 f
  path/genblk1[13].path/path/mult_21/U816/ZN (NAND3_X1)
                                                          0.04       1.39 r
  path/genblk1[13].path/path/mult_21/U799/ZN (NAND2_X1)
                                                          0.04       1.43 f
  path/genblk1[13].path/path/mult_21/U815/ZN (NAND3_X1)
                                                          0.03       1.46 r
  path/genblk1[13].path/path/mult_21/U861/ZN (NAND2_X1)
                                                          0.03       1.49 f
  path/genblk1[13].path/path/mult_21/U864/ZN (NAND3_X1)
                                                          0.04       1.53 r
  path/genblk1[13].path/path/mult_21/U879/ZN (NAND2_X1)
                                                          0.03       1.55 f
  path/genblk1[13].path/path/mult_21/U828/ZN (AND3_X1)
                                                          0.04       1.59 f
  path/genblk1[13].path/path/mult_21/product[31] (mac_b16_g1_3_DW_mult_tc_1)
                                                          0.00       1.59 f
  path/genblk1[13].path/path/genblk1.add_in_reg[31]/D (DFF_X1)
                                                          0.01       1.60 f
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  path/genblk1[13].path/path/genblk1.add_in_reg[31]/CK (DFF_X1)
                                                          0.00       1.60 r
  library setup time                                     -0.04       1.56
  data required time                                                 1.56
  --------------------------------------------------------------------------
  data required time                                                 1.56
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
