// Seed: 2119432061
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wor id_3,
    output wand id_4,
    input supply1 id_5,
    output uwire id_6,
    input wand id_7,
    input wand id_8,
    input supply0 id_9,
    input wire id_10,
    input wand id_11,
    input tri1 id_12,
    output uwire id_13,
    output tri0 id_14,
    input uwire id_15,
    input tri id_16,
    output supply0 id_17,
    input tri0 id_18,
    input tri1 id_19,
    input tri1 id_20,
    input wand id_21,
    output tri0 id_22,
    input wand id_23,
    output wire id_24,
    input uwire id_25,
    output wand id_26
);
  wand id_28 = 1;
  assign id_4 = 1;
  wire id_29;
  wire id_30;
  wire id_31, id_32, id_33, id_34, id_35, id_36;
  wire id_37;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    output wor id_4
);
  assign id_3 = id_0;
  module_0(
      id_0,
      id_2,
      id_2,
      id_0,
      id_3,
      id_1,
      id_3,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_4,
      id_0,
      id_4,
      id_2,
      id_3
  );
endmodule
