#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 29 17:49:33 2021
# Process ID: 29509
# Current directory: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design
# Command line: vivado tmp/double_iq_pid_vco.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tmp/double_iq_pid_vco.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 6629.934 ; gain = 219.371 ; free physical = 3366 ; free virtual = 29414
update_compile_order -fileset sources_1
open_bd_design {/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/double_iq_pid_vco.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ps7_rst
Adding component instance block -- ggm:cogen:redpitaya_converters:1.0 - redpitaya_converters_0
Adding component instance block -- ggm:cogen:add_constReal:1.0 - adc1_offset
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_axi
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- ggm:cogen:add_constReal:1.0 - adc2_offset
Adding component instance block -- ggm:cogen:convertComplexToReal:1.0 - convertComplexToReal_0
Adding component instance block -- ggm:cogen:convertComplexToReal:1.0 - convertComplexToReal_1
Adding component instance block -- ggm:cogen:convertComplexToReal:1.0 - convertComplexToReal_4
Adding component instance block -- ggm:cogen:convertComplexToReal:1.0 - convertComplexToReal_5
Adding component instance block -- ggm:cogen:dataReal_to_ram:1.0 - dataReal_to_ram_fast
Adding component instance block -- ggm:cogen:dataReal_to_ram:1.0 - dataReal_to_ram_slow
Adding component instance block -- ggm:cogen:add_constReal:1.0 - dds1_f0
Adding component instance block -- ggm:cogen:nco_counter:1.0 - dds1_nco
Adding component instance block -- ggm:cogen:add_constReal:1.0 - dds1_offset
Adding component instance block -- ggm:cogen:add_constReal:1.0 - dds2_f0
Adding component instance block -- ggm:cogen:nco_counter:1.0 - dds2_nco
Adding component instance block -- ggm:cogen:add_constReal:1.0 - dds2_offset
Adding component instance block -- ggm:cogen:axi_to_dac:1.0 - dds_ampl
Adding component instance block -- ggm:cogen:axi_to_dac:1.0 - dds_range
Adding component instance block -- ggm:cogen:nco_counter:1.0 - demod1_nco
Adding component instance block -- ggm:cogen:nco_counter:1.0 - demod2_nco
Adding component instance block -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_1
Adding component instance block -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_2
Adding component instance block -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_3
Adding component instance block -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_4
Adding component instance block -- ggm:cogen:expanderReal:1.0 - expanderReal_2
Adding component instance block -- ggm:cogen:expanderReal:1.0 - expanderReal_3
Adding component instance block -- ggm:cogen:firReal:1.0 - firReal_0
Adding component instance block -- ggm:cogen:firReal:1.0 - firReal_1
Adding component instance block -- ggm:cogen:meanReal:1.0 - meanReal_0
Adding component instance block -- ggm:cogen:meanReal:1.0 - meanReal_1
Adding component instance block -- ggm:cogen:meanReal:1.0 - meanReal_2
Adding component instance block -- ggm:cogen:meanReal:1.0 - meanReal_3
Adding component instance block -- ggm:cogen:mixer_sin:1.0 - mixer_sin_0
Adding component instance block -- ggm:cogen:mixer_sin:1.0 - mixer_sin_1
Adding component instance block -- ggm:cogen:multiplierReal:1.0 - mixer_sin_2
Adding component instance block -- ggm:cogen:multiplierReal:1.0 - mixer_sin_3
Adding component instance block -- ggm:cogen:mixer_sin:1.0 - mixer_sin_4
Adding component instance block -- ggm:cogen:mixer_sin:1.0 - mixer_sin_5
Adding component instance block -- ggm:cogen:pidv3_axi:1.0 - pidv3_axi_0
Adding component instance block -- ggm:cogen:pidv3_axi:1.0 - pidv3_axi_1
Adding component instance block -- ggm:cogen:shifterReal:1.0 - shifterReal_2
Adding component instance block -- ggm:cogen:shifterReal:1.0 - shifterReal_3
Adding component instance block -- ggm:cogen:shifterReal_dyn:1.0 - shifterReal_dyn_0
Adding component instance block -- ggm:cogen:shifterReal_dyn:1.0 - shifterReal_dyn_1
Successfully read diagram <double_iq_pid_vco> from BD file </home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/double_iq_pid_vco.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 7048.055 ; gain = 0.000 ; free physical = 3142 ; free virtual = 29195
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 29 19:36:12 2021...
