.TH "RGU_18XX_43XX" 3 "Viernes, 14 de Septiembre de 2018" "Ejercicio 1 - TP 5" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RGU_18XX_43XX \- CHIP: LPC18xx/43xx Reset Generator Unit (RGU) driver
.SS "Estructuras de datos"

.in +1c
.ti -1c
.RI "struct \fBLPC_RGU_T\fP"
.br
.RI "\fIRGU register structure\&. \fP"
.in -1c
.SS "'typedefs'"

.in +1c
.ti -1c
.RI "typedef enum \fBCHIP_RGU_RST\fP \fBCHIP_RGU_RST_T\fP"
.br
.RI "\fIRGU reset enumerations\&. \fP"
.in -1c
.SS "Enumeraciones"

.in +1c
.ti -1c
.RI "enum \fBCHIP_RGU_RST\fP { \fBRGU_CORE_RST\fP, \fBRGU_PERIPH_RST\fP, \fBRGU_MASTER_RST\fP, \fBRGU_WWDT_RST\fP = 4, \fBRGU_CREG_RST\fP, \fBRGU_BUS_RST\fP = 8, \fBRGU_SCU_RST\fP, \fBRGU_M0SUB_RST\fP = 12, \fBRGU_M3_RST\fP, \fBRGU_LCD_RST\fP = 16, \fBRGU_USB0_RST\fP, \fBRGU_USB1_RST\fP, \fBRGU_DMA_RST\fP, \fBRGU_SDIO_RST\fP, \fBRGU_EMC_RST\fP, \fBRGU_ETHERNET_RST\fP, \fBRGU_FLASHA_RST\fP = 25, \fBRGU_EEPROM_RST\fP = 27, \fBRGU_GPIO_RST\fP, \fBRGU_FLASHB_RST\fP, \fBRGU_TIMER0_RST\fP = 32, \fBRGU_TIMER1_RST\fP, \fBRGU_TIMER2_RST\fP, \fBRGU_TIMER3_RST\fP, \fBRGU_RITIMER_RST\fP, \fBRGU_SCT_RST\fP, \fBRGU_MOTOCONPWM_RST\fP, \fBRGU_QEI_RST\fP, \fBRGU_ADC0_RST\fP, \fBRGU_ADC1_RST\fP, \fBRGU_DAC_RST\fP, \fBRGU_UART0_RST\fP = 44, \fBRGU_UART1_RST\fP, \fBRGU_UART2_RST\fP, \fBRGU_UART3_RST\fP, \fBRGU_I2C0_RST\fP, \fBRGU_I2C1_RST\fP, \fBRGU_SSP0_RST\fP, \fBRGU_SSP1_RST\fP, \fBRGU_I2S_RST\fP, \fBRGU_SPIFI_RST\fP, \fBRGU_CAN1_RST\fP, \fBRGU_CAN0_RST\fP, \fBRGU_LAST_RST\fP = 63 }
.RI "\fIRGU reset enumerations\&. \fP""
.br
.in -1c
.SS "Funciones"

.in +1c
.ti -1c
.RI "\fBSTATIC\fP \fBINLINE\fP void \fBChip_RGU_TriggerReset\fP (\fBCHIP_RGU_RST_T\fP ResetNumber)"
.br
.RI "\fITrigger a peripheral reset for the selected peripheral\&. \fP"
.ti -1c
.RI "\fBSTATIC\fP \fBINLINE\fP bool \fBChip_RGU_InReset\fP (\fBCHIP_RGU_RST_T\fP ResetNumber)"
.br
.RI "\fIChecks the reset status of a peripheral\&. \fP"
.ti -1c
.RI "\fBSTATIC\fP \fBINLINE\fP void \fBChip_RGU_ClearReset\fP (\fBCHIP_RGU_RST_T\fP ResetNumber)"
.br
.RI "\fIClears reset for the selected peripheral\&. \fP"
.in -1c
.SH "Descripción detallada"
.PP 

.SH "Documentación de los 'typedefs'"
.PP 
.SS "typedef enum \fBCHIP_RGU_RST\fP  \fBCHIP_RGU_RST_T\fP"

.PP
RGU reset enumerations\&. 
.SH "Documentación de las enumeraciones"
.PP 
.SS "enum \fBCHIP_RGU_RST\fP"

.PP
RGU reset enumerations\&. 
.PP
\fBValores de enumeraciones\fP
.in +1c
.TP
\fB\fIRGU_CORE_RST \fP\fP
.TP
\fB\fIRGU_PERIPH_RST \fP\fP
.TP
\fB\fIRGU_MASTER_RST \fP\fP
.TP
\fB\fIRGU_WWDT_RST \fP\fP
.TP
\fB\fIRGU_CREG_RST \fP\fP
.TP
\fB\fIRGU_BUS_RST \fP\fP
.TP
\fB\fIRGU_SCU_RST \fP\fP
.TP
\fB\fIRGU_M0SUB_RST \fP\fP
.TP
\fB\fIRGU_M3_RST \fP\fP
.TP
\fB\fIRGU_LCD_RST \fP\fP
.TP
\fB\fIRGU_USB0_RST \fP\fP
.TP
\fB\fIRGU_USB1_RST \fP\fP
.TP
\fB\fIRGU_DMA_RST \fP\fP
.TP
\fB\fIRGU_SDIO_RST \fP\fP
.TP
\fB\fIRGU_EMC_RST \fP\fP
.TP
\fB\fIRGU_ETHERNET_RST \fP\fP
.TP
\fB\fIRGU_FLASHA_RST \fP\fP
.TP
\fB\fIRGU_EEPROM_RST \fP\fP
.TP
\fB\fIRGU_GPIO_RST \fP\fP
.TP
\fB\fIRGU_FLASHB_RST \fP\fP
.TP
\fB\fIRGU_TIMER0_RST \fP\fP
.TP
\fB\fIRGU_TIMER1_RST \fP\fP
.TP
\fB\fIRGU_TIMER2_RST \fP\fP
.TP
\fB\fIRGU_TIMER3_RST \fP\fP
.TP
\fB\fIRGU_RITIMER_RST \fP\fP
.TP
\fB\fIRGU_SCT_RST \fP\fP
.TP
\fB\fIRGU_MOTOCONPWM_RST \fP\fP
.TP
\fB\fIRGU_QEI_RST \fP\fP
.TP
\fB\fIRGU_ADC0_RST \fP\fP
.TP
\fB\fIRGU_ADC1_RST \fP\fP
.TP
\fB\fIRGU_DAC_RST \fP\fP
.TP
\fB\fIRGU_UART0_RST \fP\fP
.TP
\fB\fIRGU_UART1_RST \fP\fP
.TP
\fB\fIRGU_UART2_RST \fP\fP
.TP
\fB\fIRGU_UART3_RST \fP\fP
.TP
\fB\fIRGU_I2C0_RST \fP\fP
.TP
\fB\fIRGU_I2C1_RST \fP\fP
.TP
\fB\fIRGU_SSP0_RST \fP\fP
.TP
\fB\fIRGU_SSP1_RST \fP\fP
.TP
\fB\fIRGU_I2S_RST \fP\fP
.TP
\fB\fIRGU_SPIFI_RST \fP\fP
.TP
\fB\fIRGU_CAN1_RST \fP\fP
.TP
\fB\fIRGU_CAN0_RST \fP\fP
.TP
\fB\fIRGU_LAST_RST \fP\fP
.PP
Definición en la línea 47 del archivo rgu_18xx_43xx\&.h\&.
.SH "Documentación de las funciones"
.PP 
.SS "\fBSTATIC\fP \fBINLINE\fP void Chip_RGU_ClearReset (\fBCHIP_RGU_RST_T\fP ResetNumber)"

.PP
Clears reset for the selected peripheral\&. 
.PP
\fBParámetros:\fP
.RS 4
\fIResetNumber\fP : Peripheral reset number to trigger (RGU_M0SUB_RST or RGU_M0APP_RST) 
.RE
.PP
\fBDevuelve:\fP
.RS 4
Nothing 
.RE
.PP
\fBNota:\fP
.RS 4
Almost all peripherals will auto clear the reset bit\&. Only a few peripherals like the Cortex M0 Core in LPC43xx will not auto clear the reset and require this function to clear the reset bit\&. This function clears all reset bits in a reset register\&. 
.RE
.PP

.PP
Definición en la línea 145 del archivo rgu_18xx_43xx\&.h\&.
.SS "\fBSTATIC\fP \fBINLINE\fP bool Chip_RGU_InReset (\fBCHIP_RGU_RST_T\fP ResetNumber)"

.PP
Checks the reset status of a peripheral\&. 
.PP
\fBParámetros:\fP
.RS 4
\fIResetNumber\fP : Peripheral reset number to trigger 
.RE
.PP
\fBDevuelve:\fP
.RS 4
true if the periperal is still being reset 
.RE
.PP

.PP
Definición en la línea 130 del archivo rgu_18xx_43xx\&.h\&.
.SS "\fBSTATIC\fP \fBINLINE\fP void Chip_RGU_TriggerReset (\fBCHIP_RGU_RST_T\fP ResetNumber)"

.PP
Trigger a peripheral reset for the selected peripheral\&. 
.PP
\fBParámetros:\fP
.RS 4
\fIResetNumber\fP : Peripheral reset number to trigger 
.RE
.PP
\fBDevuelve:\fP
.RS 4
Nothing 
.RE
.PP

.PP
Definición en la línea 119 del archivo rgu_18xx_43xx\&.h\&.
.SH "Autor"
.PP 
Generado automáticamente por Doxygen para Ejercicio 1 - TP 5 del código fuente\&.
