Generated by Fabric Compiler ( version 2024.2-SP1.2 <build 187561> ) at Wed Feb 11 17:37:25 2026


Cell Usage:
GTP_DFF                      12 uses
GTP_DFF_C                   408 uses
GTP_DFF_CE                 1778 uses
GTP_DFF_E                    31 uses
GTP_DFF_P                   236 uses
GTP_DFF_PE                  115 uses
GTP_DFF_R                     2 uses
GTP_DLATCH                   16 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       3 uses
GTP_LUT1                     28 uses
GTP_LUT2                    183 uses
GTP_LUT3                    283 uses
GTP_LUT4                    865 uses
GTP_LUT5                    579 uses
GTP_LUT5CARRY               275 uses
GTP_LUT5M                   159 uses
GTP_MUX2LUT6                 62 uses
GTP_MUX2LUT7                 10 uses
GTP_MUX2LUT8                  1 use
GTP_PLL_E2                    1 use

I/O ports: 284
GTP_INBUF                 176 uses
GTP_IOBUF                   3 uses
GTP_OUTBUF                 73 uses
GTP_OUTBUFT                32 uses

Mapping Summary:
Total LUTs: 2372 of 5920 (40.07%)
	LUTs as dram: 0 of 3552 (0.00%)
	LUTs as logic: 2372
Total Registers: 2582 of 8880 (29.08%)
Total Latches: 17

DRM9K:
Total DRM9Ks = 0 of 26 (0.00%)

Total I/O ports = 284 of 336 (84.52%)


Overview of Control Sets:

Number of unique control sets : 170

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 9        | 1                 8
  [2, 4)      | 99       | 2                 97
  [4, 6)      | 8        | 0                 8
  [6, 8)      | 7        | 0                 7
  [8, 10)     | 30       | 0                 30
  [10, 12)    | 3        | 0                 3
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 3        | 2                 1
  [16, Inf)   | 10       | 0                 10
--------------------------------------------------------------
  The maximum fanout: 588
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 12
  NO              NO                YES                644
  NO              YES               NO                 2
  YES             NO                NO                 31
  YES             NO                YES                1893
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              16
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file Tieta_Feiteng_1001_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                                            | LUT      | FF       | Distributed RAM     | DRM     | CCS     | CLKDIV     | CLKDLY     | DLL     | IO      | IOCKBRG     | IOCKGATE     | ISERDES     | OSC     | OSERDES     | PLL     | USCMDC     | USSMBUF     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Tieta_Feiteng_1001_top                                                                      | 2372     | 2582     | 0                   | 0       | 1       | 0          | 0          | 0       | 284     | 0           | 0            | 0           | 0       | 0           | 1       | 0          | 0           
| + Edge_Detect_u3(Edge_Detect1)                                                              | 0        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + UID_Function_u0(UID_Function)                                                             | 50       | 30       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + Edge_Detect_U0(Edge_Detect)                                                             | 0        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + Edge_Detect_U2(Edge_Detect)                                                             | 0        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + lowpass_filter_U0(lowpass_filter)                                                       | 1        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + bmc_cpld_i2c_ram_u0(bmc_cpld_i2c_ram)                                                     | 467      | 376      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + i2c_slave_bmc_u0(i2c_slave_bmc)                                                         | 199      | 168      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|     + i2c_slave_basic0_u0(i2c_slave_basic0)                                                 | 82       | 93       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + db_alert_inst1(PGM_DEBOUNCE_2)                                                            | 8        | 10       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + db_inst_button(PGM_DEBOUNCE)                                                              | 18       | 15       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + db_inst_cpu_rail(PGM_DEBOUNCE_1)                                                          | 180      | 180      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + db_inst_prsnt(PGM_DEBOUNCE_3)                                                             | 107      | 90       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + db_inst_psu(PGM_DEBOUNCE_2)                                                               | 12       | 10       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + db_intruder(PGM_DEBOUNCE_N_1)                                                             | 7        | 6        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + edge_delay_cpu_gpio_ok(edge_delay)                                                        | 7        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + genblk1[0].fan_pwm_tach_m(fan_pwm_tach)                                                   | 12       | 11       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + Edge_Detect_u0(Edge_Detect)                                                             | 0        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + fan_pwm_cnt_u0(fan_counter)                                                             | 9        | 8        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + genblk1[1].fan_pwm_tach_m(fan_pwm_tach)                                                   | 12       | 9        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + fan_pwm_cnt_u0(fan_counter)                                                             | 9        | 8        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + inst_mcpld_to_scpld_p2s(p2s_slave)                                                        | 52       | 22       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + inst_scpld_to_mcpld_s2p(s2p_master)                                                       | 576      | 1043     | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + pll_inst(pll_i25M_o50M_o25M)                                                              | 0        | 0        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 1       | 0          | 0           
| + pme_filter_inst(pme_filter)                                                               | 1        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + pon_reset_inst(pon_reset)                                                                 | 1        | 6        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + power_button_inst(power_button)                                                           | 7        | 7        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + pwrcap_inst(pwrcap)                                                                       | 4        | 10       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + inst[0].ps_ebrake_dct(edge_sync)                                                        | 2        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + inst[1].ps_ebrake_dct(edge_sync)                                                        | 2        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + pwrseq_master_inst(pwrseq_master)                                                         | 131      | 85       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + edge_detect_button_ne_inst(edge_detect)                                                 | 0        | 1        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + edge_detect_ne_inst(edge_detect)                                                        | 0        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + sb_thermtrip_delay_inst(edge_delay_1)                                                   | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + pwrseq_slave_inst(pwrseq_slave)                                                           | 225      | 172      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + _CPU_THERMTRIP_DETECT_BLOCK_[0].inst_cpu_thermtrip_fault_det(fault_detectB_chklive)     | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + _CPU_THERMTRIP_DETECT_BLOCK_[1].inst_cpu_thermtrip_fault_det(fault_detectB_chklive)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + _P12V_FAULT_DETECT_.p12_fault_detect_inst(fault_detectB_chklive_1)                      | 6        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_d0_vp_p0v9_en_r_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_d0_vp_p0v9_fault_detect_inst(fault_detectB_chklive)                                | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_d0_vph_p1v8_en_r_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_d0_vph_p1v8_fault_detect_inst(fault_detectB_chklive)                               | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_d1_vp_p0v9_en_r_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_d1_vp_p0v9_fault_detect_inst(fault_detectB_chklive)                                | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_d1_vph_p1v8_en_r_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_d1_vph_p1v8_fault_detect_inst(fault_detectB_chklive)                               | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_ddr_vdd_en_r_check_inst(edge_delay_1)                                              | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_ddr_vdd_fault_det_inst(fault_detectB_chklive)                                      | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_p1v8_en_r_check_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_p1v8_fault_det_inst(fault_detectB_chklive)                                         | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_pll_p1v8_en_r_check_inst(edge_delay_1)                                             | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_pll_p1v8_fault_det_inst(fault_detectB_chklive)                                     | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_vdd_core_en_r_check_inst(edge_delay_1)                                             | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_vdd_core_fault_det_inst(fault_detectB_chklive)                                     | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_vddq_en_r_check_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu0_vddq_fault_det_inst(fault_detectB_chklive)                                         | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_d0_vp_p0v9_en_r_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_d0_vp_p0v9_fault_detect_inst(fault_detectB_chklive)                                | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_d0_vph_p1v8_en_r_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_d0_vph_p1v8_fault_detect_inst(fault_detectB_chklive)                               | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_d1_vp_p0v9_en_r_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_d1_vp_p0v9_fault_detect_inst(fault_detectB_chklive)                                | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_d1_vph_p1v8_en_r_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_d1_vph_p1v8_fault_detect_inst(fault_detectB_chklive)                               | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_ddr_vdd_en_r_check_inst(edge_delay_1)                                              | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_ddr_vdd_fault_det_inst(fault_detectB_chklive)                                      | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_p1v8_en_r_check_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_p1v8_fault_det_inst(fault_detectB_chklive)                                         | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_pll_p1v8_en_r_check_inst(edge_delay_1)                                             | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_pll_p1v8_fault_det_inst(fault_detectB_chklive)                                     | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_vdd_core_en_r_check_inst(edge_delay_1)                                             | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_vdd_core_fault_det_inst(fault_detectB_chklive)                                     | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_vddq_en_r_check_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpu1_vddq_fault_det_inst(fault_detectB_chklive)                                         | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + cpupwrok_en_check_inst(edge_delay_1)                                                    | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + p1v1_en_r_check_inst(edge_delay_1)                                                      | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + p1v1_fault_det_inst(fault_detectB_chklive)                                              | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + p3v3_stby_bp_fault_detect_inst(fault_detectB_chklive)                                   | 3        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + p5v_stby_en_r_check_inst(edge_delay_1)                                                  | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + p5v_stby_fault_detect_inst(fault_detectB_chklive)                                       | 5        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + p12v_bp_rear_en_check_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + p12v_cpu0_vin_fault_fault_detect_inst(fault_detectB_chklive)                            | 2        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + p12v_cpu1_vin_fault_detect_inst(fault_detectB_chklive)                                  | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + p12v_reat_bp_efuse_fault_detect_inst(fault_detectB_chklive)                             | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + power_supply_on_check_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + sync_data_high1(SYNC_DATA)                                                                | 0        | 4        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + sync_data_low(SYNC_DATA_N)                                                                | 0        | 6        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + system_reset_inst(system_reset)                                                           | 1        | 1        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + timer_gen_inst(timer_gen)                                                                 | 49       | 45       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u1(UART_MASTER)                                                               | 75       | 57       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u2(UART_MASTER)                                                               | 69       | 53       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                          
*****************************************************************************************************************************************
                                                                                          Clock   Non-clock                              
 Clock                    Period       Waveform            Type                           Loads       Loads  Sources                     
-----------------------------------------------------------------------------------------------------------------------------------------
 i_CLK_PAL_IN_25M         40.0000      {0.0000 20.0000}    Declared                           0           2  {i_CLK_PAL_IN_25M}          
   clk_50m                20.0000      {0.0000 10.0000}    Generated (i_CLK_PAL_IN_25M)    2580           0  {pll_inst/u_pll_e2/CLKOUT0} 
   clk_25m                40.0000      {0.0000 20.0000}    Generated (i_CLK_PAL_IN_25M)       2           0  {pll_inst/u_pll_e2/CLKOUT1} 
=========================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_50m                    50.0000 MHz     92.7472 MHz        20.0000        10.7820          9.218
 clk_25m                    25.0000 MHz   1615.5089 MHz        40.0000         0.6190         39.381
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      9.218       0.000              0           4455
 clk_25m                clk_25m                     39.381       0.000              0              1
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.304       0.000              0           4455
 clk_25m                clk_25m                      0.304       0.000              0              1
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     14.641       0.000              0           2532
 clk_50m                clk_25m                     15.872       0.000              0              2
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      1.670       0.000              0           2532
 clk_50m                clk_25m                      3.521       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.380       0.000              0           2580
 clk_25m                                            19.380       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : countp[0]/CLK (GTP_DFF_C)
Endpoint    : countp[29]/D (GTP_DFF_C)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       countp[0]/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       countp[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.877       5.465         countp[0]        
                                                                                   N799_mux7_5/I0 (GTP_LUT5)
                                   td                    0.298       5.763 r       N799_mux7_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.763       6.526         _N11691          
                                                                                   N799_mux8/I4 (GTP_LUT5)
                                   td                    0.161       6.687 r       N799_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.677       7.364         _N616            
                                                                                   N799_mux12_1/I4 (GTP_LUT5)
                                   td                    0.161       7.525 r       N799_mux12_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.677       8.202         _N624            
                                                                                   N799_mux16/I4 (GTP_LUT5)
                                   td                    0.161       8.363 r       N799_mux16/Z (GTP_LUT5)
                                   net (fanout=1)        0.677       9.040         _N632            
                                                                                   N799_mux19/I3 (GTP_LUT4)
                                   td                    0.161       9.201 r       N799_mux19/Z (GTP_LUT4)
                                   net (fanout=1)        0.677       9.878         _N638            
                                                                                   N799_mux24/I2 (GTP_LUT4)
                                   td                    0.161      10.039 r       N799_mux24/Z (GTP_LUT4)
                                   net (fanout=1)        0.677      10.716         _N648            
                                                                                   N799_mux28_3/I4 (GTP_LUT5)
                                   td                    0.161      10.877 r       N799_mux28_3/Z (GTP_LUT5)
                                   net (fanout=3)        0.813      11.690         _N656            
                                                                                   N1567[4]_0/I4 (GTP_LUT5M)
                                   td                    0.224      11.914 f       N1567[4]_0/Z (GTP_LUT5M)
                                   net (fanout=29)       1.096      13.010         _N10077          
                                                                                   N1812_0_1/I2 (GTP_LUT5CARRY)
                                   td                    0.325      13.335 r       N1812_0_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.335         _N1725           
                                                                                   N1812_0_2/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.377 f       N1812_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.377         _N1726           
                                                                                   N1812_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.419 f       N1812_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.419         _N1727           
                                                                                   N1812_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.461 f       N1812_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.461         _N1728           
                                                                                   N1812_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.503 f       N1812_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.503         _N1729           
                                                                                   N1812_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.545 f       N1812_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.545         _N1730           
                                                                                   N1812_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.587 f       N1812_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.587         _N1731           
                                                                                   N1812_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.629 f       N1812_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.629         _N1732           
                                                                                   N1812_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.671 f       N1812_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.671         _N1733           
                                                                                   N1812_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.713 f       N1812_0_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.713         _N1734           
                                                                                   N1812_0_11/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.755 f       N1812_0_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.755         _N1735           
                                                                                   N1812_0_12/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.797 f       N1812_0_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.797         _N1736           
                                                                                   N1812_0_13/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.839 f       N1812_0_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.839         _N1737           
                                                                                   N1812_0_14/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.881 f       N1812_0_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.881         _N1738           
                                                                                   N1812_0_15/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.923 f       N1812_0_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.923         _N1739           
                                                                                   N1812_0_16/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.965 f       N1812_0_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.965         _N1740           
                                                                                   N1812_0_17/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.007 f       N1812_0_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.007         _N1741           
                                                                                   N1812_0_18/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.049 f       N1812_0_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.049         _N1742           
                                                                                   N1812_0_19/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.091 f       N1812_0_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.091         _N1743           
                                                                                   N1812_0_20/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.133 f       N1812_0_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.133         _N1744           
                                                                                   N1812_0_21/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.175 f       N1812_0_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.175         _N1745           
                                                                                   N1812_0_22/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.217 f       N1812_0_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.217         _N1746           
                                                                                   N1812_0_23/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.259 f       N1812_0_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.259         _N1747           
                                                                                   N1812_0_24/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.301 f       N1812_0_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.301         _N1748           
                                                                                   N1812_0_25/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.343 f       N1812_0_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.343         _N1749           
                                                                                   N1812_0_26/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.385 f       N1812_0_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.385         _N1750           
                                                                                   N1812_0_27/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.427 f       N1812_0_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.427         _N1751           
                                                                                   N1812_0_28/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.469 f       N1812_0_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.469         _N1752           
                                                                                   N1812_0_29/CIN (GTP_LUT5CARRY)
                                   td                    0.282      14.751 r       N1812_0_29/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.751         N1567[29]        
                                                                           r       countp[29]/D (GTP_DFF_C)

 Data arrival time                                                  14.751         Logic Levels: 16 
                                                                                   Logic: 3.660ns(34.548%), Route: 6.934ns(65.452%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348      24.157         clk_50m          
                                                                           r       countp[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Setup time                                             -0.038      23.969                          

 Data required time                                                 23.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.969                          
 Data arrival time                                                  14.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.218                          
====================================================================================================

====================================================================================================

Startpoint  : countp[0]/CLK (GTP_DFF_C)
Endpoint    : countp[28]/D (GTP_DFF_C)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       countp[0]/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       countp[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.877       5.465         countp[0]        
                                                                                   N799_mux7_5/I0 (GTP_LUT5)
                                   td                    0.298       5.763 r       N799_mux7_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.763       6.526         _N11691          
                                                                                   N799_mux8/I4 (GTP_LUT5)
                                   td                    0.161       6.687 r       N799_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.677       7.364         _N616            
                                                                                   N799_mux12_1/I4 (GTP_LUT5)
                                   td                    0.161       7.525 r       N799_mux12_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.677       8.202         _N624            
                                                                                   N799_mux16/I4 (GTP_LUT5)
                                   td                    0.161       8.363 r       N799_mux16/Z (GTP_LUT5)
                                   net (fanout=1)        0.677       9.040         _N632            
                                                                                   N799_mux19/I3 (GTP_LUT4)
                                   td                    0.161       9.201 r       N799_mux19/Z (GTP_LUT4)
                                   net (fanout=1)        0.677       9.878         _N638            
                                                                                   N799_mux24/I2 (GTP_LUT4)
                                   td                    0.161      10.039 r       N799_mux24/Z (GTP_LUT4)
                                   net (fanout=1)        0.677      10.716         _N648            
                                                                                   N799_mux28_3/I4 (GTP_LUT5)
                                   td                    0.161      10.877 r       N799_mux28_3/Z (GTP_LUT5)
                                   net (fanout=3)        0.813      11.690         _N656            
                                                                                   N1567[4]_0/I4 (GTP_LUT5M)
                                   td                    0.224      11.914 f       N1567[4]_0/Z (GTP_LUT5M)
                                   net (fanout=29)       1.096      13.010         _N10077          
                                                                                   N1812_0_1/I2 (GTP_LUT5CARRY)
                                   td                    0.325      13.335 r       N1812_0_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.335         _N1725           
                                                                                   N1812_0_2/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.377 f       N1812_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.377         _N1726           
                                                                                   N1812_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.419 f       N1812_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.419         _N1727           
                                                                                   N1812_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.461 f       N1812_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.461         _N1728           
                                                                                   N1812_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.503 f       N1812_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.503         _N1729           
                                                                                   N1812_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.545 f       N1812_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.545         _N1730           
                                                                                   N1812_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.587 f       N1812_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.587         _N1731           
                                                                                   N1812_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.629 f       N1812_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.629         _N1732           
                                                                                   N1812_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.671 f       N1812_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.671         _N1733           
                                                                                   N1812_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.713 f       N1812_0_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.713         _N1734           
                                                                                   N1812_0_11/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.755 f       N1812_0_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.755         _N1735           
                                                                                   N1812_0_12/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.797 f       N1812_0_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.797         _N1736           
                                                                                   N1812_0_13/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.839 f       N1812_0_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.839         _N1737           
                                                                                   N1812_0_14/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.881 f       N1812_0_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.881         _N1738           
                                                                                   N1812_0_15/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.923 f       N1812_0_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.923         _N1739           
                                                                                   N1812_0_16/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.965 f       N1812_0_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.965         _N1740           
                                                                                   N1812_0_17/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.007 f       N1812_0_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.007         _N1741           
                                                                                   N1812_0_18/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.049 f       N1812_0_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.049         _N1742           
                                                                                   N1812_0_19/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.091 f       N1812_0_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.091         _N1743           
                                                                                   N1812_0_20/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.133 f       N1812_0_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.133         _N1744           
                                                                                   N1812_0_21/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.175 f       N1812_0_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.175         _N1745           
                                                                                   N1812_0_22/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.217 f       N1812_0_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.217         _N1746           
                                                                                   N1812_0_23/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.259 f       N1812_0_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.259         _N1747           
                                                                                   N1812_0_24/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.301 f       N1812_0_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.301         _N1748           
                                                                                   N1812_0_25/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.343 f       N1812_0_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.343         _N1749           
                                                                                   N1812_0_26/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.385 f       N1812_0_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.385         _N1750           
                                                                                   N1812_0_27/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.427 f       N1812_0_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.427         _N1751           
                                                                                   N1812_0_28/CIN (GTP_LUT5CARRY)
                                   td                    0.282      14.709 r       N1812_0_28/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.709         N1567[28]        
                                                                           r       countp[28]/D (GTP_DFF_C)

 Data arrival time                                                  14.709         Logic Levels: 15 
                                                                                   Logic: 3.618ns(34.287%), Route: 6.934ns(65.713%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348      24.157         clk_50m          
                                                                           r       countp[28]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Setup time                                             -0.038      23.969                          

 Data required time                                                 23.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.969                          
 Data arrival time                                                  14.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.260                          
====================================================================================================

====================================================================================================

Startpoint  : countp[0]/CLK (GTP_DFF_C)
Endpoint    : countp[27]/D (GTP_DFF_C)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       countp[0]/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       countp[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.877       5.465         countp[0]        
                                                                                   N799_mux7_5/I0 (GTP_LUT5)
                                   td                    0.298       5.763 r       N799_mux7_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.763       6.526         _N11691          
                                                                                   N799_mux8/I4 (GTP_LUT5)
                                   td                    0.161       6.687 r       N799_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.677       7.364         _N616            
                                                                                   N799_mux12_1/I4 (GTP_LUT5)
                                   td                    0.161       7.525 r       N799_mux12_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.677       8.202         _N624            
                                                                                   N799_mux16/I4 (GTP_LUT5)
                                   td                    0.161       8.363 r       N799_mux16/Z (GTP_LUT5)
                                   net (fanout=1)        0.677       9.040         _N632            
                                                                                   N799_mux19/I3 (GTP_LUT4)
                                   td                    0.161       9.201 r       N799_mux19/Z (GTP_LUT4)
                                   net (fanout=1)        0.677       9.878         _N638            
                                                                                   N799_mux24/I2 (GTP_LUT4)
                                   td                    0.161      10.039 r       N799_mux24/Z (GTP_LUT4)
                                   net (fanout=1)        0.677      10.716         _N648            
                                                                                   N799_mux28_3/I4 (GTP_LUT5)
                                   td                    0.161      10.877 r       N799_mux28_3/Z (GTP_LUT5)
                                   net (fanout=3)        0.813      11.690         _N656            
                                                                                   N1567[4]_0/I4 (GTP_LUT5M)
                                   td                    0.224      11.914 f       N1567[4]_0/Z (GTP_LUT5M)
                                   net (fanout=29)       1.096      13.010         _N10077          
                                                                                   N1812_0_1/I2 (GTP_LUT5CARRY)
                                   td                    0.325      13.335 r       N1812_0_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.335         _N1725           
                                                                                   N1812_0_2/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.377 f       N1812_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.377         _N1726           
                                                                                   N1812_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.419 f       N1812_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.419         _N1727           
                                                                                   N1812_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.461 f       N1812_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.461         _N1728           
                                                                                   N1812_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.503 f       N1812_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.503         _N1729           
                                                                                   N1812_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.545 f       N1812_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.545         _N1730           
                                                                                   N1812_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.587 f       N1812_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.587         _N1731           
                                                                                   N1812_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.629 f       N1812_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.629         _N1732           
                                                                                   N1812_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.671 f       N1812_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.671         _N1733           
                                                                                   N1812_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.713 f       N1812_0_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.713         _N1734           
                                                                                   N1812_0_11/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.755 f       N1812_0_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.755         _N1735           
                                                                                   N1812_0_12/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.797 f       N1812_0_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.797         _N1736           
                                                                                   N1812_0_13/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.839 f       N1812_0_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.839         _N1737           
                                                                                   N1812_0_14/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.881 f       N1812_0_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.881         _N1738           
                                                                                   N1812_0_15/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.923 f       N1812_0_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.923         _N1739           
                                                                                   N1812_0_16/CIN (GTP_LUT5CARRY)
                                   td                    0.042      13.965 f       N1812_0_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.965         _N1740           
                                                                                   N1812_0_17/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.007 f       N1812_0_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.007         _N1741           
                                                                                   N1812_0_18/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.049 f       N1812_0_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.049         _N1742           
                                                                                   N1812_0_19/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.091 f       N1812_0_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.091         _N1743           
                                                                                   N1812_0_20/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.133 f       N1812_0_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.133         _N1744           
                                                                                   N1812_0_21/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.175 f       N1812_0_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.175         _N1745           
                                                                                   N1812_0_22/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.217 f       N1812_0_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.217         _N1746           
                                                                                   N1812_0_23/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.259 f       N1812_0_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.259         _N1747           
                                                                                   N1812_0_24/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.301 f       N1812_0_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.301         _N1748           
                                                                                   N1812_0_25/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.343 f       N1812_0_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.343         _N1749           
                                                                                   N1812_0_26/CIN (GTP_LUT5CARRY)
                                   td                    0.042      14.385 f       N1812_0_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.385         _N1750           
                                                                                   N1812_0_27/CIN (GTP_LUT5CARRY)
                                   td                    0.282      14.667 r       N1812_0_27/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.667         N1567[27]        
                                                                           r       countp[27]/D (GTP_DFF_C)

 Data arrival time                                                  14.667         Logic Levels: 15 
                                                                                   Logic: 3.576ns(34.025%), Route: 6.934ns(65.975%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348      24.157         clk_50m          
                                                                           r       countp[27]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Setup time                                             -0.038      23.969                          

 Data required time                                                 23.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.969                          
 Data arrival time                                                  14.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.302                          
====================================================================================================

====================================================================================================

Startpoint  : bmc_cpld_i2c_ram_u0/r_reg_0004[6]/CLK (GTP_DFF_PE)
Endpoint    : Edge_Detect_u3/r_signal_c/D (GTP_DFF_C)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       bmc_cpld_i2c_ram_u0/r_reg_0004[6]/CLK (GTP_DFF_PE)

                                   tco                   0.408       4.565 f       bmc_cpld_i2c_ram_u0/r_reg_0004[6]/Q (GTP_DFF_PE)
                                   net (fanout=2)        0.000       4.565         bmc_ctrl_shutdown
                                                                           f       Edge_Detect_u3/r_signal_c/D (GTP_DFF_C)

 Data arrival time                                                   4.565         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       Edge_Detect_u3/r_signal_c/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Hold time                                               0.104       4.261                          

 Data required time                                                  4.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.261                          
 Data arrival time                                                   4.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : Edge_Detect_u3/r_signal_c/CLK (GTP_DFF_C)
Endpoint    : Edge_Detect_u3/r_signal_d/D (GTP_DFF_C)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       Edge_Detect_u3/r_signal_c/CLK (GTP_DFF_C)

                                   tco                   0.408       4.565 f       Edge_Detect_u3/r_signal_c/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.565         Edge_Detect_u3/r_signal_c
                                                                           f       Edge_Detect_u3/r_signal_d/D (GTP_DFF_C)

 Data arrival time                                                   4.565         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       Edge_Detect_u3/r_signal_d/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Hold time                                               0.104       4.261                          

 Data required time                                                  4.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.261                          
 Data arrival time                                                   4.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : UID_Function_u0/lowpass_filter_U0/r_data_out/CLK (GTP_DFF_P)
Endpoint    : UID_Function_u0/Edge_Detect_U0/r_signal_a/D (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       UID_Function_u0/lowpass_filter_U0/r_data_out/CLK (GTP_DFF_P)

                                   tco                   0.408       4.565 f       UID_Function_u0/lowpass_filter_U0/r_data_out/Q (GTP_DFF_P)
                                   net (fanout=2)        0.000       4.565         UID_Function_u0/w_UID_BTN_RP_CPLD_N
                                                                           f       UID_Function_u0/Edge_Detect_U0/r_signal_a/D (GTP_DFF_P)

 Data arrival time                                                   4.565         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       UID_Function_u0/Edge_Detect_U0/r_signal_a/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Hold time                                               0.104       4.261                          

 Data required time                                                  4.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.261                          
 Data arrival time                                                   4.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/CLK (GTP_DFF_C)
Endpoint    : r_pwm_D_fan_limit_use[0][4]/D (GTP_DFF_C)
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT1 (GTP_PLL_E2)
                                   net (fanout=2)        1.348       4.157         clk_25m          
                                                                           r       r_pwm_D_fan_pre_limit[0][4]/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       r_pwm_D_fan_pre_limit[0][4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.588         r_pwm_D_fan_pre_limit[0] [4]
                                                                           r       r_pwm_D_fan_limit_use[0][4]/D (GTP_DFF_C)

 Data arrival time                                                   4.588         Logic Levels: 0  
                                                                                   Logic: 0.431ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      40.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      41.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      42.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      42.809 r       pll_inst/u_pll_e2/CLKOUT1 (GTP_PLL_E2)
                                   net (fanout=2)        1.348      44.157         clk_25m          
                                                                           r       r_pwm_D_fan_limit_use[0][4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      44.157                          
 clock uncertainty                                      -0.150      44.007                          

 Setup time                                             -0.038      43.969                          

 Data required time                                                 43.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.969                          
 Data arrival time                                                   4.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        39.381                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/CLK (GTP_DFF_C)
Endpoint    : r_pwm_D_fan_limit_use[0][4]/D (GTP_DFF_C)
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT1 (GTP_PLL_E2)
                                   net (fanout=2)        1.348       4.157         clk_25m          
                                                                           r       r_pwm_D_fan_pre_limit[0][4]/CLK (GTP_DFF_C)

                                   tco                   0.408       4.565 f       r_pwm_D_fan_pre_limit[0][4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.565         r_pwm_D_fan_pre_limit[0] [4]
                                                                           f       r_pwm_D_fan_limit_use[0][4]/D (GTP_DFF_C)

 Data arrival time                                                   4.565         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT1 (GTP_PLL_E2)
                                   net (fanout=2)        1.348       4.157         clk_25m          
                                                                           r       r_pwm_D_fan_limit_use[0][4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Hold time                                               0.104       4.261                          

 Data required time                                                  4.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.261                          
 Data arrival time                                                   4.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/C (GTP_DFF_CE)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=10)       3.005       7.593         pon_reset_n      
                                                                                   bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/I0 (GTP_LUT2)
                                   td                    0.145       7.738 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/Z (GTP_LUT2)
                                   net (fanout=84)       1.086       8.824         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
                                                                           f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.824         Logic Levels: 1  
                                                                                   Logic: 0.576ns(12.342%), Route: 4.091ns(87.658%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348      24.157         clk_50m          
                                                                           r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Recovery time                                          -0.542      23.465                          

 Data required time                                                 23.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.465                          
 Data arrival time                                                   8.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.641                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/C (GTP_DFF_CE)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=10)       3.005       7.593         pon_reset_n      
                                                                                   bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/I0 (GTP_LUT2)
                                   td                    0.145       7.738 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/Z (GTP_LUT2)
                                   net (fanout=84)       1.086       8.824         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
                                                                           f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.824         Logic Levels: 1  
                                                                                   Logic: 0.576ns(12.342%), Route: 4.091ns(87.658%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348      24.157         clk_50m          
                                                                           r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Recovery time                                          -0.542      23.465                          

 Data required time                                                 23.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.465                          
 Data arrival time                                                   8.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.641                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[2]/C (GTP_DFF_CE)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=10)       3.005       7.593         pon_reset_n      
                                                                                   bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/I0 (GTP_LUT2)
                                   td                    0.145       7.738 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/Z (GTP_LUT2)
                                   net (fanout=84)       1.086       8.824         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
                                                                           f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[2]/C (GTP_DFF_CE)

 Data arrival time                                                   8.824         Logic Levels: 1  
                                                                                   Logic: 0.576ns(12.342%), Route: 4.091ns(87.658%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348      24.157         clk_50m          
                                                                           r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Recovery time                                          -0.542      23.465                          

 Data required time                                                 23.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.465                          
 Data arrival time                                                   8.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.641                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/pon_reset_db_n/CLK (GTP_DFF_C)
Endpoint    : pme_filter_inst/all_pme_delayed[0]/C (GTP_DFF_CE)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/pon_reset_db_n/CLK (GTP_DFF_C)

                                   tco                   0.408       4.565 f       pon_reset_inst/pon_reset_db_n/Q (GTP_DFF_C)
                                   net (fanout=11)       0.000       4.565         pon_reset_db_n   
                                                                                   pme_filter_inst/pgoodaux_inv_1/I (GTP_INV)
                                   td                    0.000       4.565 r       pme_filter_inst/pgoodaux_inv_1/Z (GTP_INV)
                                   net (fanout=13)       1.004       5.569         pme_filter_inst/pgoodaux_inv_1
                                                                           r       pme_filter_inst/all_pme_delayed[0]/C (GTP_DFF_CE)

 Data arrival time                                                   5.569         Logic Levels: 1  
                                                                                   Logic: 0.408ns(28.895%), Route: 1.004ns(71.105%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pme_filter_inst/all_pme_delayed[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Removal time                                           -0.258       3.899                          

 Data required time                                                  3.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.899                          
 Data arrival time                                                   5.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.670                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/pon_reset_db_n/CLK (GTP_DFF_C)
Endpoint    : pme_filter_inst/all_pme_delayed[1]/C (GTP_DFF_CE)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/pon_reset_db_n/CLK (GTP_DFF_C)

                                   tco                   0.408       4.565 f       pon_reset_inst/pon_reset_db_n/Q (GTP_DFF_C)
                                   net (fanout=11)       0.000       4.565         pon_reset_db_n   
                                                                                   pme_filter_inst/pgoodaux_inv_1/I (GTP_INV)
                                   td                    0.000       4.565 r       pme_filter_inst/pgoodaux_inv_1/Z (GTP_INV)
                                   net (fanout=13)       1.004       5.569         pme_filter_inst/pgoodaux_inv_1
                                                                           r       pme_filter_inst/all_pme_delayed[1]/C (GTP_DFF_CE)

 Data arrival time                                                   5.569         Logic Levels: 1  
                                                                                   Logic: 0.408ns(28.895%), Route: 1.004ns(71.105%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pme_filter_inst/all_pme_delayed[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Removal time                                           -0.258       3.899                          

 Data required time                                                  3.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.899                          
 Data arrival time                                                   5.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.670                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/pon_reset_db_n/CLK (GTP_DFF_C)
Endpoint    : pme_filter_inst/pme_delayed_reg1_n/P (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/pon_reset_db_n/CLK (GTP_DFF_C)

                                   tco                   0.408       4.565 f       pon_reset_inst/pon_reset_db_n/Q (GTP_DFF_C)
                                   net (fanout=11)       0.000       4.565         pon_reset_db_n   
                                                                                   pme_filter_inst/pgoodaux_inv_1/I (GTP_INV)
                                   td                    0.000       4.565 r       pme_filter_inst/pgoodaux_inv_1/Z (GTP_INV)
                                   net (fanout=13)       1.004       5.569         pme_filter_inst/pgoodaux_inv_1
                                                                           r       pme_filter_inst/pme_delayed_reg1_n/P (GTP_DFF_P)

 Data arrival time                                                   5.569         Logic Levels: 1  
                                                                                   Logic: 0.408ns(28.895%), Route: 1.004ns(71.105%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pme_filter_inst/pme_delayed_reg1_n/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Removal time                                           -0.258       3.899                          

 Data required time                                                  3.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.899                          
 Data arrival time                                                   5.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.670                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : r_pwm_D_fan_limit_use[0][4]/C (GTP_DFF_C)
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348      24.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.431      24.588 r       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.000      24.588         pon_reset_n      
                                                                                   Edge_Detect_u3/i_rst_n_inv_1/I (GTP_INV)
                                   td                    0.000      24.588 f       Edge_Detect_u3/i_rst_n_inv_1/Z (GTP_INV)
                                   net (fanout=2412)     3.005      27.593         Edge_Detect_u3/i_rst_n_inv_1
                                                                           f       r_pwm_D_fan_limit_use[0][4]/C (GTP_DFF_C)

 Data arrival time                                                  27.593         Logic Levels: 1  
                                                                                   Logic: 0.431ns(12.544%), Route: 3.005ns(87.456%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      40.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      41.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      42.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      42.809 r       pll_inst/u_pll_e2/CLKOUT1 (GTP_PLL_E2)
                                   net (fanout=2)        1.348      44.157         clk_25m          
                                                                           r       r_pwm_D_fan_limit_use[0][4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      44.157                          
 clock uncertainty                                      -0.150      44.007                          

 Recovery time                                          -0.542      43.465                          

 Data required time                                                 43.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.465                          
 Data arrival time                                                  27.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.872                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/C (GTP_DFF_C)
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348      24.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.431      24.588 r       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.000      24.588         pon_reset_n      
                                                                                   Edge_Detect_u3/i_rst_n_inv_1/I (GTP_INV)
                                   td                    0.000      24.588 f       Edge_Detect_u3/i_rst_n_inv_1/Z (GTP_INV)
                                   net (fanout=2412)     3.005      27.593         Edge_Detect_u3/i_rst_n_inv_1
                                                                           f       r_pwm_D_fan_pre_limit[0][4]/C (GTP_DFF_C)

 Data arrival time                                                  27.593         Logic Levels: 1  
                                                                                   Logic: 0.431ns(12.544%), Route: 3.005ns(87.456%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      40.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      41.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      42.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      42.809 r       pll_inst/u_pll_e2/CLKOUT1 (GTP_PLL_E2)
                                   net (fanout=2)        1.348      44.157         clk_25m          
                                                                           r       r_pwm_D_fan_pre_limit[0][4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      44.157                          
 clock uncertainty                                      -0.150      44.007                          

 Recovery time                                          -0.542      43.465                          

 Data required time                                                 43.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.465                          
 Data arrival time                                                  27.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.872                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : r_pwm_D_fan_limit_use[0][4]/C (GTP_DFF_C)
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      40.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      41.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      42.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      42.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348      44.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.408      44.565 f       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.000      44.565         pon_reset_n      
                                                                                   Edge_Detect_u3/i_rst_n_inv_1/I (GTP_INV)
                                   td                    0.000      44.565 r       Edge_Detect_u3/i_rst_n_inv_1/Z (GTP_INV)
                                   net (fanout=2412)     3.005      47.570         Edge_Detect_u3/i_rst_n_inv_1
                                                                           r       r_pwm_D_fan_limit_use[0][4]/C (GTP_DFF_C)

 Data arrival time                                                  47.570         Logic Levels: 1  
                                                                                   Logic: 0.408ns(11.954%), Route: 3.005ns(88.046%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      40.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      41.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      42.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      42.809 r       pll_inst/u_pll_e2/CLKOUT1 (GTP_PLL_E2)
                                   net (fanout=2)        1.348      44.157         clk_25m          
                                                                           r       r_pwm_D_fan_limit_use[0][4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      44.157                          
 clock uncertainty                                       0.150      44.307                          

 Removal time                                           -0.258      44.049                          

 Data required time                                                 44.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.049                          
 Data arrival time                                                  47.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.521                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/C (GTP_DFF_C)
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      40.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      41.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      42.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      42.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348      44.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.408      44.565 f       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.000      44.565         pon_reset_n      
                                                                                   Edge_Detect_u3/i_rst_n_inv_1/I (GTP_INV)
                                   td                    0.000      44.565 r       Edge_Detect_u3/i_rst_n_inv_1/Z (GTP_INV)
                                   net (fanout=2412)     3.005      47.570         Edge_Detect_u3/i_rst_n_inv_1
                                                                           r       r_pwm_D_fan_pre_limit[0][4]/C (GTP_DFF_C)

 Data arrival time                                                  47.570         Logic Levels: 1  
                                                                                   Logic: 0.408ns(11.954%), Route: 3.005ns(88.046%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 i_CLK_PAL_IN_25M                                        0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000      40.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      41.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      42.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      42.809 r       pll_inst/u_pll_e2/CLKOUT1 (GTP_PLL_E2)
                                   net (fanout=2)        1.348      44.157         clk_25m          
                                                                           r       r_pwm_D_fan_pre_limit[0][4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      44.157                          
 clock uncertainty                                       0.150      44.307                          

 Removal time                                           -0.258      44.049                          

 Data required time                                                 44.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.049                          
 Data arrival time                                                  47.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.521                          
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/CLK (GTP_DFF_C)
Endpoint    : o_CPU0_I2C_TRAN_EN_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/Q (GTP_DFF_C)
                                   net (fanout=31)       1.107       5.695         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
                                                                                   pwrseq_slave_inst/N202/I1 (GTP_LUT2)
                                   td                    0.171       5.866 f       pwrseq_slave_inst/N202/Z (GTP_LUT2)
                                   net (fanout=3)        1.001       6.867         nt_o_CPU0_I2C_TRAN_EN_R
                                                                                   o_CPU0_I2C_TRAN_EN_R_obuf/I (GTP_OUTBUF)
                                   td                    2.583       9.450 f       o_CPU0_I2C_TRAN_EN_R_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.450         o_CPU0_I2C_TRAN_EN_R
 o_CPU0_I2C_TRAN_EN_R                                                      f       o_CPU0_I2C_TRAN_EN_R (port)

 Data arrival time                                                   9.450         Logic Levels: 2  
                                                                                   Logic: 3.185ns(60.174%), Route: 2.108ns(39.826%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/CLK (GTP_DFF_C)
Endpoint    : o_CPU1_I2C_TRAN_EN_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/Q (GTP_DFF_C)
                                   net (fanout=31)       1.107       5.695         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
                                                                                   pwrseq_slave_inst/N204/I1 (GTP_LUT2)
                                   td                    0.171       5.866 f       pwrseq_slave_inst/N204/Z (GTP_LUT2)
                                   net (fanout=3)        1.001       6.867         nt_o_PAL_CPU1_VDDQ_EN_R
                                                                                   o_CPU1_I2C_TRAN_EN_R_obuf/I (GTP_OUTBUF)
                                   td                    2.583       9.450 f       o_CPU1_I2C_TRAN_EN_R_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.450         o_CPU1_I2C_TRAN_EN_R
 o_CPU1_I2C_TRAN_EN_R                                                      f       o_CPU1_I2C_TRAN_EN_R (port)

 Data arrival time                                                   9.450         Logic Levels: 2  
                                                                                   Logic: 3.185ns(60.174%), Route: 2.108ns(39.826%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/CLK (GTP_DFF_C)
Endpoint    : o_PAL_CPU0_VDDQ_EN_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_PAL_IN_25M                                        0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_PAL_IN_25M 
                                                                                   i_CLK_PAL_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_PAL_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_PAL_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2580)     1.348       4.157         clk_50m          
                                                                           r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/Q (GTP_DFF_C)
                                   net (fanout=31)       1.107       5.695         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
                                                                                   pwrseq_slave_inst/N202/I1 (GTP_LUT2)
                                   td                    0.171       5.866 f       pwrseq_slave_inst/N202/Z (GTP_LUT2)
                                   net (fanout=3)        1.001       6.867         nt_o_CPU0_I2C_TRAN_EN_R
                                                                                   o_PAL_CPU0_VDDQ_EN_R_obuf/I (GTP_OUTBUF)
                                   td                    2.583       9.450 f       o_PAL_CPU0_VDDQ_EN_R_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.450         o_PAL_CPU0_VDDQ_EN_R
 o_PAL_CPU0_VDDQ_EN_R                                                      f       o_PAL_CPU0_VDDQ_EN_R (port)

 Data arrival time                                                   9.450         Logic Levels: 2  
                                                                                   Logic: 3.185ns(60.174%), Route: 2.108ns(39.826%)
====================================================================================================

====================================================================================================

Startpoint  : i_BMC_I2C9_PAL_M_SCL1_R (port)
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q[0]/D (GTP_DFF_C)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i_BMC_I2C9_PAL_M_SCL1_R                                 0.000       0.000 f       i_BMC_I2C9_PAL_M_SCL1_R (port)
                                   net (fanout=1)        0.000       0.000         i_BMC_I2C9_PAL_M_SCL1_R
                                                                                   i_BMC_I2C9_PAL_M_SCL1_R_ibuf/I (GTP_INBUF)
                                   td                    1.288       1.288 f       i_BMC_I2C9_PAL_M_SCL1_R_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.288         nt_i_BMC_I2C9_PAL_M_SCL1_R
                                                                           f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.288         Logic Levels: 1  
                                                                                   Logic: 1.288ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : io_BMC_I2C9_PAL_M_SDA1_R (port)
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q[0]/D (GTP_DFF_C)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 io_BMC_I2C9_PAL_M_SDA1_R                                0.000       0.000 f       io_BMC_I2C9_PAL_M_SDA1_R (port)
                                   net (fanout=1)        0.000       0.000         nt_io_BMC_I2C9_PAL_M_SDA1_R
                                                                                   bmc_cpld_i2c_ram_u0.i2c_slave_bmc_u0.i2c_slave_basic0_u0.io_sda_tri/IO (GTP_IOBUF)
                                   td                    1.288       1.288 f       bmc_cpld_i2c_ram_u0.i2c_slave_bmc_u0.i2c_slave_basic0_u0.io_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       1.288         _N53             
                                                                           f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.288         Logic Levels: 1  
                                                                                   Logic: 1.288ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PS2_SMB_ALERT_TO_FPGA (port)
Endpoint    : db_alert_inst1/mInst[0].nxt_s1[0]/D (GTP_DFF_P)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i_PAL_PS2_SMB_ALERT_TO_FPGA                             0.000       0.000 f       i_PAL_PS2_SMB_ALERT_TO_FPGA (port)
                                   net (fanout=1)        0.000       0.000         i_PAL_PS2_SMB_ALERT_TO_FPGA
                                                                                   i_PAL_PS2_SMB_ALERT_TO_FPGA_ibuf/I (GTP_INBUF)
                                   td                    1.288       1.288 f       i_PAL_PS2_SMB_ALERT_TO_FPGA_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.288         nt_i_PAL_PS2_SMB_ALERT_TO_FPGA
                                                                           f       db_alert_inst1/mInst[0].nxt_s1[0]/D (GTP_DFF_P)

 Data arrival time                                                   1.288         Logic Levels: 1  
                                                                                   Logic: 1.288ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          Edge_Detect_u3/r_signal_c/CLK
 9.380       10.000          0.620           Low Pulse Width                           Edge_Detect_u3/r_signal_c/CLK
 9.380       10.000          0.620           High Pulse Width                          Edge_Detect_u3/r_signal_d/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width                          r_pwm_D_fan_limit_use[0][4]/CLK
 19.380      20.000          0.620           Low Pulse Width                           r_pwm_D_fan_limit_use[0][4]/CLK
 19.380      20.000          0.620           High Pulse Width                          r_pwm_D_fan_pre_limit[0][4]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                         
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/compile/Tieta_Feiteng_1001_top_comp.adf               
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/Tieta_M.fdc                                           
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/Tieta_Feiteng_1001_top_syn.adf             
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/Tieta_Feiteng_1001_top_syn.vm              
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/Tieta_Feiteng_1001_top_controlsets.txt     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/Tieta_Feiteng_1001_top_exception.snr       
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/Tieta_Feiteng_1001_top_syn.netlist         
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/snr.db                                     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/Tieta_Feiteng_1001_top.snr                 
+-------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 293 MB
Total CPU time to synthesize completion : 0h:0m:10s
Process Total CPU time to synthesize completion : 0h:0m:12s
Total real time to synthesize completion : 0h:0m:13s
