# Synopsys Design Constraints Format
# Copyright © 2011, Synopsys, Inc. and others. All Rights reserved.

# clock definition
create_clock -name mclk -period 1140.0 [get_ports ispd_clk]

# input delays
set_input_delay 0.0 [get_ports desIn_63_] -clock mclk
set_input_delay 0.0 [get_ports desIn_62_] -clock mclk
set_input_delay 0.0 [get_ports desIn_61_] -clock mclk
set_input_delay 0.0 [get_ports desIn_60_] -clock mclk
set_input_delay 0.0 [get_ports desIn_59_] -clock mclk
set_input_delay 0.0 [get_ports desIn_58_] -clock mclk
set_input_delay 0.0 [get_ports desIn_57_] -clock mclk
set_input_delay 0.0 [get_ports desIn_56_] -clock mclk
set_input_delay 0.0 [get_ports desIn_55_] -clock mclk
set_input_delay 0.0 [get_ports desIn_54_] -clock mclk
set_input_delay 0.0 [get_ports desIn_53_] -clock mclk
set_input_delay 0.0 [get_ports desIn_52_] -clock mclk
set_input_delay 0.0 [get_ports desIn_51_] -clock mclk
set_input_delay 0.0 [get_ports desIn_50_] -clock mclk
set_input_delay 0.0 [get_ports desIn_49_] -clock mclk
set_input_delay 0.0 [get_ports desIn_48_] -clock mclk
set_input_delay 0.0 [get_ports desIn_47_] -clock mclk
set_input_delay 0.0 [get_ports desIn_46_] -clock mclk
set_input_delay 0.0 [get_ports desIn_45_] -clock mclk
set_input_delay 0.0 [get_ports desIn_44_] -clock mclk
set_input_delay 0.0 [get_ports desIn_43_] -clock mclk
set_input_delay 0.0 [get_ports desIn_42_] -clock mclk
set_input_delay 0.0 [get_ports desIn_41_] -clock mclk
set_input_delay 0.0 [get_ports desIn_40_] -clock mclk
set_input_delay 0.0 [get_ports desIn_39_] -clock mclk
set_input_delay 0.0 [get_ports desIn_38_] -clock mclk
set_input_delay 0.0 [get_ports desIn_37_] -clock mclk
set_input_delay 0.0 [get_ports desIn_36_] -clock mclk
set_input_delay 0.0 [get_ports desIn_35_] -clock mclk
set_input_delay 0.0 [get_ports desIn_34_] -clock mclk
set_input_delay 0.0 [get_ports desIn_33_] -clock mclk
set_input_delay 0.0 [get_ports desIn_32_] -clock mclk
set_input_delay 0.0 [get_ports desIn_31_] -clock mclk
set_input_delay 0.0 [get_ports desIn_30_] -clock mclk
set_input_delay 0.0 [get_ports desIn_29_] -clock mclk
set_input_delay 0.0 [get_ports desIn_28_] -clock mclk
set_input_delay 0.0 [get_ports desIn_27_] -clock mclk
set_input_delay 0.0 [get_ports desIn_26_] -clock mclk
set_input_delay 0.0 [get_ports desIn_25_] -clock mclk
set_input_delay 0.0 [get_ports desIn_24_] -clock mclk
set_input_delay 0.0 [get_ports desIn_23_] -clock mclk
set_input_delay 0.0 [get_ports desIn_22_] -clock mclk
set_input_delay 0.0 [get_ports desIn_21_] -clock mclk
set_input_delay 0.0 [get_ports desIn_20_] -clock mclk
set_input_delay 0.0 [get_ports desIn_19_] -clock mclk
set_input_delay 0.0 [get_ports desIn_18_] -clock mclk
set_input_delay 0.0 [get_ports desIn_17_] -clock mclk
set_input_delay 0.0 [get_ports desIn_16_] -clock mclk
set_input_delay 0.0 [get_ports desIn_15_] -clock mclk
set_input_delay 0.0 [get_ports desIn_14_] -clock mclk
set_input_delay 0.0 [get_ports desIn_13_] -clock mclk
set_input_delay 0.0 [get_ports desIn_12_] -clock mclk
set_input_delay 0.0 [get_ports desIn_11_] -clock mclk
set_input_delay 0.0 [get_ports desIn_10_] -clock mclk
set_input_delay 0.0 [get_ports desIn_9_] -clock mclk
set_input_delay 0.0 [get_ports desIn_8_] -clock mclk
set_input_delay 0.0 [get_ports desIn_7_] -clock mclk
set_input_delay 0.0 [get_ports desIn_6_] -clock mclk
set_input_delay 0.0 [get_ports desIn_5_] -clock mclk
set_input_delay 0.0 [get_ports desIn_4_] -clock mclk
set_input_delay 0.0 [get_ports desIn_3_] -clock mclk
set_input_delay 0.0 [get_ports desIn_2_] -clock mclk
set_input_delay 0.0 [get_ports desIn_1_] -clock mclk
set_input_delay 0.0 [get_ports desIn_0_] -clock mclk
set_input_delay 0.0 [get_ports key1_55_] -clock mclk
set_input_delay 0.0 [get_ports key1_54_] -clock mclk
set_input_delay 0.0 [get_ports key1_53_] -clock mclk
set_input_delay 0.0 [get_ports key1_52_] -clock mclk
set_input_delay 0.0 [get_ports key1_51_] -clock mclk
set_input_delay 0.0 [get_ports key1_50_] -clock mclk
set_input_delay 0.0 [get_ports key1_49_] -clock mclk
set_input_delay 0.0 [get_ports key1_48_] -clock mclk
set_input_delay 0.0 [get_ports key1_47_] -clock mclk
set_input_delay 0.0 [get_ports key1_46_] -clock mclk
set_input_delay 0.0 [get_ports key1_45_] -clock mclk
set_input_delay 0.0 [get_ports key1_44_] -clock mclk
set_input_delay 0.0 [get_ports key1_43_] -clock mclk
set_input_delay 0.0 [get_ports key1_42_] -clock mclk
set_input_delay 0.0 [get_ports key1_41_] -clock mclk
set_input_delay 0.0 [get_ports key1_40_] -clock mclk
set_input_delay 0.0 [get_ports key1_39_] -clock mclk
set_input_delay 0.0 [get_ports key1_38_] -clock mclk
set_input_delay 0.0 [get_ports key1_37_] -clock mclk
set_input_delay 0.0 [get_ports key1_36_] -clock mclk
set_input_delay 0.0 [get_ports key1_35_] -clock mclk
set_input_delay 0.0 [get_ports key1_34_] -clock mclk
set_input_delay 0.0 [get_ports key1_33_] -clock mclk
set_input_delay 0.0 [get_ports key1_32_] -clock mclk
set_input_delay 0.0 [get_ports key1_31_] -clock mclk
set_input_delay 0.0 [get_ports key1_30_] -clock mclk
set_input_delay 0.0 [get_ports key1_29_] -clock mclk
set_input_delay 0.0 [get_ports key1_28_] -clock mclk
set_input_delay 0.0 [get_ports key1_27_] -clock mclk
set_input_delay 0.0 [get_ports key1_26_] -clock mclk
set_input_delay 0.0 [get_ports key1_25_] -clock mclk
set_input_delay 0.0 [get_ports key1_24_] -clock mclk
set_input_delay 0.0 [get_ports key1_23_] -clock mclk
set_input_delay 0.0 [get_ports key1_22_] -clock mclk
set_input_delay 0.0 [get_ports key1_21_] -clock mclk
set_input_delay 0.0 [get_ports key1_20_] -clock mclk
set_input_delay 0.0 [get_ports key1_19_] -clock mclk
set_input_delay 0.0 [get_ports key1_18_] -clock mclk
set_input_delay 0.0 [get_ports key1_17_] -clock mclk
set_input_delay 0.0 [get_ports key1_16_] -clock mclk
set_input_delay 0.0 [get_ports key1_15_] -clock mclk
set_input_delay 0.0 [get_ports key1_14_] -clock mclk
set_input_delay 0.0 [get_ports key1_13_] -clock mclk
set_input_delay 0.0 [get_ports key1_12_] -clock mclk
set_input_delay 0.0 [get_ports key1_11_] -clock mclk
set_input_delay 0.0 [get_ports key1_10_] -clock mclk
set_input_delay 0.0 [get_ports key1_9_] -clock mclk
set_input_delay 0.0 [get_ports key1_8_] -clock mclk
set_input_delay 0.0 [get_ports key1_7_] -clock mclk
set_input_delay 0.0 [get_ports key1_6_] -clock mclk
set_input_delay 0.0 [get_ports key1_5_] -clock mclk
set_input_delay 0.0 [get_ports key1_4_] -clock mclk
set_input_delay 0.0 [get_ports key1_3_] -clock mclk
set_input_delay 0.0 [get_ports key1_2_] -clock mclk
set_input_delay 0.0 [get_ports key1_1_] -clock mclk
set_input_delay 0.0 [get_ports key1_0_] -clock mclk
set_input_delay 0.0 [get_ports key2_55_] -clock mclk
set_input_delay 0.0 [get_ports key2_54_] -clock mclk
set_input_delay 0.0 [get_ports key2_53_] -clock mclk
set_input_delay 0.0 [get_ports key2_52_] -clock mclk
set_input_delay 0.0 [get_ports key2_51_] -clock mclk
set_input_delay 0.0 [get_ports key2_50_] -clock mclk
set_input_delay 0.0 [get_ports key2_49_] -clock mclk
set_input_delay 0.0 [get_ports key2_48_] -clock mclk
set_input_delay 0.0 [get_ports key2_47_] -clock mclk
set_input_delay 0.0 [get_ports key2_46_] -clock mclk
set_input_delay 0.0 [get_ports key2_45_] -clock mclk
set_input_delay 0.0 [get_ports key2_44_] -clock mclk
set_input_delay 0.0 [get_ports key2_43_] -clock mclk
set_input_delay 0.0 [get_ports key2_42_] -clock mclk
set_input_delay 0.0 [get_ports key2_41_] -clock mclk
set_input_delay 0.0 [get_ports key2_40_] -clock mclk
set_input_delay 0.0 [get_ports key2_39_] -clock mclk
set_input_delay 0.0 [get_ports key2_38_] -clock mclk
set_input_delay 0.0 [get_ports key2_37_] -clock mclk
set_input_delay 0.0 [get_ports key2_36_] -clock mclk
set_input_delay 0.0 [get_ports key2_35_] -clock mclk
set_input_delay 0.0 [get_ports key2_34_] -clock mclk
set_input_delay 0.0 [get_ports key2_33_] -clock mclk
set_input_delay 0.0 [get_ports key2_32_] -clock mclk
set_input_delay 0.0 [get_ports key2_31_] -clock mclk
set_input_delay 0.0 [get_ports key2_30_] -clock mclk
set_input_delay 0.0 [get_ports key2_29_] -clock mclk
set_input_delay 0.0 [get_ports key2_28_] -clock mclk
set_input_delay 0.0 [get_ports key2_27_] -clock mclk
set_input_delay 0.0 [get_ports key2_26_] -clock mclk
set_input_delay 0.0 [get_ports key2_25_] -clock mclk
set_input_delay 0.0 [get_ports key2_24_] -clock mclk
set_input_delay 0.0 [get_ports key2_23_] -clock mclk
set_input_delay 0.0 [get_ports key2_22_] -clock mclk
set_input_delay 0.0 [get_ports key2_21_] -clock mclk
set_input_delay 0.0 [get_ports key2_20_] -clock mclk
set_input_delay 0.0 [get_ports key2_19_] -clock mclk
set_input_delay 0.0 [get_ports key2_18_] -clock mclk
set_input_delay 0.0 [get_ports key2_17_] -clock mclk
set_input_delay 0.0 [get_ports key2_16_] -clock mclk
set_input_delay 0.0 [get_ports key2_15_] -clock mclk
set_input_delay 0.0 [get_ports key2_14_] -clock mclk
set_input_delay 0.0 [get_ports key2_13_] -clock mclk
set_input_delay 0.0 [get_ports key2_12_] -clock mclk
set_input_delay 0.0 [get_ports key2_11_] -clock mclk
set_input_delay 0.0 [get_ports key2_10_] -clock mclk
set_input_delay 0.0 [get_ports key2_9_] -clock mclk
set_input_delay 0.0 [get_ports key2_8_] -clock mclk
set_input_delay 0.0 [get_ports key2_7_] -clock mclk
set_input_delay 0.0 [get_ports key2_6_] -clock mclk
set_input_delay 0.0 [get_ports key2_5_] -clock mclk
set_input_delay 0.0 [get_ports key2_4_] -clock mclk
set_input_delay 0.0 [get_ports key2_3_] -clock mclk
set_input_delay 0.0 [get_ports key2_2_] -clock mclk
set_input_delay 0.0 [get_ports key2_1_] -clock mclk
set_input_delay 0.0 [get_ports key2_0_] -clock mclk
set_input_delay 0.0 [get_ports key3_55_] -clock mclk
set_input_delay 0.0 [get_ports key3_54_] -clock mclk
set_input_delay 0.0 [get_ports key3_53_] -clock mclk
set_input_delay 0.0 [get_ports key3_52_] -clock mclk
set_input_delay 0.0 [get_ports key3_51_] -clock mclk
set_input_delay 0.0 [get_ports key3_50_] -clock mclk
set_input_delay 0.0 [get_ports key3_49_] -clock mclk
set_input_delay 0.0 [get_ports key3_48_] -clock mclk
set_input_delay 0.0 [get_ports key3_47_] -clock mclk
set_input_delay 0.0 [get_ports key3_46_] -clock mclk
set_input_delay 0.0 [get_ports key3_45_] -clock mclk
set_input_delay 0.0 [get_ports key3_44_] -clock mclk
set_input_delay 0.0 [get_ports key3_43_] -clock mclk
set_input_delay 0.0 [get_ports key3_42_] -clock mclk
set_input_delay 0.0 [get_ports key3_41_] -clock mclk
set_input_delay 0.0 [get_ports key3_40_] -clock mclk
set_input_delay 0.0 [get_ports key3_39_] -clock mclk
set_input_delay 0.0 [get_ports key3_38_] -clock mclk
set_input_delay 0.0 [get_ports key3_37_] -clock mclk
set_input_delay 0.0 [get_ports key3_36_] -clock mclk
set_input_delay 0.0 [get_ports key3_35_] -clock mclk
set_input_delay 0.0 [get_ports key3_34_] -clock mclk
set_input_delay 0.0 [get_ports key3_33_] -clock mclk
set_input_delay 0.0 [get_ports key3_32_] -clock mclk
set_input_delay 0.0 [get_ports key3_31_] -clock mclk
set_input_delay 0.0 [get_ports key3_30_] -clock mclk
set_input_delay 0.0 [get_ports key3_29_] -clock mclk
set_input_delay 0.0 [get_ports key3_28_] -clock mclk
set_input_delay 0.0 [get_ports key3_27_] -clock mclk
set_input_delay 0.0 [get_ports key3_26_] -clock mclk
set_input_delay 0.0 [get_ports key3_25_] -clock mclk
set_input_delay 0.0 [get_ports key3_24_] -clock mclk
set_input_delay 0.0 [get_ports key3_23_] -clock mclk
set_input_delay 0.0 [get_ports key3_22_] -clock mclk
set_input_delay 0.0 [get_ports key3_21_] -clock mclk
set_input_delay 0.0 [get_ports key3_20_] -clock mclk
set_input_delay 0.0 [get_ports key3_19_] -clock mclk
set_input_delay 0.0 [get_ports key3_18_] -clock mclk
set_input_delay 0.0 [get_ports key3_17_] -clock mclk
set_input_delay 0.0 [get_ports key3_16_] -clock mclk
set_input_delay 0.0 [get_ports key3_15_] -clock mclk
set_input_delay 0.0 [get_ports key3_14_] -clock mclk
set_input_delay 0.0 [get_ports key3_13_] -clock mclk
set_input_delay 0.0 [get_ports key3_12_] -clock mclk
set_input_delay 0.0 [get_ports key3_11_] -clock mclk
set_input_delay 0.0 [get_ports key3_10_] -clock mclk
set_input_delay 0.0 [get_ports key3_9_] -clock mclk
set_input_delay 0.0 [get_ports key3_8_] -clock mclk
set_input_delay 0.0 [get_ports key3_7_] -clock mclk
set_input_delay 0.0 [get_ports key3_6_] -clock mclk
set_input_delay 0.0 [get_ports key3_5_] -clock mclk
set_input_delay 0.0 [get_ports key3_4_] -clock mclk
set_input_delay 0.0 [get_ports key3_3_] -clock mclk
set_input_delay 0.0 [get_ports key3_2_] -clock mclk
set_input_delay 0.0 [get_ports key3_1_] -clock mclk
set_input_delay 0.0 [get_ports key3_0_] -clock mclk
set_input_delay 0.0 [get_ports decrypt] -clock mclk

# input drivers
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_63_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_62_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_61_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_60_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_59_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_58_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_57_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_56_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_55_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_54_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_53_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_52_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_51_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_50_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_49_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_48_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_47_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_46_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_45_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_44_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_43_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_42_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_41_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_40_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_39_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_38_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_37_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_36_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_35_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_34_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_33_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_32_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_31_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_30_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_29_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_28_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_27_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_26_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_25_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_24_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_23_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_22_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_21_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_20_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_19_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_18_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_17_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_16_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_15_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_14_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_13_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_12_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_11_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_10_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_9_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_8_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_7_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_6_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_5_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_4_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_3_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_2_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_1_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports desIn_0_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_55_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_54_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_53_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_52_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_51_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_50_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_49_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_48_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_47_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_46_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_45_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_44_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_43_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_42_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_41_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_40_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_39_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_38_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_37_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_36_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_35_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_34_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_33_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_32_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_31_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_30_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_29_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_28_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_27_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_26_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_25_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_24_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_23_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_22_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_21_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_20_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_19_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_18_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_17_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_16_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_15_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_14_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_13_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_12_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_11_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_10_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_9_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_8_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_7_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_6_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_5_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_4_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_3_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_2_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_1_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key1_0_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_55_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_54_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_53_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_52_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_51_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_50_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_49_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_48_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_47_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_46_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_45_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_44_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_43_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_42_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_41_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_40_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_39_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_38_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_37_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_36_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_35_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_34_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_33_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_32_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_31_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_30_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_29_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_28_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_27_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_26_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_25_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_24_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_23_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_22_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_21_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_20_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_19_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_18_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_17_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_16_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_15_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_14_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_13_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_12_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_11_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_10_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_9_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_8_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_7_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_6_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_5_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_4_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_3_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_2_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_1_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key2_0_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_55_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_54_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_53_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_52_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_51_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_50_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_49_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_48_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_47_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_46_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_45_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_44_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_43_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_42_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_41_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_40_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_39_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_38_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_37_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_36_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_35_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_34_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_33_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_32_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_31_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_30_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_29_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_28_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_27_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_26_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_25_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_24_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_23_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_22_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_21_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_20_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_19_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_18_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_17_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_16_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_15_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_14_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_13_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_12_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_11_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_10_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_9_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_8_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_7_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_6_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_5_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_4_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_3_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_2_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_1_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports key3_0_] -input_transition_fall 80.0 -input_transition_rise 80.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports decrypt] -input_transition_fall 80.0 -input_transition_rise 80.0

# output delays
set_output_delay 0.0 [get_ports desOut_63_] -clock mclk
set_output_delay 0.0 [get_ports desOut_62_] -clock mclk
set_output_delay 0.0 [get_ports desOut_61_] -clock mclk
set_output_delay 0.0 [get_ports desOut_60_] -clock mclk
set_output_delay 0.0 [get_ports desOut_59_] -clock mclk
set_output_delay 0.0 [get_ports desOut_58_] -clock mclk
set_output_delay 0.0 [get_ports desOut_57_] -clock mclk
set_output_delay 0.0 [get_ports desOut_56_] -clock mclk
set_output_delay 0.0 [get_ports desOut_55_] -clock mclk
set_output_delay 0.0 [get_ports desOut_54_] -clock mclk
set_output_delay 0.0 [get_ports desOut_53_] -clock mclk
set_output_delay 0.0 [get_ports desOut_52_] -clock mclk
set_output_delay 0.0 [get_ports desOut_51_] -clock mclk
set_output_delay 0.0 [get_ports desOut_50_] -clock mclk
set_output_delay 0.0 [get_ports desOut_49_] -clock mclk
set_output_delay 0.0 [get_ports desOut_48_] -clock mclk
set_output_delay 0.0 [get_ports desOut_47_] -clock mclk
set_output_delay 0.0 [get_ports desOut_46_] -clock mclk
set_output_delay 0.0 [get_ports desOut_45_] -clock mclk
set_output_delay 0.0 [get_ports desOut_44_] -clock mclk
set_output_delay 0.0 [get_ports desOut_43_] -clock mclk
set_output_delay 0.0 [get_ports desOut_42_] -clock mclk
set_output_delay 0.0 [get_ports desOut_41_] -clock mclk
set_output_delay 0.0 [get_ports desOut_40_] -clock mclk
set_output_delay 0.0 [get_ports desOut_39_] -clock mclk
set_output_delay 0.0 [get_ports desOut_38_] -clock mclk
set_output_delay 0.0 [get_ports desOut_37_] -clock mclk
set_output_delay 0.0 [get_ports desOut_36_] -clock mclk
set_output_delay 0.0 [get_ports desOut_35_] -clock mclk
set_output_delay 0.0 [get_ports desOut_34_] -clock mclk
set_output_delay 0.0 [get_ports desOut_33_] -clock mclk
set_output_delay 0.0 [get_ports desOut_32_] -clock mclk
set_output_delay 0.0 [get_ports desOut_31_] -clock mclk
set_output_delay 0.0 [get_ports desOut_30_] -clock mclk
set_output_delay 0.0 [get_ports desOut_29_] -clock mclk
set_output_delay 0.0 [get_ports desOut_28_] -clock mclk
set_output_delay 0.0 [get_ports desOut_27_] -clock mclk
set_output_delay 0.0 [get_ports desOut_26_] -clock mclk
set_output_delay 0.0 [get_ports desOut_25_] -clock mclk
set_output_delay 0.0 [get_ports desOut_24_] -clock mclk
set_output_delay 0.0 [get_ports desOut_23_] -clock mclk
set_output_delay 0.0 [get_ports desOut_22_] -clock mclk
set_output_delay 0.0 [get_ports desOut_21_] -clock mclk
set_output_delay 0.0 [get_ports desOut_20_] -clock mclk
set_output_delay 0.0 [get_ports desOut_19_] -clock mclk
set_output_delay 0.0 [get_ports desOut_18_] -clock mclk
set_output_delay 0.0 [get_ports desOut_17_] -clock mclk
set_output_delay 0.0 [get_ports desOut_16_] -clock mclk
set_output_delay 0.0 [get_ports desOut_15_] -clock mclk
set_output_delay 0.0 [get_ports desOut_14_] -clock mclk
set_output_delay 0.0 [get_ports desOut_13_] -clock mclk
set_output_delay 0.0 [get_ports desOut_12_] -clock mclk
set_output_delay 0.0 [get_ports desOut_11_] -clock mclk
set_output_delay 0.0 [get_ports desOut_10_] -clock mclk
set_output_delay 0.0 [get_ports desOut_9_] -clock mclk
set_output_delay 0.0 [get_ports desOut_8_] -clock mclk
set_output_delay 0.0 [get_ports desOut_7_] -clock mclk
set_output_delay 0.0 [get_ports desOut_6_] -clock mclk
set_output_delay 0.0 [get_ports desOut_5_] -clock mclk
set_output_delay 0.0 [get_ports desOut_4_] -clock mclk
set_output_delay 0.0 [get_ports desOut_3_] -clock mclk
set_output_delay 0.0 [get_ports desOut_2_] -clock mclk
set_output_delay 0.0 [get_ports desOut_1_] -clock mclk
set_output_delay 0.0 [get_ports desOut_0_] -clock mclk
set_output_delay 0.0 [get_ports g190282_u1_o] -clock mclk
set_output_delay 0.0 [get_ports g221045_u1_o] -clock mclk
set_output_delay 0.0 [get_ports g221053_u1_o] -clock mclk
set_output_delay 0.0 [get_ports g253453_u1_o] -clock mclk
set_output_delay 0.0 [get_ports g190285_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190280_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190272_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190284_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190273_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190268_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190265_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190259_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190286_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190288_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190277_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190298_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190293_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190297_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190309_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190281_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190317_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190320_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190292_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221049_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221030_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221046_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221066_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221080_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221135_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221043_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221050_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221076_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221087_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221183_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221140_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221177_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221065_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221117_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253482_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253503_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253507_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253512_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253454_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253466_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253492_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253494_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253429_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253526_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190299_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190304_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221093_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221044_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253452_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253543_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221146_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190264_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190276_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190258_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g220989_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253423_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190271_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190283_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221036_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221064_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253463_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253493_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190305_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221041_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221089_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g221094_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253486_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253443_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253544_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190266_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g190278_u0_o] -clock mclk
set_output_delay 0.0 [get_ports g253488_u0_o] -clock mclk

# output loads
set_load -pin_load 4.0 [get_ports desOut_63_]
set_load -pin_load 4.0 [get_ports desOut_62_]
set_load -pin_load 4.0 [get_ports desOut_61_]
set_load -pin_load 4.0 [get_ports desOut_60_]
set_load -pin_load 4.0 [get_ports desOut_59_]
set_load -pin_load 4.0 [get_ports desOut_58_]
set_load -pin_load 4.0 [get_ports desOut_57_]
set_load -pin_load 4.0 [get_ports desOut_56_]
set_load -pin_load 4.0 [get_ports desOut_55_]
set_load -pin_load 4.0 [get_ports desOut_54_]
set_load -pin_load 4.0 [get_ports desOut_53_]
set_load -pin_load 4.0 [get_ports desOut_52_]
set_load -pin_load 4.0 [get_ports desOut_51_]
set_load -pin_load 4.0 [get_ports desOut_50_]
set_load -pin_load 4.0 [get_ports desOut_49_]
set_load -pin_load 4.0 [get_ports desOut_48_]
set_load -pin_load 4.0 [get_ports desOut_47_]
set_load -pin_load 4.0 [get_ports desOut_46_]
set_load -pin_load 4.0 [get_ports desOut_45_]
set_load -pin_load 4.0 [get_ports desOut_44_]
set_load -pin_load 4.0 [get_ports desOut_43_]
set_load -pin_load 4.0 [get_ports desOut_42_]
set_load -pin_load 4.0 [get_ports desOut_41_]
set_load -pin_load 4.0 [get_ports desOut_40_]
set_load -pin_load 4.0 [get_ports desOut_39_]
set_load -pin_load 4.0 [get_ports desOut_38_]
set_load -pin_load 4.0 [get_ports desOut_37_]
set_load -pin_load 4.0 [get_ports desOut_36_]
set_load -pin_load 4.0 [get_ports desOut_35_]
set_load -pin_load 4.0 [get_ports desOut_34_]
set_load -pin_load 4.0 [get_ports desOut_33_]
set_load -pin_load 4.0 [get_ports desOut_32_]
set_load -pin_load 4.0 [get_ports desOut_31_]
set_load -pin_load 4.0 [get_ports desOut_30_]
set_load -pin_load 4.0 [get_ports desOut_29_]
set_load -pin_load 4.0 [get_ports desOut_28_]
set_load -pin_load 4.0 [get_ports desOut_27_]
set_load -pin_load 4.0 [get_ports desOut_26_]
set_load -pin_load 4.0 [get_ports desOut_25_]
set_load -pin_load 4.0 [get_ports desOut_24_]
set_load -pin_load 4.0 [get_ports desOut_23_]
set_load -pin_load 4.0 [get_ports desOut_22_]
set_load -pin_load 4.0 [get_ports desOut_21_]
set_load -pin_load 4.0 [get_ports desOut_20_]
set_load -pin_load 4.0 [get_ports desOut_19_]
set_load -pin_load 4.0 [get_ports desOut_18_]
set_load -pin_load 4.0 [get_ports desOut_17_]
set_load -pin_load 4.0 [get_ports desOut_16_]
set_load -pin_load 4.0 [get_ports desOut_15_]
set_load -pin_load 4.0 [get_ports desOut_14_]
set_load -pin_load 4.0 [get_ports desOut_13_]
set_load -pin_load 4.0 [get_ports desOut_12_]
set_load -pin_load 4.0 [get_ports desOut_11_]
set_load -pin_load 4.0 [get_ports desOut_10_]
set_load -pin_load 4.0 [get_ports desOut_9_]
set_load -pin_load 4.0 [get_ports desOut_8_]
set_load -pin_load 4.0 [get_ports desOut_7_]
set_load -pin_load 4.0 [get_ports desOut_6_]
set_load -pin_load 4.0 [get_ports desOut_5_]
set_load -pin_load 4.0 [get_ports desOut_4_]
set_load -pin_load 4.0 [get_ports desOut_3_]
set_load -pin_load 4.0 [get_ports desOut_2_]
set_load -pin_load 4.0 [get_ports desOut_1_]
set_load -pin_load 4.0 [get_ports desOut_0_]
set_load -pin_load 4.0 [get_ports g190282_u1_o]
set_load -pin_load 4.0 [get_ports g221045_u1_o]
set_load -pin_load 4.0 [get_ports g221053_u1_o]
set_load -pin_load 4.0 [get_ports g253453_u1_o]
set_load -pin_load 4.0 [get_ports g190285_u0_o]
set_load -pin_load 4.0 [get_ports g190280_u0_o]
set_load -pin_load 4.0 [get_ports g190272_u0_o]
set_load -pin_load 4.0 [get_ports g190284_u0_o]
set_load -pin_load 4.0 [get_ports g190273_u0_o]
set_load -pin_load 4.0 [get_ports g190268_u0_o]
set_load -pin_load 4.0 [get_ports g190265_u0_o]
set_load -pin_load 4.0 [get_ports g190259_u0_o]
set_load -pin_load 4.0 [get_ports g190286_u0_o]
set_load -pin_load 4.0 [get_ports g190288_u0_o]
set_load -pin_load 4.0 [get_ports g190277_u0_o]
set_load -pin_load 4.0 [get_ports g190298_u0_o]
set_load -pin_load 4.0 [get_ports g190293_u0_o]
set_load -pin_load 4.0 [get_ports g190297_u0_o]
set_load -pin_load 4.0 [get_ports g190309_u0_o]
set_load -pin_load 4.0 [get_ports g190281_u0_o]
set_load -pin_load 4.0 [get_ports g190317_u0_o]
set_load -pin_load 4.0 [get_ports g190320_u0_o]
set_load -pin_load 4.0 [get_ports g190292_u0_o]
set_load -pin_load 4.0 [get_ports g221049_u0_o]
set_load -pin_load 4.0 [get_ports g221030_u0_o]
set_load -pin_load 4.0 [get_ports g221046_u0_o]
set_load -pin_load 4.0 [get_ports g221066_u0_o]
set_load -pin_load 4.0 [get_ports g221080_u0_o]
set_load -pin_load 4.0 [get_ports g221135_u0_o]
set_load -pin_load 4.0 [get_ports g221043_u0_o]
set_load -pin_load 4.0 [get_ports g221050_u0_o]
set_load -pin_load 4.0 [get_ports g221076_u0_o]
set_load -pin_load 4.0 [get_ports g221087_u0_o]
set_load -pin_load 4.0 [get_ports g221183_u0_o]
set_load -pin_load 4.0 [get_ports g221140_u0_o]
set_load -pin_load 4.0 [get_ports g221177_u0_o]
set_load -pin_load 4.0 [get_ports g221065_u0_o]
set_load -pin_load 4.0 [get_ports g221117_u0_o]
set_load -pin_load 4.0 [get_ports g253482_u0_o]
set_load -pin_load 4.0 [get_ports g253503_u0_o]
set_load -pin_load 4.0 [get_ports g253507_u0_o]
set_load -pin_load 4.0 [get_ports g253512_u0_o]
set_load -pin_load 4.0 [get_ports g253454_u0_o]
set_load -pin_load 4.0 [get_ports g253466_u0_o]
set_load -pin_load 4.0 [get_ports g253492_u0_o]
set_load -pin_load 4.0 [get_ports g253494_u0_o]
set_load -pin_load 4.0 [get_ports g253429_u0_o]
set_load -pin_load 4.0 [get_ports g253526_u0_o]
set_load -pin_load 4.0 [get_ports g190299_u0_o]
set_load -pin_load 4.0 [get_ports g190304_u0_o]
set_load -pin_load 4.0 [get_ports g221093_u0_o]
set_load -pin_load 4.0 [get_ports g221044_u0_o]
set_load -pin_load 4.0 [get_ports g253452_u0_o]
set_load -pin_load 4.0 [get_ports g253543_u0_o]
set_load -pin_load 4.0 [get_ports g221146_u0_o]
set_load -pin_load 4.0 [get_ports g190264_u0_o]
set_load -pin_load 4.0 [get_ports g190276_u0_o]
set_load -pin_load 4.0 [get_ports g190258_u0_o]
set_load -pin_load 4.0 [get_ports g220989_u0_o]
set_load -pin_load 4.0 [get_ports g253423_u0_o]
set_load -pin_load 4.0 [get_ports g190271_u0_o]
set_load -pin_load 4.0 [get_ports g190283_u0_o]
set_load -pin_load 4.0 [get_ports g221036_u0_o]
set_load -pin_load 4.0 [get_ports g221064_u0_o]
set_load -pin_load 4.0 [get_ports g253463_u0_o]
set_load -pin_load 4.0 [get_ports g253493_u0_o]
set_load -pin_load 4.0 [get_ports g190305_u0_o]
set_load -pin_load 4.0 [get_ports g221041_u0_o]
set_load -pin_load 4.0 [get_ports g221089_u0_o]
set_load -pin_load 4.0 [get_ports g221094_u0_o]
set_load -pin_load 4.0 [get_ports g253486_u0_o]
set_load -pin_load 4.0 [get_ports g253443_u0_o]
set_load -pin_load 4.0 [get_ports g253544_u0_o]
set_load -pin_load 4.0 [get_ports g190266_u0_o]
set_load -pin_load 4.0 [get_ports g190278_u0_o]
set_load -pin_load 4.0 [get_ports g253488_u0_o]
