// Seed: 9451478
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri0 id_3
);
  assign id_2 = 1;
  wire id_5;
  id_6(
      .id_0(1 ^ id_3),
      .sum(1),
      .id_1((1) == 1),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_2),
      .id_5(id_3),
      .id_6(id_3)
  );
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_8 = 32'd46,
    parameter id_9 = 32'd39
) (
    input uwire id_0,
    output tri id_1,
    output tri id_2,
    input wire id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri0 id_6
);
  defparam id_8.id_9 = 1; module_0(
      id_3, id_3, id_1, id_0
  );
endmodule
