 
interface MyRAMUser{
	clock clk;
	out reg<clk>{
		u8 result;
	}
}

unit MyRAMUser{
	reg<clk>{
		u8 counter = 0;
	}
	
	RAM <clk> u8 pamet[16];
	
	on_clock main<clk>{
		counter = (- counter) + 3;
		result = pamet.data;
		
		
		pamet.setAddr(counter[0,4]);
		pamet.write(counter);
		
		counter = counter - 2;
		
	}
	
}

testbench tb_MyRAMUser<MyRAMUser>{
}
