<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RegScavenger Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1RegScavenger-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::RegScavenger Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="RegisterScavenging_8h_source.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:acd9793ceec475b244641f3ed7294d3d0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#acd9793ceec475b244641f3ed7294d3d0">RegScavenger</a> ()=default</td></tr>
<tr class="separator:acd9793ceec475b244641f3ed7294d3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1af6e587ae8846628561570b54e2ee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">enterBasicBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)</td></tr>
<tr class="memdesc:a4f1af6e587ae8846628561570b54e2ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start tracking liveness from the begin of basic block <code>MBB</code>.  <a href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">More...</a><br /></td></tr>
<tr class="separator:a4f1af6e587ae8846628561570b54e2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14812153b6cf8c1cb26c3de8b96ba91c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">enterBasicBlockEnd</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)</td></tr>
<tr class="memdesc:a14812153b6cf8c1cb26c3de8b96ba91c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start tracking liveness from the end of basic block <code>MBB</code>.  <a href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">More...</a><br /></td></tr>
<tr class="separator:a14812153b6cf8c1cb26c3de8b96ba91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe23dbb6421b62ff369b85cd8436d483"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">forward</a> ()</td></tr>
<tr class="memdesc:afe23dbb6421b62ff369b85cd8436d483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move the internal MBB iterator and update register states.  <a href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">More...</a><br /></td></tr>
<tr class="separator:afe23dbb6421b62ff369b85cd8436d483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2274acea772dd09fc952ed400fde3d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a6f2274acea772dd09fc952ed400fde3d">forward</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</td></tr>
<tr class="memdesc:a6f2274acea772dd09fc952ed400fde3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move the internal MBB iterator and update register states until it has processed the specific iterator.  <a href="classllvm_1_1RegScavenger.html#a6f2274acea772dd09fc952ed400fde3d">More...</a><br /></td></tr>
<tr class="separator:a6f2274acea772dd09fc952ed400fde3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6446f0c0d972c19ec550752e7b8cf4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a3b6446f0c0d972c19ec550752e7b8cf4">unprocess</a> ()</td></tr>
<tr class="memdesc:a3b6446f0c0d972c19ec550752e7b8cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert the behavior of <a class="el" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483" title="Move the internal MBB iterator and update register states.">forward()</a> on the current instruction (undo the changes to the available registers made by <a class="el" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483" title="Move the internal MBB iterator and update register states.">forward()</a>).  <a href="classllvm_1_1RegScavenger.html#a3b6446f0c0d972c19ec550752e7b8cf4">More...</a><br /></td></tr>
<tr class="separator:a3b6446f0c0d972c19ec550752e7b8cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a21206f055ef6bd97dd09430176d161"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a8a21206f055ef6bd97dd09430176d161">unprocess</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</td></tr>
<tr class="memdesc:a8a21206f055ef6bd97dd09430176d161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unprocess instructions until you reach the provided iterator.  <a href="classllvm_1_1RegScavenger.html#a8a21206f055ef6bd97dd09430176d161">More...</a><br /></td></tr>
<tr class="separator:a8a21206f055ef6bd97dd09430176d161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a44764b1c5681c8fb057f13b3f30047"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047">backward</a> ()</td></tr>
<tr class="memdesc:a4a44764b1c5681c8fb057f13b3f30047"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update internal register state and move MBB iterator backwards.  <a href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047">More...</a><br /></td></tr>
<tr class="separator:a4a44764b1c5681c8fb057f13b3f30047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141a7cc4eaf09030c0f17b68f7445ffc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a141a7cc4eaf09030c0f17b68f7445ffc">backward</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</td></tr>
<tr class="memdesc:a141a7cc4eaf09030c0f17b68f7445ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call <a class="el" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047" title="Update internal register state and move MBB iterator backwards.">backward()</a> as long as the internal iterator does not point to <code>I</code>.  <a href="classllvm_1_1RegScavenger.html#a141a7cc4eaf09030c0f17b68f7445ffc">More...</a><br /></td></tr>
<tr class="separator:a141a7cc4eaf09030c0f17b68f7445ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6009b68a4bb84dfeaad9d3afb28c39e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a6009b68a4bb84dfeaad9d3afb28c39e8">skipTo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</td></tr>
<tr class="memdesc:a6009b68a4bb84dfeaad9d3afb28c39e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move the internal MBB iterator but do not update register states.  <a href="classllvm_1_1RegScavenger.html#a6009b68a4bb84dfeaad9d3afb28c39e8">More...</a><br /></td></tr>
<tr class="separator:a6009b68a4bb84dfeaad9d3afb28c39e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db0565cf4fb8c8399a6141cf71b4a41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a4db0565cf4fb8c8399a6141cf71b4a41">getCurrentPosition</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4db0565cf4fb8c8399a6141cf71b4a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14b358e6eca6448952c15904b8600ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#ae14b358e6eca6448952c15904b8600ab">isRegUsed</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classbool.html">bool</a> includeReserved=<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae14b358e6eca6448952c15904b8600ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if a specific register is currently used.  <a href="classllvm_1_1RegScavenger.html#ae14b358e6eca6448952c15904b8600ab">More...</a><br /></td></tr>
<tr class="separator:ae14b358e6eca6448952c15904b8600ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf92711851d9d2abd2ef7f6c1b68bf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">getRegsAvailable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:afaf92711851d9d2abd2ef7f6c1b68bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return all available registers in the register class in Mask.  <a href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">More...</a><br /></td></tr>
<tr class="separator:afaf92711851d9d2abd2ef7f6c1b68bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1584099ea61a3dcfb94cf871f8eefb82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a1584099ea61a3dcfb94cf871f8eefb82">FindUnusedReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1584099ea61a3dcfb94cf871f8eefb82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find an unused register of the specified register class.  <a href="classllvm_1_1RegScavenger.html#a1584099ea61a3dcfb94cf871f8eefb82">More...</a><br /></td></tr>
<tr class="separator:a1584099ea61a3dcfb94cf871f8eefb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecaae26e25f7f952810d98e50264b5fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#aecaae26e25f7f952810d98e50264b5fb">addScavengingFrameIndex</a> (int FI)</td></tr>
<tr class="memdesc:aecaae26e25f7f952810d98e50264b5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a scavenging frame index.  <a href="classllvm_1_1RegScavenger.html#aecaae26e25f7f952810d98e50264b5fb">More...</a><br /></td></tr>
<tr class="separator:aecaae26e25f7f952810d98e50264b5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a0ed0e83e8058a1594c9bb6e9678cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a82a0ed0e83e8058a1594c9bb6e9678cc">isScavengingFrameIndex</a> (int FI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a82a0ed0e83e8058a1594c9bb6e9678cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Query whether a frame index is a scavenging frame index.  <a href="classllvm_1_1RegScavenger.html#a82a0ed0e83e8058a1594c9bb6e9678cc">More...</a><br /></td></tr>
<tr class="separator:a82a0ed0e83e8058a1594c9bb6e9678cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826f99fb1aca624d8a7d61d511c3960b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a826f99fb1aca624d8a7d61d511c3960b">getScavengingFrameIndices</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a826f99fb1aca624d8a7d61d511c3960b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an array of scavenging frame indices.  <a href="classllvm_1_1RegScavenger.html#a826f99fb1aca624d8a7d61d511c3960b">More...</a><br /></td></tr>
<tr class="separator:a826f99fb1aca624d8a7d61d511c3960b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a8b82baf7480a66fb9d771fb60d3b75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a4a8b82baf7480a66fb9d771fb60d3b75">scavengeRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, int SPAdj, <a class="el" href="classbool.html">bool</a> AllowSpill=<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td></tr>
<tr class="memdesc:a4a8b82baf7480a66fb9d771fb60d3b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make a register of the specific register class available and do the appropriate bookkeeping.  <a href="classllvm_1_1RegScavenger.html#a4a8b82baf7480a66fb9d771fb60d3b75">More...</a><br /></td></tr>
<tr class="separator:a4a8b82baf7480a66fb9d771fb60d3b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7342d93f57c47f8e888c1477002346b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a7342d93f57c47f8e888c1477002346b7">scavengeRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass, int SPAdj, <a class="el" href="classbool.html">bool</a> AllowSpill=<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td></tr>
<tr class="separator:a7342d93f57c47f8e888c1477002346b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08abe67c6b755586f9cb53997e395d9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a08abe67c6b755586f9cb53997e395d9e">scavengeRegisterBackwards</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> To, <a class="el" href="classbool.html">bool</a> RestoreAfter, int SPAdj, <a class="el" href="classbool.html">bool</a> AllowSpill=<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td></tr>
<tr class="memdesc:a08abe67c6b755586f9cb53997e395d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make a register of the specific register class available from the current position backwards to the place before <code>To</code>.  <a href="classllvm_1_1RegScavenger.html#a08abe67c6b755586f9cb53997e395d9e">More...</a><br /></td></tr>
<tr class="separator:a08abe67c6b755586f9cb53997e395d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3973ecb0c007acc37c1c2f90882fae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a4b3973ecb0c007acc37c1c2f90882fae">setRegUsed</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask=<a class="el" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>())</td></tr>
<tr class="memdesc:a4b3973ecb0c007acc37c1c2f90882fae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the scavenger a register is used.  <a href="classllvm_1_1RegScavenger.html#a4b3973ecb0c007acc37c1c2f90882fae">More...</a><br /></td></tr>
<tr class="separator:a4b3973ecb0c007acc37c1c2f90882fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00034">34</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="acd9793ceec475b244641f3ed7294d3d0" name="acd9793ceec475b244641f3ed7294d3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd9793ceec475b244641f3ed7294d3d0">&#9670;&nbsp;</a></span>RegScavenger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegScavenger.html">llvm::RegScavenger::RegScavenger</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aecaae26e25f7f952810d98e50264b5fb" name="aecaae26e25f7f952810d98e50264b5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecaae26e25f7f952810d98e50264b5fb">&#9670;&nbsp;</a></span>addScavengingFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::addScavengingFrameIndex </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add a scavenging frame index. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00132">132</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l02075">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02044">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01602">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01929">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00861">llvm::MipsSEFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00435">llvm::ARCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00356">llvm::RISCVFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00284">llvm::SystemZFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00945">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, and <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00573">llvm::XCoreFrameLowering::processFunctionBeforeFrameFinalized()</a>.</p>

</div>
</div>
<a id="a4a44764b1c5681c8fb057f13b3f30047" name="a4a44764b1c5681c8fb057f13b3f30047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a44764b1c5681c8fb057f13b3f30047">&#9670;&nbsp;</a></span>backward() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::backward </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update internal register state and move MBB iterator backwards. </p>
<p >Contrary to <a class="el" href="classllvm_1_1RegScavenger.html#a3b6446f0c0d972c19ec550752e7b8cf4" title="Invert the behavior of forward() on the current instruction (undo the changes to the available regist...">unprocess()</a> this method gives precise results even in the absence of kill flags. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">260</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, and <a class="el" href="LiveRegUnits_8cpp_source.html#l00044">llvm::LiveRegUnits::stepBackward()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8h_source.html#l00107">backward()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02184">llvm::AArch64FrameLowering::processFunctionBeforeFrameFinalized()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00677">scavengeFrameVirtualRegsInBlock()</a>.</p>

</div>
</div>
<a id="a141a7cc4eaf09030c0f17b68f7445ffc" name="a141a7cc4eaf09030c0f17b68f7445ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a141a7cc4eaf09030c0f17b68f7445ffc">&#9670;&nbsp;</a></span>backward() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::backward </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Call <a class="el" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047" title="Update internal register state and move MBB iterator backwards.">backward()</a> as long as the internal iterator does not point to <code>I</code>. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00107">107</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">backward()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="a4f1af6e587ae8846628561570b54e2ee" name="a4f1af6e587ae8846628561570b54e2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f1af6e587ae8846628561570b54e2ee">&#9670;&nbsp;</a></span>enterBasicBlock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::enterBasicBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start tracking liveness from the begin of basic block <code>MBB</code>. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00083">83</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8cpp_source.html#l00143">llvm::LiveRegUnits::addLiveIns()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01222">llvm::SIInstrInfo::calculateLDSSpillAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, and <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00324">llvm::Mips16InstrInfo::loadImmediate()</a>.</p>

</div>
</div>
<a id="a14812153b6cf8c1cb26c3de8b96ba91c" name="a14812153b6cf8c1cb26c3de8b96ba91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14812153b6cf8c1cb26c3de8b96ba91c">&#9670;&nbsp;</a></span>enterBasicBlockEnd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::enterBasicBlockEnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start tracking liveness from the end of basic block <code>MBB</code>. </p>
<p ><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> <a class="el" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047" title="Update internal register state and move MBB iterator backwards.">backward()</a> to move towards the beginning of the block. This is preferred to <a class="el" href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee" title="Start tracking liveness from the begin of basic block MBB.">enterBasicBlock()</a> and <a class="el" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483" title="Move the internal MBB iterator and update register states.">forward()</a> because it does not depend on the presence of kill flags. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00088">88</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8cpp_source.html#l00126">llvm::LiveRegUnits::addLiveOuts()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01698">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00351">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02184">llvm::AArch64FrameLowering::processFunctionBeforeFrameFinalized()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00677">scavengeFrameVirtualRegsInBlock()</a>.</p>

</div>
</div>
<a id="a1584099ea61a3dcfb94cf871f8eefb82" name="a1584099ea61a3dcfb94cf871f8eefb82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1584099ea61a3dcfb94cf871f8eefb82">&#9670;&nbsp;</a></span>FindUnusedReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RegScavenger::FindUnusedReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find an unused register of the specified register class. </p>
<p >Return 0 if none is found. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00287">287</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00281">isRegUsed()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="LanaiRegisterInfo_8cpp_source.html#l00136">llvm::LanaiRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02184">llvm::AArch64FrameLowering::processFunctionBeforeFrameFinalized()</a>, and <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">ReplaceFrameIndex()</a>.</p>

</div>
</div>
<a id="afe23dbb6421b62ff369b85cd8436d483" name="afe23dbb6421b62ff369b85cd8436d483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe23dbb6421b62ff369b85cd8436d483">&#9670;&nbsp;</a></span>forward() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::forward </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Move the internal MBB iterator and update register states. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00175">175</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00281">isRegUsed()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00214">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, and <a class="el" href="MachineVerifier_8cpp_source.html#l00328">llvm::MachineFunction::verify()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="RegisterScavenging_8h_source.html#l00087">forward()</a>, and <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00324">llvm::Mips16InstrInfo::loadImmediate()</a>.</p>

</div>
</div>
<a id="a6f2274acea772dd09fc952ed400fde3d" name="a6f2274acea772dd09fc952ed400fde3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2274acea772dd09fc952ed400fde3d">&#9670;&nbsp;</a></span>forward() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::forward </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Move the internal MBB iterator and update register states until it has processed the specific iterator. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00087">87</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00175">forward()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="a4db0565cf4fb8c8399a6141cf71b4a41" name="a4db0565cf4fb8c8399a6141cf71b4a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db0565cf4fb8c8399a6141cf71b4a41">&#9670;&nbsp;</a></span>getCurrentPosition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::RegScavenger::getCurrentPosition </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00119">119</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

</div>
</div>
<a id="afaf92711851d9d2abd2ef7f6c1b68bf8" name="afaf92711851d9d2abd2ef7f6c1b68bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf92711851d9d2abd2ef7f6c1b68bf8">&#9670;&nbsp;</a></span>getRegsAvailable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> RegScavenger::getRegsAvailable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return all available registers in the register class in Mask. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00298">298</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00376">llvm::MCRegisterInfo::getNumRegs()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00281">isRegUsed()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00324">llvm::Mips16InstrInfo::loadImmediate()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00534">scavengeRegister()</a>.</p>

</div>
</div>
<a id="a826f99fb1aca624d8a7d61d511c3960b" name="a826f99fb1aca624d8a7d61d511c3960b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826f99fb1aca624d8a7d61d511c3960b">&#9670;&nbsp;</a></span>getScavengingFrameIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::getScavengingFrameIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>A</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get an array of scavenging frame indices. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00147">147</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="ae14b358e6eca6448952c15904b8600ab" name="ae14b358e6eca6448952c15904b8600ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14b358e6eca6448952c15904b8600ab">&#9670;&nbsp;</a></span>isRegUsed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RegScavenger::isRegUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>includeReserved</em> = <code><a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return if a specific register is currently used. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00281">281</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00117">llvm::LiveRegUnits::available()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00287">FindUnusedReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00175">forward()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00298">getRegsAvailable()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00534">scavengeRegister()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="a82a0ed0e83e8058a1594c9bb6e9678cc" name="a82a0ed0e83e8058a1594c9bb6e9678cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a0ed0e83e8058a1594c9bb6e9678cc">&#9670;&nbsp;</a></span>isScavengingFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RegScavenger::isScavengingFrameIndex </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Query whether a frame index is a scavenging frame index. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00137">137</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00436">llvm::AArch64RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00738">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, and <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00449">llvm::ThumbRegisterInfo::eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="a4a8b82baf7480a66fb9d771fb60d3b75" name="a4a8b82baf7480a66fb9d771fb60d3b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8b82baf7480a66fb9d771fb60d3b75">&#9670;&nbsp;</a></span>scavengeRegister() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RegScavenger::scavengeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowSpill</em> = <code><a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Make a register of the specific register class available and do the appropriate bookkeeping. </p>
<p >SPAdj is the stack adjustment due to call frame, it's passed along to eliminateFrameIndex(). Returns the scavenged register. This is deprecated as it depends on the quality of the kill flags being present; <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> <a class="el" href="classllvm_1_1RegScavenger.html#a08abe67c6b755586f9cb53997e395d9e" title="Make a register of the specific register class available from the current position backwards to the p...">scavengeRegisterBackwards()</a> instead!</p>
<p >If <code>AllowSpill</code> is false, fail if a spill is required to make the register available, and return NoRegister. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00534">534</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00180">llvm::BitVector::any()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00217">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00298">getRegsAvailable()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00281">isRegUsed()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00693">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, <a class="el" href="BitVector_8h_source.html#l00438">llvm::BitVector::reset()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01222">llvm::SIInstrInfo::calculateLDSSpillAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="LanaiRegisterInfo_8cpp_source.html#l00136">llvm::LanaiRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00092">InsertFPConstInst()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00161">InsertSPConstInst()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">ReplaceFrameIndex()</a>, and <a class="el" href="RegisterScavenging_8h_source.html#l00166">scavengeRegister()</a>.</p>

</div>
</div>
<a id="a7342d93f57c47f8e888c1477002346b7" name="a7342d93f57c47f8e888c1477002346b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7342d93f57c47f8e888c1477002346b7">&#9670;&nbsp;</a></span>scavengeRegister() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegScavenger::scavengeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RegClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowSpill</em> = <code><a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00166">166</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterScavenging_8cpp_source.html#l00534">scavengeRegister()</a>.</p>

</div>
</div>
<a id="a08abe67c6b755586f9cb53997e395d9e" name="a08abe67c6b755586f9cb53997e395d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08abe67c6b755586f9cb53997e395d9e">&#9670;&nbsp;</a></span>scavengeRegisterBackwards()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RegScavenger::scavengeRegisterBackwards </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>To</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>RestoreAfter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowSpill</em> = <code><a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Make a register of the specific register class available from the current position backwards to the place before <code>To</code>. </p>
<p >If <code>RestoreAfter</code> is true this includes the instruction following the current position. SPAdj is the stack adjustment due to call frame, it's passed along to eliminateFrameIndex(). Returns the scavenged register.</p>
<p >If <code>AllowSpill</code> is false, fail if a spill is required to make the register available, and return NoRegister. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00579">579</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00378">findSurvivorBackwards()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00187">llvm::TargetRegisterClass::getRawAllocationOrder()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00103">llvm::LiveRegUnits::removeReg()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01698">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00351">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00623">scavengeVReg()</a>.</p>

</div>
</div>
<a id="a4b3973ecb0c007acc37c1c2f90882fae" name="a4b3973ecb0c007acc37c1c2f90882fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b3973ecb0c007acc37c1c2f90882fae">&#9670;&nbsp;</a></span>setRegUsed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::setRegUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td>
          <td class="paramname"><em>LaneMask</em> = <code><a class="el" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tell the scavenger a register is used. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00052">52</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00094">llvm::LiveRegUnits::addRegMasked()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00092">InsertFPConstInst()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01698">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00351">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00161">InsertSPConstInst()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">ReplaceFrameIndex()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00677">scavengeFrameVirtualRegsInBlock()</a>.</p>

</div>
</div>
<a id="a6009b68a4bb84dfeaad9d3afb28c39e8" name="a6009b68a4bb84dfeaad9d3afb28c39e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6009b68a4bb84dfeaad9d3afb28c39e8">&#9670;&nbsp;</a></span>skipTo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::skipTo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Move the internal MBB iterator but do not update register states. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00113">113</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="a3b6446f0c0d972c19ec550752e7b8cf4" name="a3b6446f0c0d972c19ec550752e7b8cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6446f0c0d972c19ec550752e7b8cf4">&#9670;&nbsp;</a></span>unprocess() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::unprocess </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invert the behavior of <a class="el" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483" title="Move the internal MBB iterator and update register states.">forward()</a> on the current instruction (undo the changes to the available registers made by <a class="el" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483" title="Move the internal MBB iterator and update register states.">forward()</a>). </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00156">156</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8h_source.html#l00097">unprocess()</a>.</p>

</div>
</div>
<a id="a8a21206f055ef6bd97dd09430176d161" name="a8a21206f055ef6bd97dd09430176d161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a21206f055ef6bd97dd09430176d161">&#9670;&nbsp;</a></span>unprocess() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::unprocess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Unprocess instructions until you reach the provided iterator. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00097">97</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00156">unprocess()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a></li>
<li>lib/CodeGen/<a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:27:54 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
