<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="/home/raph/zed-design/opencv/opencv.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="354b9f76df744ed4ac79b3254a4cfd32"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../XAPP1167_2014.4/hardware/vivado/srcs/ip"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/opencv.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/opencv.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zed"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/system_top/system_top.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_clk_wiz_1_6/system_top_clk_wiz_1_6.xci">
          <Proxy FileSetName="system_top_clk_wiz_1_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_axi_vdma_2_1/system_top_axi_vdma_2_1.xci">
          <Proxy FileSetName="system_top_axi_vdma_2_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_xlconcat_1_1/system_top_xlconcat_1_1.xci">
          <Proxy FileSetName="system_top_xlconcat_1_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_axis_register_slice_0_1/system_top_axis_register_slice_0_1.xci">
          <Proxy FileSetName="system_top_axis_register_slice_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_axis_register_slice_1_1/system_top_axis_register_slice_1_1.xci">
          <Proxy FileSetName="system_top_axis_register_slice_1_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_image_filter_1_1/system_top_image_filter_1_1.xci">
          <Proxy FileSetName="system_top_image_filter_1_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_axi_perf_mon_1_9/system_top_axi_perf_mon_1_9.xci">
          <Proxy FileSetName="system_top_axi_perf_mon_1_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="hw_handoff/system_top_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_m00_data_fifo_18/system_top_m00_data_fifo_18.xci">
          <Proxy FileSetName="system_top_m00_data_fifo_18"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="hdl/system_top.hwdef"/>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_xbar_27/system_top_xbar_27.xci">
          <Proxy FileSetName="system_top_xbar_27"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_proc_sys_reset_1_1/system_top_proc_sys_reset_1_1.xci">
          <Proxy FileSetName="system_top_proc_sys_reset_1_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_xbar_28/system_top_xbar_28.xci">
          <Proxy FileSetName="system_top_xbar_28"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_processing_system7_1_1/system_top_processing_system7_1_1.xci">
          <Proxy FileSetName="system_top_processing_system7_1_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_axi_interconnect_gp0_9/system_top_axi_interconnect_gp0_9.xci"/>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_xbar_29/system_top_xbar_29.xci">
          <Proxy FileSetName="system_top_xbar_29"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_axi_interconnect_hp2_9/system_top_axi_interconnect_hp2_9.xci"/>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_axi_interconnect_hp0_9/system_top_axi_interconnect_hp0_9.xci"/>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="hw_handoff/system_top.hwh"/>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_m06_regslice_9/system_top_m06_regslice_9.xci">
          <Proxy FileSetName="system_top_m06_regslice_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_m00_regslice_18/system_top_m00_regslice_18.xci">
          <Proxy FileSetName="system_top_m00_regslice_18"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_s00_regslice_19/system_top_s00_regslice_19.xci">
          <Proxy FileSetName="system_top_s00_regslice_19"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_s00_regslice_18/system_top_s00_regslice_18.xci">
          <Proxy FileSetName="system_top_s00_regslice_18"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="system_top_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="hdl/system_top.vhd"/>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_us_df_3/system_top_auto_us_df_3.xci">
          <Proxy FileSetName="system_top_auto_us_df_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_us_df_2/system_top_auto_us_df_2.xci">
          <Proxy FileSetName="system_top_auto_us_df_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_pc_5/system_top_auto_pc_5.xci">
          <Proxy FileSetName="system_top_auto_pc_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_s01_regslice_18/system_top_s01_regslice_18.xci">
          <Proxy FileSetName="system_top_s01_regslice_18"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_s01_regslice_19/system_top_s01_regslice_19.xci">
          <Proxy FileSetName="system_top_s01_regslice_19"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_m00_data_fifo_19/system_top_m00_data_fifo_19.xci">
          <Proxy FileSetName="system_top_m00_data_fifo_19"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_us_df_1/system_top_auto_us_df_1.xci">
          <Proxy FileSetName="system_top_auto_us_df_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_us_df_0/system_top_auto_us_df_0.xci">
          <Proxy FileSetName="system_top_auto_us_df_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_pc_4/system_top_auto_pc_4.xci">
          <Proxy FileSetName="system_top_auto_pc_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_pc_3/system_top_auto_pc_3.xci">
          <Proxy FileSetName="system_top_auto_pc_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_pc_2/system_top_auto_pc_2.xci">
          <Proxy FileSetName="system_top_auto_pc_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_cc_0/system_top_auto_cc_0.xci">
          <Proxy FileSetName="system_top_auto_cc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_pc_1/system_top_auto_pc_1.xci">
          <Proxy FileSetName="system_top_auto_pc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_auto_pc_0/system_top_auto_pc_0.xci">
          <Proxy FileSetName="system_top_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system_top.bd" FileRelPathName="ip/system_top_m00_regslice_19/system_top_m00_regslice_19.xci">
          <Proxy FileSetName="system_top_m00_regslice_19"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system_top/hdl/system_top_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="system_top_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="system_top_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_clk_wiz_1_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_clk_wiz_1_6">
      <Config>
        <Option Name="TopModule" Val="system_top_clk_wiz_1_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_axi_vdma_2_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_axi_vdma_2_1">
      <Config>
        <Option Name="TopModule" Val="system_top_axi_vdma_2_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_xlconcat_1_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_xlconcat_1_1">
      <Config>
        <Option Name="TopModule" Val="system_top_xlconcat_1_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_axis_register_slice_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_axis_register_slice_0_1">
      <Config>
        <Option Name="TopModule" Val="system_top_axis_register_slice_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_axis_register_slice_1_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_axis_register_slice_1_1">
      <Config>
        <Option Name="TopModule" Val="system_top_axis_register_slice_1_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_image_filter_1_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_image_filter_1_1">
      <Config>
        <Option Name="TopModule" Val="system_top_image_filter_1_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_axi_perf_mon_1_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_axi_perf_mon_1_9">
      <Config>
        <Option Name="TopModule" Val="system_top_axi_perf_mon_1_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_m00_data_fifo_18" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_m00_data_fifo_18">
      <Config>
        <Option Name="TopModule" Val="system_top_m00_data_fifo_18"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_xbar_27" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_xbar_27">
      <Config>
        <Option Name="TopModule" Val="system_top_xbar_27"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_proc_sys_reset_1_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_proc_sys_reset_1_1">
      <Config>
        <Option Name="TopModule" Val="system_top_proc_sys_reset_1_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_xbar_28" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_xbar_28">
      <Config>
        <Option Name="TopModule" Val="system_top_xbar_28"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_processing_system7_1_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_processing_system7_1_1">
      <Config>
        <Option Name="TopModule" Val="system_top_processing_system7_1_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_xbar_29" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_xbar_29">
      <Config>
        <Option Name="TopModule" Val="system_top_xbar_29"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_m06_regslice_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_m06_regslice_9">
      <Config>
        <Option Name="TopModule" Val="system_top_m06_regslice_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_m00_regslice_18" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_m00_regslice_18">
      <Config>
        <Option Name="TopModule" Val="system_top_m00_regslice_18"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_s00_regslice_19" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_s00_regslice_19">
      <Config>
        <Option Name="TopModule" Val="system_top_s00_regslice_19"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_s00_regslice_18" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_s00_regslice_18">
      <Config>
        <Option Name="TopModule" Val="system_top_s00_regslice_18"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_us_df_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_us_df_3">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_us_df_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_us_df_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_us_df_2">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_us_df_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_pc_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_pc_5">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_pc_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_s01_regslice_18" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_s01_regslice_18">
      <Config>
        <Option Name="TopModule" Val="system_top_s01_regslice_18"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_s01_regslice_19" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_s01_regslice_19">
      <Config>
        <Option Name="TopModule" Val="system_top_s01_regslice_19"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_m00_data_fifo_19" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_m00_data_fifo_19">
      <Config>
        <Option Name="TopModule" Val="system_top_m00_data_fifo_19"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_us_df_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_us_df_1">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_us_df_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_us_df_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_us_df_0">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_us_df_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_pc_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_pc_4">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_pc_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_pc_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_pc_3">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_pc_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_pc_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_pc_2">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_pc_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_cc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_cc_0">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_cc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_pc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_pc_1">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_pc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="system_top_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="system_top_m00_regslice_19" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_top_m00_regslice_19">
      <Config>
        <Option Name="TopModule" Val="system_top_m00_regslice_19"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_clk_wiz_1_6_synth_1" Type="Ft3:Synth" SrcSet="system_top_clk_wiz_1_6" Part="xc7z020clg484-1" ConstrsSet="system_top_clk_wiz_1_6" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_clk_wiz_1_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_axi_vdma_2_1_synth_1" Type="Ft3:Synth" SrcSet="system_top_axi_vdma_2_1" Part="xc7z020clg484-1" ConstrsSet="system_top_axi_vdma_2_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_axi_vdma_2_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_xlconcat_1_1_synth_1" Type="Ft3:Synth" SrcSet="system_top_xlconcat_1_1" Part="xc7z020clg484-1" ConstrsSet="system_top_xlconcat_1_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_xlconcat_1_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_axis_register_slice_0_1_synth_1" Type="Ft3:Synth" SrcSet="system_top_axis_register_slice_0_1" Part="xc7z020clg484-1" ConstrsSet="system_top_axis_register_slice_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_axis_register_slice_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_axis_register_slice_1_1_synth_1" Type="Ft3:Synth" SrcSet="system_top_axis_register_slice_1_1" Part="xc7z020clg484-1" ConstrsSet="system_top_axis_register_slice_1_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_axis_register_slice_1_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_image_filter_1_1_synth_1" Type="Ft3:Synth" SrcSet="system_top_image_filter_1_1" Part="xc7z020clg484-1" ConstrsSet="system_top_image_filter_1_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_image_filter_1_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_axi_perf_mon_1_9_synth_1" Type="Ft3:Synth" SrcSet="system_top_axi_perf_mon_1_9" Part="xc7z020clg484-1" ConstrsSet="system_top_axi_perf_mon_1_9" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_axi_perf_mon_1_9_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_m00_data_fifo_18_synth_1" Type="Ft3:Synth" SrcSet="system_top_m00_data_fifo_18" Part="xc7z020clg484-1" ConstrsSet="system_top_m00_data_fifo_18" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_m00_data_fifo_18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_xbar_27_synth_1" Type="Ft3:Synth" SrcSet="system_top_xbar_27" Part="xc7z020clg484-1" ConstrsSet="system_top_xbar_27" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_xbar_27_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_proc_sys_reset_1_1_synth_1" Type="Ft3:Synth" SrcSet="system_top_proc_sys_reset_1_1" Part="xc7z020clg484-1" ConstrsSet="system_top_proc_sys_reset_1_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_proc_sys_reset_1_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_xbar_28_synth_1" Type="Ft3:Synth" SrcSet="system_top_xbar_28" Part="xc7z020clg484-1" ConstrsSet="system_top_xbar_28" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_xbar_28_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_processing_system7_1_1_synth_1" Type="Ft3:Synth" SrcSet="system_top_processing_system7_1_1" Part="xc7z020clg484-1" ConstrsSet="system_top_processing_system7_1_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_processing_system7_1_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_xbar_29_synth_1" Type="Ft3:Synth" SrcSet="system_top_xbar_29" Part="xc7z020clg484-1" ConstrsSet="system_top_xbar_29" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_xbar_29_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_m06_regslice_9_synth_1" Type="Ft3:Synth" SrcSet="system_top_m06_regslice_9" Part="xc7z020clg484-1" ConstrsSet="system_top_m06_regslice_9" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_m06_regslice_9_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_m00_regslice_18_synth_1" Type="Ft3:Synth" SrcSet="system_top_m00_regslice_18" Part="xc7z020clg484-1" ConstrsSet="system_top_m00_regslice_18" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_m00_regslice_18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_s00_regslice_19_synth_1" Type="Ft3:Synth" SrcSet="system_top_s00_regslice_19" Part="xc7z020clg484-1" ConstrsSet="system_top_s00_regslice_19" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_s00_regslice_19_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_s00_regslice_18_synth_1" Type="Ft3:Synth" SrcSet="system_top_s00_regslice_18" Part="xc7z020clg484-1" ConstrsSet="system_top_s00_regslice_18" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_s00_regslice_18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_us_df_3_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_us_df_3" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_us_df_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_us_df_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_us_df_2_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_us_df_2" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_us_df_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_us_df_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_5_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_pc_5" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_5" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_pc_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_s01_regslice_18_synth_1" Type="Ft3:Synth" SrcSet="system_top_s01_regslice_18" Part="xc7z020clg484-1" ConstrsSet="system_top_s01_regslice_18" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_s01_regslice_18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_s01_regslice_19_synth_1" Type="Ft3:Synth" SrcSet="system_top_s01_regslice_19" Part="xc7z020clg484-1" ConstrsSet="system_top_s01_regslice_19" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_s01_regslice_19_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_m00_data_fifo_19_synth_1" Type="Ft3:Synth" SrcSet="system_top_m00_data_fifo_19" Part="xc7z020clg484-1" ConstrsSet="system_top_m00_data_fifo_19" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_m00_data_fifo_19_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_us_df_1_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_us_df_1" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_us_df_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_us_df_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_us_df_0_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_us_df_0" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_us_df_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_us_df_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_4_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_pc_4" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_4" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_pc_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_3_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_pc_3" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_pc_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_2_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_pc_2" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_pc_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_cc_0_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_cc_0" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_cc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_cc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_1_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_pc_1" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_pc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="system_top_auto_pc_0" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_m00_regslice_19_synth_1" Type="Ft3:Synth" SrcSet="system_top_m00_regslice_19" Part="xc7z020clg484-1" ConstrsSet="system_top_m00_regslice_19" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/system_top_m00_regslice_19_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_clk_wiz_1_6_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_clk_wiz_1_6" Description="Default settings for Implementation." SynthRun="system_top_clk_wiz_1_6_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_axi_vdma_2_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_axi_vdma_2_1" Description="Default settings for Implementation." SynthRun="system_top_axi_vdma_2_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_xlconcat_1_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_xlconcat_1_1" Description="Default settings for Implementation." SynthRun="system_top_xlconcat_1_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_axis_register_slice_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_axis_register_slice_0_1" Description="Default settings for Implementation." SynthRun="system_top_axis_register_slice_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_axis_register_slice_1_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_axis_register_slice_1_1" Description="Default settings for Implementation." SynthRun="system_top_axis_register_slice_1_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_image_filter_1_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_image_filter_1_1" Description="Default settings for Implementation." SynthRun="system_top_image_filter_1_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_axi_perf_mon_1_9_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_axi_perf_mon_1_9" Description="Default settings for Implementation." SynthRun="system_top_axi_perf_mon_1_9_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_m00_data_fifo_18_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_m00_data_fifo_18" Description="Default settings for Implementation." SynthRun="system_top_m00_data_fifo_18_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_xbar_27_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_xbar_27" Description="Default settings for Implementation." SynthRun="system_top_xbar_27_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_proc_sys_reset_1_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_proc_sys_reset_1_1" Description="Default settings for Implementation." SynthRun="system_top_proc_sys_reset_1_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_xbar_28_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_xbar_28" Description="Default settings for Implementation." SynthRun="system_top_xbar_28_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_processing_system7_1_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_processing_system7_1_1" Description="Default settings for Implementation." SynthRun="system_top_processing_system7_1_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_xbar_29_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_xbar_29" Description="Default settings for Implementation." SynthRun="system_top_xbar_29_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_m06_regslice_9_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_m06_regslice_9" Description="Default settings for Implementation." SynthRun="system_top_m06_regslice_9_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_m00_regslice_18_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_m00_regslice_18" Description="Default settings for Implementation." SynthRun="system_top_m00_regslice_18_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_s00_regslice_19_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_s00_regslice_19" Description="Default settings for Implementation." SynthRun="system_top_s00_regslice_19_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_s00_regslice_18_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_s00_regslice_18" Description="Default settings for Implementation." SynthRun="system_top_s00_regslice_18_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_us_df_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_us_df_3" Description="Default settings for Implementation." SynthRun="system_top_auto_us_df_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_us_df_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_us_df_2" Description="Default settings for Implementation." SynthRun="system_top_auto_us_df_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_5_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_5" Description="Default settings for Implementation." SynthRun="system_top_auto_pc_5_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_s01_regslice_18_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_s01_regslice_18" Description="Default settings for Implementation." SynthRun="system_top_s01_regslice_18_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_s01_regslice_19_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_s01_regslice_19" Description="Default settings for Implementation." SynthRun="system_top_s01_regslice_19_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_m00_data_fifo_19_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_m00_data_fifo_19" Description="Default settings for Implementation." SynthRun="system_top_m00_data_fifo_19_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_us_df_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_us_df_1" Description="Default settings for Implementation." SynthRun="system_top_auto_us_df_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_us_df_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_us_df_0" Description="Default settings for Implementation." SynthRun="system_top_auto_us_df_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_4" Description="Default settings for Implementation." SynthRun="system_top_auto_pc_4_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_3" Description="Default settings for Implementation." SynthRun="system_top_auto_pc_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_2" Description="Default settings for Implementation." SynthRun="system_top_auto_pc_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_cc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_cc_0" Description="Default settings for Implementation." SynthRun="system_top_auto_cc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_1" Description="Default settings for Implementation." SynthRun="system_top_auto_pc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_auto_pc_0" Description="Default settings for Implementation." SynthRun="system_top_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="system_top_m00_regslice_19_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="system_top_m00_regslice_19" Description="Default settings for Implementation." SynthRun="system_top_m00_regslice_19_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
