```verilog
always @(posedge clk) begin
  for (int i = 0; i < 8; i++) begin
    q[i] <= d[i];
  end
endmodule
```