
*** Running vivado
    with args -log lab4_2.vds -m64 -mode batch -messageDb vivado.pb -notrace -source lab4_2.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source lab4_2.tcl -notrace
Command: synth_design -top lab4_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -6 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 937.312 ; gain = 154.520 ; free physical = 4962 ; free virtual = 14459
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4_2' [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v:23]
INFO: [Synth 8-638] synthesizing module 'e_fulladder' [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/e_fulladder.v:23]
INFO: [Synth 8-638] synthesizing module 'o_fulladder' [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/o_fulladder.v:23]
INFO: [Synth 8-256] done synthesizing module 'o_fulladder' (1#1) [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/o_fulladder.v:23]
INFO: [Synth 8-256] done synthesizing module 'e_fulladder' (2#1) [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/e_fulladder.v:23]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/multiplexer.v:23]
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (3#1) [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/multiplexer.v:23]
INFO: [Synth 8-638] synthesizing module 'register' [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'register' (4#1) [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/register.v:23]
ERROR: [Synth 8-685] variable 'SUO' should not be used in output port connection [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v:37]
ERROR: [Synth 8-285] failed synthesizing module 'lab4_2' [/home/huchao/Daily-Learning/Verilog/lab4/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 973.594 ; gain = 190.801 ; free physical = 4925 ; free virtual = 14421
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jun  6 22:01:59 2016...
