

================================================================
== Synthesis Summary Report of 'fir_top'
================================================================
+ General Information: 
    * Date:           Wed Oct  8 18:36:59 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        lk_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+------------+-------------+-------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |            |             |             |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |     DSP    |      FF     |     LUT     | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+------------+-------------+-------------+-----+
    |+ fir_top                            |     -|  0.00|        -|          -|         -|        -|     -|        no|  4 (1%)|  297 (135%)|  41503 (39%)|  14002 (26%)|    -|
    | + fir_top_Pipeline_VITIS_LOOP_40_1  |     -|  0.00|      101|  1.010e+03|         -|      101|     -|        no|       -|           -|     17 (~0%)|     77 (~0%)|    -|
    |  o VITIS_LOOP_40_1                  |     -|  7.30|       99|    990.000|         2|        1|    99|       yes|       -|           -|            -|            -|    -|
    | + fir_top_Pipeline_VITIS_LOOP_46_2  |     -|  0.00|        -|          -|         -|        -|     -|        no|       -|  297 (135%)|  33765 (31%)|  12343 (23%)|    -|
    |  o VITIS_LOOP_46_2                  |     -|  7.30|        -|          -|        11|        1|     -|       yes|       -|           -|            -|            -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+------------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | y_1      | 0x10   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_2      | 0x14   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | x_1      | 0x1c   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control | x_2      | 0x20   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control | coef_1   | 0x28   | 32    | W      | Data signal of coef              |                                                                      |
| s_axi_control | coef_2   | 0x2c   | 32    | W      | Data signal of coef              |                                                                      |
| s_axi_control | len      | 0x34   | 32    | W      | Data signal of len               |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | inout     | int*     |
| x        | inout     | int*     |
| coef     | inout     | int*     |
| len      | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| y        | m_axi_gmem    | interface |          | channel=0                        |
| y        | s_axi_control | register  | offset   | name=y_1 offset=0x10 range=32    |
| y        | s_axi_control | register  | offset   | name=y_2 offset=0x14 range=32    |
| x        | m_axi_gmem    | interface |          | channel=0                        |
| x        | s_axi_control | register  | offset   | name=x_1 offset=0x1c range=32    |
| x        | s_axi_control | register  | offset   | name=x_2 offset=0x20 range=32    |
| coef     | m_axi_gmem    | interface |          | channel=0                        |
| coef     | s_axi_control | register  | offset   | name=coef_1 offset=0x28 range=32 |
| coef     | s_axi_control | register  | offset   | name=coef_2 offset=0x2c range=32 |
| len      | s_axi_control | register  |          | name=len offset=0x34 range=32    |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-----------------+----------------------+
| HW Interface | Direction | Length   | Width | Loop            | Loop Location        |
+--------------+-----------+----------+-------+-----------------+----------------------+
| m_axi_gmem   | read      | 99       | 32    | VITIS_LOOP_40_1 | ../src/fir.cpp:40:19 |
| m_axi_gmem   | write     | variable | 32    | VITIS_LOOP_46_2 | ../src/fir.cpp:46:19 |
| m_axi_gmem   | read      | variable | 32    | VITIS_LOOP_46_2 | ../src/fir.cpp:46:19 |
+--------------+-----------+----------+-------+-----------------+----------------------+

* All M_AXI Variable Accesses
+--------------+----------+----------------------+-----------+--------------+----------+-----------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location      | Direction | Burst Status | Length   | Loop            | Loop Location        | Resolution | Problem                                                                                               |
+--------------+----------+----------------------+-----------+--------------+----------+-----------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | coef     | ../src/fir.cpp:43:9  | read      | Widen Fail   |          | VITIS_LOOP_40_1 | ../src/fir.cpp:40:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | coef     | ../src/fir.cpp:43:9  | read      | Inferred     | 99       | VITIS_LOOP_40_1 | ../src/fir.cpp:40:19 |            |                                                                                                       |
| m_axi_gmem   | x        | ../src/fir.cpp:49:11 | read      | Widen Fail   |          | VITIS_LOOP_46_2 | ../src/fir.cpp:46:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | x        | ../src/fir.cpp:49:11 | read      | Inferred     | variable | VITIS_LOOP_46_2 | ../src/fir.cpp:46:19 |            |                                                                                                       |
| m_axi_gmem   | y        | ../src/fir.cpp:50:6  | write     | Widen Fail   |          | VITIS_LOOP_46_2 | ../src/fir.cpp:46:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | y        | ../src/fir.cpp:50:6  | write     | Inferred     | variable | VITIS_LOOP_46_2 | ../src/fir.cpp:46:19 |            |                                                                                                       |
+--------------+----------+----------------------+-----------+--------------+----------+-----------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------+--------+----------+---------+
| Name                                | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-------------------------------------+-----+--------+-------------+--------+----------+---------+
| + fir_top                           | 297 |        |             |        |          |         |
|   icmp_ln46_fu_1461_p2              |     |        | icmp_ln46   | setgt  | auto     | 0       |
|   empty_235_fu_1466_p3              |     |        | empty_235   | select | auto_sel | 0       |
|  + fir_top_Pipeline_VITIS_LOOP_40_1 | 0   |        |             |        |          |         |
|    icmp_ln40_fu_463_p2              |     |        | icmp_ln40   | seteq  | auto     | 0       |
|    add_ln40_fu_469_p2               |     |        | add_ln40    | add    | fabric   | 0       |
|  + fir_top_Pipeline_VITIS_LOOP_46_2 | 297 |        |             |        |          |         |
|    icmp_ln46_fu_3843_p2             |     |        | icmp_ln46   | setlt  | auto     | 0       |
|    add_ln46_fu_3849_p2              |     |        | add_ln46    | add    | fabric   | 0       |
|    mul_32s_32s_32_2_1_U102          | 3   |        | mul_ln19    | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U103          | 3   |        | mul_ln19_1  | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U104          | 3   |        | mul_ln19_2  | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U138          | 3   |        | mul_ln19_3  | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U105          | 3   |        | mul_ln19_4  | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U139          | 3   |        | mul_ln19_5  | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U140          | 3   |        | mul_ln19_6  | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U141          | 3   |        | mul_ln19_7  | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U142          | 3   |        | mul_ln19_8  | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U143          | 3   |        | mul_ln19_9  | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U144          | 3   |        | mul_ln19_10 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U145          | 3   |        | mul_ln19_11 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U106          | 3   |        | mul_ln19_12 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U146          | 3   |        | mul_ln19_13 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U147          | 3   |        | mul_ln19_14 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U148          | 3   |        | mul_ln19_15 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U149          | 3   |        | mul_ln19_16 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U150          | 3   |        | mul_ln19_17 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U151          | 3   |        | mul_ln19_18 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U152          | 3   |        | mul_ln19_19 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U107          | 3   |        | mul_ln19_20 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U108          | 3   |        | mul_ln19_21 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U153          | 3   |        | mul_ln19_22 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U154          | 3   |        | mul_ln19_23 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U155          | 3   |        | mul_ln19_24 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U109          | 3   |        | mul_ln19_25 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U110          | 3   |        | mul_ln19_26 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U156          | 3   |        | mul_ln19_27 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U111          | 3   |        | mul_ln19_28 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U112          | 3   |        | mul_ln19_29 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U157          | 3   |        | mul_ln19_30 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U158          | 3   |        | mul_ln19_31 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U159          | 3   |        | mul_ln19_32 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U160          | 3   |        | mul_ln19_33 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U161          | 3   |        | mul_ln19_34 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U113          | 3   |        | mul_ln19_35 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U114          | 3   |        | mul_ln19_36 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U115          | 3   |        | mul_ln19_37 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U162          | 3   |        | mul_ln19_38 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U163          | 3   |        | mul_ln19_39 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U164          | 3   |        | mul_ln19_40 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U116          | 3   |        | mul_ln19_41 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U165          | 3   |        | mul_ln19_42 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U166          | 3   |        | mul_ln19_43 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U167          | 3   |        | mul_ln19_44 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U117          | 3   |        | mul_ln19_45 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U168          | 3   |        | mul_ln19_46 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U118          | 3   |        | mul_ln19_47 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U119          | 3   |        | mul_ln19_48 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U120          | 3   |        | mul_ln19_49 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U169          | 3   |        | mul_ln19_50 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U170          | 3   |        | mul_ln19_51 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U121          | 3   |        | mul_ln19_52 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U122          | 3   |        | mul_ln19_53 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U171          | 3   |        | mul_ln19_54 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U172          | 3   |        | mul_ln19_55 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U173          | 3   |        | mul_ln19_56 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U174          | 3   |        | mul_ln19_57 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U175          | 3   |        | mul_ln19_58 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U176          | 3   |        | mul_ln19_59 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U177          | 3   |        | mul_ln19_60 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U123          | 3   |        | mul_ln19_61 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U178          | 3   |        | mul_ln19_62 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U124          | 3   |        | mul_ln19_63 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U179          | 3   |        | mul_ln19_64 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U125          | 3   |        | mul_ln19_65 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U126          | 3   |        | mul_ln19_66 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U180          | 3   |        | mul_ln19_67 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U127          | 3   |        | mul_ln19_68 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U128          | 3   |        | mul_ln19_69 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U181          | 3   |        | mul_ln19_70 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U129          | 3   |        | mul_ln19_71 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U182          | 3   |        | mul_ln19_72 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U183          | 3   |        | mul_ln19_73 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U184          | 3   |        | mul_ln19_74 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U130          | 3   |        | mul_ln19_75 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U185          | 3   |        | mul_ln19_76 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U186          | 3   |        | mul_ln19_77 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U131          | 3   |        | mul_ln19_78 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U132          | 3   |        | mul_ln19_79 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U133          | 3   |        | mul_ln19_80 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U187          | 3   |        | mul_ln19_81 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U188          | 3   |        | mul_ln19_82 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U134          | 3   |        | mul_ln19_83 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U189          | 3   |        | mul_ln19_84 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U190          | 3   |        | mul_ln19_85 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U191          | 3   |        | mul_ln19_86 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U192          | 3   |        | mul_ln19_87 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U135          | 3   |        | mul_ln19_88 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U193          | 3   |        | mul_ln19_89 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U194          | 3   |        | mul_ln19_90 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U195          | 3   |        | mul_ln19_91 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U196          | 3   |        | mul_ln19_92 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U136          | 3   |        | mul_ln19_93 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U197          | 3   |        | mul_ln19_94 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U198          | 3   |        | mul_ln19_95 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U199          | 3   |        | mul_ln19_96 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U137          | 3   |        | mul_ln19_97 | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U200          | 3   |        | mul_ln19_98 | mul    | auto     | 1       |
|    add_ln19_fu_4798_p2              |     |        | add_ln19    | add    | fabric   | 0       |
|    add_ln19_5_fu_4812_p2            |     |        | add_ln19_5  | add    | fabric   | 0       |
|    add_ln19_16_fu_4844_p2           |     |        | add_ln19_16 | add    | fabric   | 0       |
|    add_ln19_23_fu_4858_p2           |     |        | add_ln19_23 | add    | fabric   | 0       |
|    add_ln19_28_fu_4872_p2           |     |        | add_ln19_28 | add    | fabric   | 0       |
|    add_ln19_39_fu_4904_p2           |     |        | add_ln19_39 | add    | fabric   | 0       |
|    add_ln19_42_fu_4733_p2           |     |        | add_ln19_42 | add    | fabric   | 0       |
|    add_ln19_53_fu_4936_p2           |     |        | add_ln19_53 | add    | fabric   | 0       |
|    add_ln19_64_fu_4968_p2           |     |        | add_ln19_64 | add    | fabric   | 0       |
|    add_ln19_67_fu_4756_p2           |     |        | add_ln19_67 | add    | fabric   | 0       |
|    add_ln19_72_fu_4982_p2           |     |        | add_ln19_72 | add    | fabric   | 0       |
|    add_ln19_77_fu_4996_p2           |     |        | add_ln19_77 | add    | fabric   | 0       |
|    add_ln19_88_fu_5028_p2           |     |        | add_ln19_88 | add    | fabric   | 0       |
|    add_ln19_91_fu_4788_p2           |     |        | add_ln19_91 | add    | fabric   | 0       |
+-------------------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + fir_top         |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 4    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------+--------------------------------------+
| Type            | Options                               | Location                             |
+-----------------+---------------------------------------+--------------------------------------+
| array_partition | variable=c complete dim=0             | ../src/fir.cpp:8 in fir, c           |
| array_partition | variable=shift_reg complete dim=0     | ../src/fir.cpp:10 in fir, shift_reg  |
| pipeline        | II=1                                  | ../src/fir.cpp:14 in fir             |
| interface       | m_axi port=coef offset=slave depth=99 | ../src/fir.cpp:33 in fir_top, coef   |
| interface       | m_axi port=x offset=slave depth=100   | ../src/fir.cpp:34 in fir_top, x      |
| interface       | m_axi port=y offset=slave depth=100   | ../src/fir.cpp:35 in fir_top, y      |
| interface       | s_axilite port=len                    | ../src/fir.cpp:36 in fir_top, len    |
| interface       | s_axilite port=return                 | ../src/fir.cpp:37 in fir_top, return |
| pipeline        | II=1                                  | ../src/fir.cpp:42 in fir_top         |
| pipeline        | II=1                                  | ../src/fir.cpp:48 in fir_top         |
+-----------------+---------------------------------------+--------------------------------------+


