// Seed: 601404980
module module_0 (
    input wand id_0,
    output wand id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4
);
  assign id_3 = 1'd0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output wire id_2,
    input tri0 id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    output supply0 id_9,
    output wand id_10,
    input wand id_11,
    input supply1 id_12,
    output tri0 id_13,
    input uwire id_14,
    output wand id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_3,
      id_1,
      id_4
  );
  always @(*) begin : LABEL_0
    assume (1);
  end
endmodule
