

================================================================
== Vitis HLS Report for 'FC_1u_800u_500u_Pipeline_L2_L3'
================================================================
* Date:           Sun Nov  3 13:41:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.600 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |        ?|        ?|         9|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [./../hw_library/fully_connected.h:113]   --->   Operation 12 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [./../hw_library/fully_connected.h:114]   --->   Operation 13 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ib = alloca i32 1" [./../hw_library/fully_connected.h:112]   --->   Operation 14 'alloca' 'ib' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound4_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %bound4" [./../hw_library/fully_connected.h:18]   --->   Operation 19 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i42 0, i42 %indvar_flatten6"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln112 = store i32 0, i32 %ib" [./../hw_library/fully_connected.h:112]   --->   Operation 21 'store' 'store_ln112' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln114 = store i10 0, i10 %ic" [./../hw_library/fully_connected.h:114]   --->   Operation 22 'store' 'store_ln114' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln113 = store i16 0, i16 %sum" [./../hw_library/fully_connected.h:113]   --->   Operation 23 'store' 'store_ln113' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L4"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.88>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i42 %indvar_flatten6" [./../hw_library/fully_connected.h:112]   --->   Operation 25 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.93ns)   --->   "%icmp_ln112 = icmp_eq  i42 %indvar_flatten6_load, i42 %bound4_read" [./../hw_library/fully_connected.h:112]   --->   Operation 26 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.93ns)   --->   "%add_ln112_1 = add i42 %indvar_flatten6_load, i42 1" [./../hw_library/fully_connected.h:112]   --->   Operation 27 'add' 'add_ln112_1' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %cond.true, void %for.inc141.loopexit.exitStub" [./../hw_library/fully_connected.h:112]   --->   Operation 28 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ic_load = load i10 %ic" [./../hw_library/fully_connected.h:114]   --->   Operation 29 'load' 'ic_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ib_load = load i32 %ib" [./../hw_library/fully_connected.h:112]   --->   Operation 30 'load' 'ib_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln112 = add i32 %ib_load, i32 1" [./../hw_library/fully_connected.h:112]   --->   Operation 31 'add' 'add_ln112' <Predicate = (!icmp_ln112)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%icmp_ln114 = icmp_eq  i10 %ic_load, i10 800" [./../hw_library/fully_connected.h:114]   --->   Operation 32 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.68ns)   --->   "%select_ln112 = select i1 %icmp_ln114, i10 0, i10 %ic_load" [./../hw_library/fully_connected.h:112]   --->   Operation 33 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%select_ln112_2 = select i1 %icmp_ln114, i32 %add_ln112, i32 %ib_load" [./../hw_library/fully_connected.h:112]   --->   Operation 34 'select' 'select_ln112_2' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %select_ln112_2" [./../hw_library/fully_connected.h:117]   --->   Operation 35 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (1.05ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117_1 = mul i19 %trunc_ln117, i19 800" [./../hw_library/fully_connected.h:117]   --->   Operation 36 'mul' 'mul_ln117_1' <Predicate = (!icmp_ln112)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln114 = add i10 %select_ln112, i10 1" [./../hw_library/fully_connected.h:114]   --->   Operation 37 'add' 'add_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%icmp_ln114_1 = icmp_eq  i10 %add_ln114, i10 800" [./../hw_library/fully_connected.h:114]   --->   Operation 38 'icmp' 'icmp_ln114_1' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114_1, void %new.latch.L4.split, void %last.iter.L4.split" [./../hw_library/fully_connected.h:114]   --->   Operation 39 'br' 'br_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln112 = store i42 %add_ln112_1, i42 %indvar_flatten6" [./../hw_library/fully_connected.h:112]   --->   Operation 40 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln112 = store i32 %select_ln112_2, i32 %ib" [./../hw_library/fully_connected.h:112]   --->   Operation 41 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln114 = store i10 %add_ln114, i10 %ic" [./../hw_library/fully_connected.h:114]   --->   Operation 42 'store' 'store_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 43 [2/3] (1.05ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117_1 = mul i19 %trunc_ln117, i19 800" [./../hw_library/fully_connected.h:117]   --->   Operation 43 'mul' 'mul_ln117_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 44 [1/3] (0.00ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117_1 = mul i19 %trunc_ln117, i19 800" [./../hw_library/fully_connected.h:117]   --->   Operation 44 'mul' 'mul_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i10 %select_ln112" [./../hw_library/fully_connected.h:117]   --->   Operation 45 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln117 = add i19 %mul_ln117_1, i19 %zext_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 46 'add' 'add_ln117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i10 %select_ln112" [./../hw_library/fully_connected.h:114]   --->   Operation 47 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i8 %A, i64 0, i64 %zext_ln114" [./../hw_library/fully_connected.h:117]   --->   Operation 48 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln117 = add i19 %mul_ln117_1, i19 %zext_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 49 'add' 'add_ln117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i19 %add_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 50 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i8 %B, i64 0, i64 %zext_ln117_1" [./../hw_library/fully_connected.h:117]   --->   Operation 51 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [./../hw_library/fully_connected.h:117]   --->   Operation 52 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_5 : Operation 53 [2/2] (3.25ns)   --->   "%B_load = load i19 %B_addr" [./../hw_library/fully_connected.h:117]   --->   Operation 53 'load' 'B_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400000> <RAM>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 54 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [./../hw_library/fully_connected.h:117]   --->   Operation 54 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i8 %A_load" [./../hw_library/fully_connected.h:117]   --->   Operation 55 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/2] (3.25ns)   --->   "%B_load = load i19 %B_addr" [./../hw_library/fully_connected.h:117]   --->   Operation 56 'load' 'B_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400000> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln117_1 = sext i8 %B_load" [./../hw_library/fully_connected.h:117]   --->   Operation 57 'sext' 'sext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [3/3] (1.05ns) (grouped into DSP with root node sum_3)   --->   "%mul_ln117 = mul i16 %sext_ln117_1, i16 %sext_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 58 'mul' 'mul_ln117' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.05>
ST_7 : Operation 59 [2/3] (1.05ns) (grouped into DSP with root node sum_3)   --->   "%mul_ln117 = mul i16 %sext_ln117_1, i16 %sext_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 59 'mul' 'mul_ln117' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.90>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum" [./../hw_library/fully_connected.h:112]   --->   Operation 60 'load' 'sum_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.80ns)   --->   "%select_ln112_1 = select i1 %icmp_ln114, i16 0, i16 %sum_load" [./../hw_library/fully_connected.h:112]   --->   Operation 61 'select' 'select_ln112_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node sum_3)   --->   "%mul_ln117 = mul i16 %sext_ln117_1, i16 %sext_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 62 'mul' 'mul_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 63 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_3 = add i16 %mul_ln117, i16 %select_ln112_1" [./../hw_library/fully_connected.h:117]   --->   Operation 63 'add' 'sum_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 64 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_3 = add i16 %mul_ln117, i16 %select_ln112_1" [./../hw_library/fully_connected.h:117]   --->   Operation 64 'add' 'sum_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i16 %sum_3" [./../hw_library/fully_connected.h:120]   --->   Operation 65 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3, i32 15" [./../hw_library/fully_connected.h:120]   --->   Operation 66 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (2.07ns)   --->   "%sub_ln120 = sub i17 0, i17 %sext_ln120" [./../hw_library/fully_connected.h:120]   --->   Operation 67 'sub' 'sub_ln120' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln120, i32 7, i32 16" [./../hw_library/fully_connected.h:120]   --->   Operation 68 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i10 %tmp" [./../hw_library/fully_connected.h:120]   --->   Operation 69 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (1.73ns)   --->   "%sub_ln120_1 = sub i11 0, i11 %zext_ln120" [./../hw_library/fully_connected.h:120]   --->   Operation 70 'sub' 'sub_ln120_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %sum_3, i32 7, i32 15" [./../hw_library/fully_connected.h:120]   --->   Operation 71 'partselect' 'trunc_ln120_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i9 %trunc_ln120_1" [./../hw_library/fully_connected.h:120]   --->   Operation 72 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i10 %sext_ln120_1" [./../hw_library/fully_connected.h:120]   --->   Operation 73 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.69ns)   --->   "%output_data = select i1 %tmp_30, i11 %sub_ln120_1, i11 %zext_ln120_1" [./../hw_library/fully_connected.h:120]   --->   Operation 74 'select' 'output_data' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i11 %output_data" [./../hw_library/fully_connected.h:120]   --->   Operation 75 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %output_data, i32 10" [./../hw_library/fully_connected.h:121]   --->   Operation 76 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln113 = store i16 %sum_3, i16 %sum" [./../hw_library/fully_connected.h:113]   --->   Operation 77 'store' 'store_ln113' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln114 = br void %L4" [./../hw_library/fully_connected.h:114]   --->   Operation 78 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.26>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fully_connected.h:115]   --->   Operation 80 'specpipeline' 'specpipeline_ln115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.68ns)   --->   "%select_ln121 = select i1 %tmp_31, i10 0, i10 %trunc_ln120" [./../hw_library/fully_connected.h:121]   --->   Operation 81 'select' 'select_ln121' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i10 %select_ln121" [./../hw_library/fully_connected.h:122]   --->   Operation 82 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (3.58ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %zext_ln122" [./../hw_library/fully_connected.h:122]   --->   Operation 83 'write' 'write_ln122' <Predicate = (icmp_ln114_1)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln114 = br void %new.latch.L4.split" [./../hw_library/fully_connected.h:114]   --->   Operation 84 'br' 'br_ln114' <Predicate = (icmp_ln114_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 42 bit ('indvar_flatten6') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [13]  (1.588 ns)

 <State 2>: 5.880ns
The critical path consists of the following:
	'load' operation 10 bit ('ic_load', ./../hw_library/fully_connected.h:114) on local variable 'ic', ./../hw_library/fully_connected.h:114 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln114', ./../hw_library/fully_connected.h:114) [29]  (1.731 ns)
	'select' operation 10 bit ('select_ln112', ./../hw_library/fully_connected.h:112) [30]  (0.687 ns)
	'add' operation 10 bit ('add_ln114', ./../hw_library/fully_connected.h:114) [48]  (1.731 ns)
	'icmp' operation 1 bit ('icmp_ln114_1', ./../hw_library/fully_connected.h:114) [49]  (1.731 ns)

 <State 3>: 1.050ns
The critical path consists of the following:
	'mul' operation 19 bit of DSP[38] ('mul_ln117_1', ./../hw_library/fully_connected.h:117) [34]  (1.050 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'mul' operation 19 bit of DSP[38] ('mul_ln117_1', ./../hw_library/fully_connected.h:117) [34]  (0.000 ns)
	'add' operation 19 bit of DSP[38] ('add_ln117', ./../hw_library/fully_connected.h:117) [38]  (2.100 ns)

 <State 5>: 5.354ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[38] ('add_ln117', ./../hw_library/fully_connected.h:117) [38]  (2.100 ns)
	'getelementptr' operation 19 bit ('B_addr', ./../hw_library/fully_connected.h:117) [40]  (0.000 ns)
	'load' operation 8 bit ('B_load', ./../hw_library/fully_connected.h:117) on array 'B' [44]  (3.254 ns)

 <State 6>: 4.304ns
The critical path consists of the following:
	'load' operation 8 bit ('A_load', ./../hw_library/fully_connected.h:117) on array 'A' [42]  (3.254 ns)
	'mul' operation 16 bit of DSP[47] ('mul_ln117', ./../hw_library/fully_connected.h:117) [46]  (1.050 ns)

 <State 7>: 1.050ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[47] ('mul_ln117', ./../hw_library/fully_connected.h:117) [46]  (1.050 ns)

 <State 8>: 2.905ns
The critical path consists of the following:
	'load' operation 16 bit ('sum_load', ./../hw_library/fully_connected.h:112) on local variable 'sum', ./../hw_library/fully_connected.h:113 [24]  (0.000 ns)
	'select' operation 16 bit ('select_ln112_1', ./../hw_library/fully_connected.h:112) [31]  (0.805 ns)
	'add' operation 16 bit of DSP[47] ('sum', ./../hw_library/fully_connected.h:117) [47]  (2.100 ns)

 <State 9>: 6.600ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[47] ('sum', ./../hw_library/fully_connected.h:117) [47]  (2.100 ns)
	'sub' operation 17 bit ('sub_ln120', ./../hw_library/fully_connected.h:120) [52]  (2.077 ns)
	'sub' operation 11 bit ('sub_ln120_1', ./../hw_library/fully_connected.h:120) [55]  (1.731 ns)
	'select' operation 11 bit ('output_data', ./../hw_library/fully_connected.h:120) [59]  (0.692 ns)

 <State 10>: 4.268ns
The critical path consists of the following:
	'select' operation 10 bit ('select_ln121', ./../hw_library/fully_connected.h:121) [62]  (0.687 ns)
	fifo write operation ('write_ln122', ./../hw_library/fully_connected.h:122) on port 'connect_7' (./../hw_library/fully_connected.h:122) [66]  (3.581 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
