// Seed: 514463811
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri1 id_3
);
  logic [7:0] id_5;
  assign module_1.id_15 = 0;
  always
  fork
    $signed(81);
    ;
  join_none
  assign id_5 = id_5[1+1+1 :-1];
  logic [7:0] id_6;
  ;
  assign id_2 = id_6.id_5;
  logic id_7;
endmodule
module module_1 #(
    parameter id_1  = 32'd36,
    parameter id_16 = 32'd70,
    parameter id_22 = 32'd56,
    parameter id_9  = 32'd44
) (
    output uwire id_0,
    input wand _id_1,
    output wand id_2,
    output uwire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    input uwire id_7,
    output logic id_8,
    output supply1 _id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    output supply1 id_14,
    input wor id_15,
    input tri _id_16,
    output supply0 id_17,
    input wire id_18,
    input tri id_19,
    input tri id_20,
    output wor id_21,
    output supply1 _id_22,
    output tri0 id_23,
    output tri1 id_24,
    input tri1 id_25,
    input uwire id_26,
    input wand id_27,
    input supply1 id_28,
    output wire id_29
);
  always
    if (1) begin : LABEL_0
      id_8 <= 1;
    end
  wire [id_16 : id_1] id_31;
  parameter id_32 = -1'b0;
  logic [id_9 : id_22] id_33;
  module_0 modCall_1 (
      id_7,
      id_21,
      id_29,
      id_4
  );
  wire id_34;
endmodule
