<stg><name>proc_2_1_Pipeline_VITIS_LOOP_79_2</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel232, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %add_phi_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_phi_reload

]]></Node>
<StgValue><ssdm name="add_phi_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc5:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc5:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc5:2 %icmp_ln79 = icmp_eq  i4 %i_3, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc5:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc5:4 %i_4 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc5:5 %br_ln79 = br i1 %icmp_ln79, void %for.inc5.split, void %for.end7.exitStub

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5.split:2 %store_ln79 = store i4 %i_4, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
for.end7.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5.split:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc5.split:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_channel232, i32 %add_phi_reload_read

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
for.inc5.split:3 %br_ln79 = br void %for.inc5

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="30" name="add_phi_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_phi_reload"/></StgValue>
</port>
<port id="31" name="data_channel232" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="data_channel232"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="33" from="StgValue_32" to="i" fromId="32" toId="5">
</dataflow>
<dataflow id="35" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="36" from="data_channel232" to="specinterface_ln0" fromId="31" toId="6">
</dataflow>
<dataflow id="38" from="empty_0" to="specinterface_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="43" from="empty" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="46" from="empty" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="47" from="empty" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="48" from="empty" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="53" from="empty" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="54" from="empty" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i32" to="add_phi_reload_read" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="add_phi_reload" to="add_phi_reload_read" fromId="30" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="63" from="i" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="64" from="i" to="i_3" fromId="5" toId="10">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_32" to="specpipeline_ln0" fromId="32" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="11">
</dataflow>
<dataflow id="72" from="p_str" to="specpipeline_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="i_3" to="icmp_ln79" fromId="10" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_74" to="icmp_ln79" fromId="74" toId="12">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="76" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_78" to="empty" fromId="78" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_78" to="empty" fromId="78" toId="13">
</dataflow>
<dataflow id="82" from="i_3" to="i_4" fromId="10" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_83" to="i_4" fromId="83" toId="14">
</dataflow>
<dataflow id="85" from="icmp_ln79" to="br_ln79" fromId="12" toId="15">
</dataflow>
<dataflow id="86" from="i_4" to="store_ln79" fromId="14" toId="16">
</dataflow>
<dataflow id="87" from="i" to="store_ln79" fromId="5" toId="16">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="91" from="empty_6" to="specloopname_ln0" fromId="90" toId="17">
</dataflow>
<dataflow id="93" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln174" fromId="92" toId="18">
</dataflow>
<dataflow id="94" from="data_channel232" to="write_ln174" fromId="31" toId="18">
</dataflow>
<dataflow id="95" from="add_phi_reload_read" to="write_ln174" fromId="7" toId="18">
</dataflow>
<dataflow id="96" from="icmp_ln79" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
