// Seed: 1341080945
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri id_3
);
  assign id_2 = 1'b0;
  logic [7:0] id_5;
  assign id_2 = 1;
  id_6(
      .id_0(id_3), .id_1(1)
  );
  assign id_5[1] = id_6.id_6(1, 1);
  module_0 modCall_1 ();
  if (id_0) begin : LABEL_0
    assign id_6 = id_6;
    wire id_7;
  end
  tri0 id_8 = 1'b0;
  wire id_9;
endmodule
