#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Aug 31 10:41:26 2020
# Process ID: 12040
# Current directory: E:/ysc/vivadoproject1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11428 E:\ysc\vivadoproject1\DynamicDisplay.xpr
# Log file: E:/ysc/vivadoproject1/vivado.log
# Journal file: E:/ysc/vivadoproject1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ysc/vivadoproject1/DynamicDisplay.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 724.652 ; gain = 77.316
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276689383B
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/DynamicDisplay.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1343.426 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 31 10:54:23 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.dcp' for cell 'DCM_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM1/PictureROM1.dcp' for cell 'bg_layer_u/ROMInst1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM2/PictureROM2.dcp' for cell 'dog_layer_u/ROMInst2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM3/PictureROM3.dcp' for cell 'dog_layer_u/ROMInst3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM4/PictureROM4.dcp' for cell 'dog_layer_u/ROMInst4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM5/PictureROM5.dcp' for cell 'dog_layer_u/ROMInst5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM6/PictureROM6.dcp' for cell 'dog_layer_u/ROMInst6'
INFO: [Netlist 29-17] Analyzing 6064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, DCM_INST/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'DCM_INST/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ysc/vivadoproject1/.Xil/Vivado-12040-DESKTOP-8EAFK93/dcp10/DCM_PLL.edf:285]
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.633 ; gain = 608.844
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
Finished Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2373.656 ; gain = 1010.012
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 31 11:19:05 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 31 11:20:16 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.dcp' for cell 'DCM_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM1/PictureROM1.dcp' for cell 'bg_layer_u/ROMInst1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM2/PictureROM2.dcp' for cell 'dog_layer_u/ROMInst2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM3/PictureROM3.dcp' for cell 'dog_layer_u/ROMInst3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM4/PictureROM4.dcp' for cell 'dog_layer_u/ROMInst4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM5/PictureROM5.dcp' for cell 'dog_layer_u/ROMInst5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM6/PictureROM6.dcp' for cell 'dog_layer_u/ROMInst6'
INFO: [Netlist 29-17] Analyzing 6064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, DCM_INST/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'DCM_INST/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ysc/vivadoproject1/.Xil/Vivado-12040-DESKTOP-8EAFK93/dcp32/DCM_PLL.edf:285]
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
Finished Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.223 ; gain = 15.121
launch_runs impl_1 -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.151 . Memory (MB): peak = 2506.281 ; gain = 0.000
[Mon Aug 31 11:22:26 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 31 11:28:13 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/DynamicDisplay.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2508.367 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 31 11:32:27 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 31 11:33:30 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 31 11:38:56 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/DynamicDisplay.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.203 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 31 11:51:18 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
[Mon Aug 31 11:51:18 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 31 11:58:32 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
[Mon Aug 31 11:58:32 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
close_hw
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.dcp' for cell 'DCM_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM1/PictureROM1.dcp' for cell 'bg_layer_u/ROMInst1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM2/PictureROM2.dcp' for cell 'dog_layer_u/ROMInst2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM3/PictureROM3.dcp' for cell 'dog_layer_u/ROMInst3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM4/PictureROM4.dcp' for cell 'dog_layer_u/ROMInst4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM5/PictureROM5.dcp' for cell 'dog_layer_u/ROMInst5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM6/PictureROM6.dcp' for cell 'dog_layer_u/ROMInst6'
INFO: [Netlist 29-17] Analyzing 6060 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, DCM_INST/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'DCM_INST/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ysc/vivadoproject1/.Xil/Vivado-12040-DESKTOP-8EAFK93/dcp64/DCM_PLL.edf:285]
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
WARNING: [Vivado 12-584] No ports matched 'ButtonIn'. [E:/ysc/DynamicDisplay.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ysc/DynamicDisplay.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ButtonIn'. [E:/ysc/DynamicDisplay.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ysc/DynamicDisplay.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2569.504 ; gain = 44.160
reset_run impl_1
launch_runs impl_1 -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2569.504 ; gain = 0.000
[Mon Aug 31 12:08:16 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 31 12:13:37 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
place_ports run E22
set_property IOSTANDARD LVCMOS33 [get_ports [list run]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'button_process_unit' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'button_process_unit' found in library 'xil_defaultlib'
[Mon Aug 31 12:52:41 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 31 12:55:11 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 31 13:01:30 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276689383B
set_property PROGRAM.FILE {E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/DynamicDisplay.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/DynamicDisplay.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2569.504 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/DynamicDisplay.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2569.504 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'button_process_unit' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'button_process_unit' found in library 'xil_defaultlib'
[Mon Aug 31 13:14:12 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 31 13:15:40 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 31 13:20:57 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276689383B
set_property PROGRAM.FILE {E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/DynamicDisplay.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/DynamicDisplay.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2569.504 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'button_process_unit' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'button_process_unit' found in library 'xil_defaultlib'
[Mon Aug 31 13:55:37 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 31 13:56:33 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 31 14:09:45 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 31 14:30:32 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276689383B
set_property PROGRAM.FILE {E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/DynamicDisplay.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/DynamicDisplay.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2569.504 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
add_files -norecurse {E:/ysc/mingzi_layer.v E:/ysc/HzROM1.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'button_process_unit' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'button_process_unit' found in library 'xil_defaultlib'
[Mon Aug 31 15:18:35 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files E:/ysc/mingzi_layer.v] -no_script -reset -force -quiet
remove_files  E:/ysc/mingzi_layer.v
add_files -norecurse E:/ysc/mingzi_layer.v
update_compile_order -fileset sources_1
add_files -norecurse E:/ysc/HzROM1.v
WARNING: [filemgmt 56-12] File 'E:/ysc/HzROM1.v' cannot be added to the project because it already exists in the project, skipping this file
set_property source_mgmt_mode DisplayOnly [current_project]
add_files -norecurse E:/ysc/HzROM1.v
WARNING: [filemgmt 56-12] File 'E:/ysc/HzROM1.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse E:/ysc/HzROM1.v
WARNING: [filemgmt 56-12] File 'E:/ysc/HzROM1.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse E:/ysc/HzROM1.v
WARNING: [filemgmt 56-12] File 'E:/ysc/HzROM1.v' cannot be added to the project because it already exists in the project, skipping this file
close_design
add_files -norecurse E:/ysc/HzROM1.v
WARNING: [filemgmt 56-12] File 'E:/ysc/HzROM1.v' cannot be added to the project because it already exists in the project, skipping this file
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/ysc/vivadoproject1/vivado_pid12040.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/ysc/vivadoproject1/vivado_pid12040.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/ysc/vivadoproject1/vivado_pid12040.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/ysc/vivadoproject1/vivado_pid12040.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/ysc/vivadoproject1/vivado_pid12040.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/ysc/vivadoproject1/vivado_pid12040.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/ysc/vivadoproject1/vivado_pid12040.debug)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 31 15:34:34 2020...
