#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 21 15:55:40 2016
# Process ID: 584
# Current directory: Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.runs/impl_2
# Command line: vivado.exe -log TOP.vdi -applog -messageDb vivado.pb -mode batch -source TOP.tcl -notrace
# Log file: Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.runs/impl_2/TOP.vdi
# Journal file: Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc]
WARNING: [Vivado 12-507] No nets matched 'X_POS[1]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'X_POS[2]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'X_POS[3]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'X_POS[4]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'X_POS[5]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'X_POS[6]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'X_POS[7]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'X_POS[8]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'X_POS[9]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y_POS[0]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y_POS[1]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y_POS[2]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y_POS[3]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y_POS[4]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y_POS[5]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y_POS[6]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y_POS[7]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y_POS[8]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y_POS[9]'. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 467.980 ; gain = 248.527
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 474.199 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 940.352 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 2ef5649f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 2ef5649f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 2ef5649f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 940.352 ; gain = 466.152
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 2ef5649f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 2ef5649f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 6ca7061a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 940.352 ; gain = 466.152
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 6ca7061a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 940.352 ; gain = 466.152
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 151f6cfb3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1ebb12590

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 940.352 ; gain = 466.152
Phase 1.2.1 Place Init Design | Checksum: 1ac06010b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 940.352 ; gain = 466.152
Phase 1.2 Build Placer Netlist Model | Checksum: 1ac06010b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ac06010b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 940.352 ; gain = 466.152
Phase 1 Placer Initialization | Checksum: 1ac06010b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 225f4b402

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 225f4b402

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e3c2bbbf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2360da943

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: 14904e964

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 14904e964

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 14904e964

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.352 ; gain = 466.152
Phase 3 Detail Placement | Checksum: 14904e964

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 14904e964

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 14904e964

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 14904e964

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 14904e964

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.352 ; gain = 466.152

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: a25493e2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.352 ; gain = 466.152
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a25493e2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.352 ; gain = 466.152
Ending Placer Task | Checksum: 75d77793

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.352 ; gain = 466.152
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 940.352 ; gain = 472.371
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 940.352 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 940.352 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 940.352 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 940.352 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3738037c ConstDB: 0 ShapeSum: 3e9f7417 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a620d70e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 940.352 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a620d70e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 946.285 ; gain = 5.934

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a620d70e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 946.285 ; gain = 5.934
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: f3d789ce

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 950.359 ; gain = 10.008

Phase 3 Initial Routing
