

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_16'
================================================================
* Date:           Sat Jun  3 22:30:23 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  258|  258|  258|  258|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 2  |   62|   62|         2|          -|          -|    31|    no    |
        |- Loop 3  |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 4  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     306|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      24|       8|    -|
|Multiplexer      |        -|      -|       -|     188|    -|
|Register         |        -|      -|     116|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     140|     502|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+------------------+---------+----+----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+----+----+------+-----+------+-------------+
    |m_U    |reduce_add_sub_m  |        0|   8|   4|    32|    8|     1|          256|
    |t_U    |reduce_add_sub_t  |        0|  16|   4|    32|    8|     1|          256|
    +-------+------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                  |        0|  24|   8|    64|   16|     2|          512|
    +-------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |i_49_fu_205_p2                |     +    |      0|  0|  15|           6|           1|
    |i_50_fu_230_p2                |     +    |      0|  0|  15|           5|           1|
    |i_51_fu_282_p2                |     +    |      0|  0|  15|           6|           1|
    |i_52_fu_359_p2                |     +    |      0|  0|  15|           6|           1|
    |pb_fu_305_p2                  |     +    |      0|  0|  15|           8|           8|
    |r_v_d1                        |     +    |      0|  0|  39|          32|          32|
    |tmp_s_fu_217_p2               |     +    |      0|  0|  39|          32|          32|
    |x_3_fu_315_p2                 |     -    |      0|  0|  39|          32|          32|
    |tmp_767_i_fu_381_p2           |    and   |      0|  0|  32|          32|          32|
    |exitcond1_fu_199_p2           |   icmp   |      0|  0|   4|           6|           7|
    |exitcond2_i_fu_276_p2         |   icmp   |      0|  0|   4|           6|           7|
    |exitcond_fu_224_p2            |   icmp   |      0|  0|   2|           5|           2|
    |exitcond_i_fu_353_p2          |   icmp   |      0|  0|   4|           6|           7|
    |phitmp_i_cast_cast_fu_340_p3  |  select  |      0|  0|   2|           1|           2|
    |phitmp_i_fu_334_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_766_i_fu_375_p2           |    xor   |      0|  0|  32|          32|          32|
    |tmp_768_i_fu_386_p2           |    xor   |      0|  0|  32|          32|          32|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 306|         248|         231|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  47|         10|    1|         10|
    |i_1_i_reg_188  |   9|          2|    6|         12|
    |i_1_reg_154    |   9|          2|    5|         10|
    |i_i_reg_177    |   9|          2|    6|         12|
    |i_reg_143      |   9|          2|    6|         12|
    |pb_i_reg_165   |   9|          2|    1|          2|
    |r_v_address0   |  33|          6|    5|         30|
    |r_v_address1   |  27|          5|    5|         25|
    |r_v_d0         |  21|          4|   32|        128|
    |t_address0     |  15|          3|    5|         15|
    +---------------+----+-----------+-----+-----------+
    |Total          | 188|         38|   72|        256|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   9|   0|    9|          0|
    |i_1_i_reg_188        |   6|   0|    6|          0|
    |i_1_reg_154          |   5|   0|    5|          0|
    |i_49_reg_396         |   6|   0|    6|          0|
    |i_50_reg_414         |   5|   0|    5|          0|
    |i_51_reg_438         |   6|   0|    6|          0|
    |i_52_reg_471         |   6|   0|    6|          0|
    |i_i_reg_177          |   6|   0|    6|          0|
    |i_reg_143            |   6|   0|    6|          0|
    |mask_cast_reg_458    |  32|   0|   32|          0|
    |mask_fu_50           |   2|   0|    2|          0|
    |pb_i_reg_165         |   1|   0|    1|          0|
    |r_v_addr_18_reg_419  |   5|   0|    5|          0|
    |r_v_addr_19_reg_424  |   5|   0|    5|          0|
    |r_v_addr_21_reg_476  |   5|   0|    5|          0|
    |r_v_addr_reg_401     |   5|   0|    5|          0|
    |tmp_i_reg_443        |   6|   0|   64|         58|
    +---------------------+----+----+-----+-----------+
    |Total                | 116|   0|  174|         58|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------+-----+-----+------------+-------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.16 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.16 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.16 | return value |
|ap_done       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.16 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.16 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.16 | return value |
|r_v_address0  | out |    5|  ap_memory |           r_v           |     array    |
|r_v_ce0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_we0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_d0        | out |   32|  ap_memory |           r_v           |     array    |
|r_v_q0        |  in |   32|  ap_memory |           r_v           |     array    |
|r_v_address1  | out |    5|  ap_memory |           r_v           |     array    |
|r_v_ce1       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_we1       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_d1        | out |   32|  ap_memory |           r_v           |     array    |
|r_v_q1        |  in |   32|  ap_memory |           r_v           |     array    |
|y_v_address0  | out |    5|  ap_memory |           y_v           |     array    |
|y_v_ce0       | out |    1|  ap_memory |           y_v           |     array    |
|y_v_q0        |  in |   32|  ap_memory |           y_v           |     array    |
+--------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond)
	6  / (exitcond)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond2_i)
	8  / (exitcond2_i)
7 --> 
	6  / true
8 --> 
	9  / (!exitcond_i)
9 --> 
	8  / true
* FSM state operations: 

 <State 1>: 0.68ns
ST_1: t (4)  [1/1] 0.68ns  loc: ed25519_ref/src/sc25519.c:26->ed25519_ref/src/sc25519.c:167
:0  %t = alloca [32 x i8], align 16

ST_1: StgValue_11 (5)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:160
:1  br label %1


 <State 2>: 1.24ns
ST_2: i (7)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_49, %2 ]

ST_2: exitcond1 (8)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:160
:1  %exitcond1 = icmp eq i6 %i, -32

ST_2: empty (9)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: i_49 (10)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:160
:3  %i_49 = add i6 %i, 1

ST_2: StgValue_16 (11)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:160
:4  br i1 %exitcond1, label %.preheader.preheader, label %2

ST_2: tmp (13)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:160
:0  %tmp = zext i6 %i to i64

ST_2: r_v_addr (14)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:160
:1  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp

ST_2: r_v_load (15)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:160
:2  %r_v_load = load i32* %r_v_addr, align 4

ST_2: y_v_addr (16)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:160
:3  %y_v_addr = getelementptr [32 x i32]* %y_v, i64 0, i64 %tmp

ST_2: y_v_load (17)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:160
:4  %y_v_load = load i32* %y_v_addr, align 4

ST_2: StgValue_22 (22)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:161
.preheader.preheader:0  br label %.preheader


 <State 3>: 3.82ns
ST_3: r_v_load (15)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:160
:2  %r_v_load = load i32* %r_v_addr, align 4

ST_3: y_v_load (17)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:160
:4  %y_v_load = load i32* %y_v_addr, align 4

ST_3: tmp_s (18)  [1/1] 1.34ns  loc: ed25519_ref/src/sc25519.c:160
:5  %tmp_s = add i32 %r_v_load, %y_v_load

ST_3: StgValue_26 (19)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:160
:6  store i32 %tmp_s, i32* %r_v_addr, align 4

ST_3: StgValue_27 (20)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:160
:7  br label %1


 <State 4>: 2.35ns
ST_4: i_1 (24)  [1/1] 0.00ns
.preheader:0  %i_1 = phi i5 [ %i_50, %3 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (25)  [1/1] 0.39ns  loc: ed25519_ref/src/sc25519.c:161
.preheader:1  %exitcond = icmp eq i5 %i_1, -1

ST_4: empty_65 (26)  [1/1] 0.00ns
.preheader:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

ST_4: i_50 (27)  [1/1] 1.12ns  loc: ed25519_ref/src/sc25519.c:164
.preheader:3  %i_50 = add i5 %i_1, 1

ST_4: StgValue_32 (28)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:161
.preheader:4  br i1 %exitcond, label %.preheader1.preheader, label %3

ST_4: tmp_779 (30)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:163
:0  %tmp_779 = zext i5 %i_1 to i64

ST_4: r_v_addr_18 (31)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:163
:1  %r_v_addr_18 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_779

ST_4: r_v_load_16 (32)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:163
:2  %r_v_load_16 = load i32* %r_v_addr_18, align 4

ST_4: tmp_780 (36)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:164
:6  %tmp_780 = zext i5 %i_50 to i64

ST_4: r_v_addr_19 (37)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:164
:7  %r_v_addr_19 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_780

ST_4: r_v_load_17 (38)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:164
:8  %r_v_load_17 = load i32* %r_v_addr_19, align 4

ST_4: mask (45)  [1/1] 0.00ns
.preheader1.preheader:0  %mask = alloca i2

ST_4: StgValue_40 (46)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:35->ed25519_ref/src/sc25519.c:167
.preheader1.preheader:1  br label %.preheader1


 <State 5>: 3.82ns
ST_5: r_v_load_16 (32)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:163
:2  %r_v_load_16 = load i32* %r_v_addr_18, align 4

ST_5: tmp_782 (33)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:163
:3  %tmp_782 = trunc i32 %r_v_load_16 to i8

ST_5: carry (34)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:163
:4  %carry = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_v_load_16, i32 8, i32 31)

ST_5: carry_1 (35)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:163
:5  %carry_1 = zext i24 %carry to i32

ST_5: r_v_load_17 (38)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:164
:8  %r_v_load_17 = load i32* %r_v_addr_19, align 4

ST_5: tmp_781 (39)  [1/1] 1.34ns  loc: ed25519_ref/src/sc25519.c:164
:9  %tmp_781 = add i32 %carry_1, %r_v_load_17

ST_5: StgValue_47 (40)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:164
:10  store i32 %tmp_781, i32* %r_v_addr_19, align 4

ST_5: tmp_852_cast (41)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:165
:11  %tmp_852_cast = zext i8 %tmp_782 to i32

ST_5: StgValue_49 (42)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:165
:12  store i32 %tmp_852_cast, i32* %r_v_addr_18, align 4

ST_5: StgValue_50 (43)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:161
:13  br label %.preheader


 <State 6>: 1.24ns
ST_6: pb_i (48)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:15->ed25519_ref/src/sc25519.c:31->ed25519_ref/src/sc25519.c:167
.preheader1:0  %pb_i = phi i1 [ %tmp_783, %4 ], [ false, %.preheader1.preheader ]

ST_6: i_i (49)  [1/1] 0.00ns
.preheader1:1  %i_i = phi i6 [ %i_51, %4 ], [ 0, %.preheader1.preheader ]

ST_6: exitcond2_i (50)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:28->ed25519_ref/src/sc25519.c:167
.preheader1:2  %exitcond2_i = icmp eq i6 %i_i, -32

ST_6: empty_66 (51)  [1/1] 0.00ns
.preheader1:3  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_6: i_51 (52)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:28->ed25519_ref/src/sc25519.c:167
.preheader1:4  %i_51 = add i6 %i_i, 1

ST_6: StgValue_56 (53)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:28->ed25519_ref/src/sc25519.c:167
.preheader1:5  br i1 %exitcond2_i, label %.preheader.i.preheader, label %4

ST_6: tmp_i (55)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:30->ed25519_ref/src/sc25519.c:167
:0  %tmp_i = zext i6 %i_i to i64

ST_6: m_addr (56)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:30->ed25519_ref/src/sc25519.c:167
:1  %m_addr = getelementptr [32 x i8]* @m, i64 0, i64 %tmp_i

ST_6: m_load (57)  [2/2] 0.57ns  loc: ed25519_ref/src/sc25519.c:30->ed25519_ref/src/sc25519.c:167
:2  %m_load = load i8* %m_addr, align 1

ST_6: r_v_addr_20 (61)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:31->ed25519_ref/src/sc25519.c:167
:6  %r_v_addr_20 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_i

ST_6: x (62)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:31->ed25519_ref/src/sc25519.c:167
:7  %x = load i32* %r_v_addr_20, align 4

ST_6: mask_load (73)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:35->ed25519_ref/src/sc25519.c:167
.preheader.i.preheader:0  %mask_load = load i2* %mask

ST_6: mask_cast (74)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:35->ed25519_ref/src/sc25519.c:167
.preheader.i.preheader:1  %mask_cast = sext i2 %mask_load to i32

ST_6: StgValue_64 (75)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:36->ed25519_ref/src/sc25519.c:167
.preheader.i.preheader:2  br label %.preheader.i


 <State 7>: 3.69ns
ST_7: m_load (57)  [1/2] 0.57ns  loc: ed25519_ref/src/sc25519.c:30->ed25519_ref/src/sc25519.c:167
:2  %m_load = load i8* %m_addr, align 1

ST_7: pb_i_cast1 (58)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:35->ed25519_ref/src/sc25519.c:167
:3  %pb_i_cast1 = zext i1 %pb_i to i8

ST_7: pb (59)  [1/1] 1.09ns  loc: ed25519_ref/src/sc25519.c:30->ed25519_ref/src/sc25519.c:167
:4  %pb = add i8 %m_load, %pb_i_cast1

ST_7: pb_4_cast (60)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:30->ed25519_ref/src/sc25519.c:167
:5  %pb_4_cast = zext i8 %pb to i32

ST_7: x (62)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:31->ed25519_ref/src/sc25519.c:167
:7  %x = load i32* %r_v_addr_20, align 4

ST_7: x_3 (63)  [1/1] 1.34ns  loc: ed25519_ref/src/sc25519.c:14->ed25519_ref/src/sc25519.c:31->ed25519_ref/src/sc25519.c:167
:8  %x_3 = sub i32 %x, %pb_4_cast

ST_7: tmp_783 (64)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:15->ed25519_ref/src/sc25519.c:31->ed25519_ref/src/sc25519.c:167
:9  %tmp_783 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_3, i32 31)

ST_7: tmp_784 (65)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:32->ed25519_ref/src/sc25519.c:167
:10  %tmp_784 = trunc i32 %x_3 to i8

ST_7: t_addr (66)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:32->ed25519_ref/src/sc25519.c:167
:11  %t_addr = getelementptr inbounds [32 x i8]* %t, i64 0, i64 %tmp_i

ST_7: StgValue_74 (67)  [1/1] 0.68ns  loc: ed25519_ref/src/sc25519.c:32->ed25519_ref/src/sc25519.c:167
:12  store i8 %tmp_784, i8* %t_addr, align 1

ST_7: phitmp_i (68)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:28->ed25519_ref/src/sc25519.c:167 (grouped into LUT with out node phitmp_i_cast_cast)
:13  %phitmp_i = xor i1 %tmp_783, true

ST_7: phitmp_i_cast_cast (69)  [1/1] 0.08ns  loc: ed25519_ref/src/sc25519.c:28->ed25519_ref/src/sc25519.c:167 (out node of the LUT)
:14  %phitmp_i_cast_cast = select i1 %phitmp_i, i2 -1, i2 0

ST_7: StgValue_77 (70)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:28->ed25519_ref/src/sc25519.c:167
:15  store i2 %phitmp_i_cast_cast, i2* %mask

ST_7: StgValue_78 (71)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:28->ed25519_ref/src/sc25519.c:167
:16  br label %.preheader1


 <State 8>: 1.24ns
ST_8: i_1_i (77)  [1/1] 0.00ns
.preheader.i:0  %i_1_i = phi i6 [ %i_52, %5 ], [ 0, %.preheader.i.preheader ]

ST_8: exitcond_i (78)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:36->ed25519_ref/src/sc25519.c:167
.preheader.i:1  %exitcond_i = icmp eq i6 %i_1_i, -32

ST_8: empty_67 (79)  [1/1] 0.00ns
.preheader.i:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_8: i_52 (80)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:36->ed25519_ref/src/sc25519.c:167
.preheader.i:3  %i_52 = add i6 %i_1_i, 1

ST_8: StgValue_83 (81)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:36->ed25519_ref/src/sc25519.c:167
.preheader.i:4  br i1 %exitcond_i, label %reduce_add_sub.exit, label %5

ST_8: tmp_764_i (83)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167
:0  %tmp_764_i = zext i6 %i_1_i to i64

ST_8: r_v_addr_21 (84)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167
:1  %r_v_addr_21 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_764_i

ST_8: r_v_load_19 (85)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167
:2  %r_v_load_19 = load i32* %r_v_addr_21, align 4

ST_8: t_addr_5 (86)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167
:3  %t_addr_5 = getelementptr inbounds [32 x i8]* %t, i64 0, i64 %tmp_764_i

ST_8: t_load (87)  [2/2] 0.68ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167
:4  %t_load = load i8* %t_addr_5, align 1

ST_8: StgValue_89 (95)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:168
reduce_add_sub.exit:0  ret void


 <State 9>: 2.53ns
ST_9: r_v_load_19 (85)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167
:2  %r_v_load_19 = load i32* %r_v_addr_21, align 4

ST_9: t_load (87)  [1/2] 0.68ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167
:4  %t_load = load i8* %t_addr_5, align 1

ST_9: tmp_765_i (88)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167 (grouped into LUT with out node tmp_768_i)
:5  %tmp_765_i = zext i8 %t_load to i32

ST_9: tmp_766_i (89)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167 (grouped into LUT with out node tmp_768_i)
:6  %tmp_766_i = xor i32 %r_v_load_19, %tmp_765_i

ST_9: tmp_767_i (90)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167 (grouped into LUT with out node tmp_768_i)
:7  %tmp_767_i = and i32 %tmp_766_i, %mask_cast

ST_9: tmp_768_i (91)  [1/1] 0.05ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167 (out node of the LUT)
:8  %tmp_768_i = xor i32 %r_v_load_19, %tmp_767_i

ST_9: StgValue_96 (92)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:37->ed25519_ref/src/sc25519.c:167
:9  store i32 %tmp_768_i, i32* %r_v_addr_21, align 4

ST_9: StgValue_97 (93)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:36->ed25519_ref/src/sc25519.c:167
:10  br label %.preheader.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ y_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                  (alloca           ) [ 0011111111]
StgValue_11        (br               ) [ 0111000000]
i                  (phi              ) [ 0010000000]
exitcond1          (icmp             ) [ 0011000000]
empty              (speclooptripcount) [ 0000000000]
i_49               (add              ) [ 0111000000]
StgValue_16        (br               ) [ 0000000000]
tmp                (zext             ) [ 0000000000]
r_v_addr           (getelementptr    ) [ 0001000000]
y_v_addr           (getelementptr    ) [ 0001000000]
StgValue_22        (br               ) [ 0011110000]
r_v_load           (load             ) [ 0000000000]
y_v_load           (load             ) [ 0000000000]
tmp_s              (add              ) [ 0000000000]
StgValue_26        (store            ) [ 0000000000]
StgValue_27        (br               ) [ 0111000000]
i_1                (phi              ) [ 0000100000]
exitcond           (icmp             ) [ 0000110000]
empty_65           (speclooptripcount) [ 0000000000]
i_50               (add              ) [ 0010110000]
StgValue_32        (br               ) [ 0000000000]
tmp_779            (zext             ) [ 0000000000]
r_v_addr_18        (getelementptr    ) [ 0000010000]
tmp_780            (zext             ) [ 0000000000]
r_v_addr_19        (getelementptr    ) [ 0000010000]
mask               (alloca           ) [ 0000001100]
StgValue_40        (br               ) [ 0000111100]
r_v_load_16        (load             ) [ 0000000000]
tmp_782            (trunc            ) [ 0000000000]
carry              (partselect       ) [ 0000000000]
carry_1            (zext             ) [ 0000000000]
r_v_load_17        (load             ) [ 0000000000]
tmp_781            (add              ) [ 0000000000]
StgValue_47        (store            ) [ 0000000000]
tmp_852_cast       (zext             ) [ 0000000000]
StgValue_49        (store            ) [ 0000000000]
StgValue_50        (br               ) [ 0010110000]
pb_i               (phi              ) [ 0000001100]
i_i                (phi              ) [ 0000001000]
exitcond2_i        (icmp             ) [ 0000001100]
empty_66           (speclooptripcount) [ 0000000000]
i_51               (add              ) [ 0000101100]
StgValue_56        (br               ) [ 0000000000]
tmp_i              (zext             ) [ 0000000100]
m_addr             (getelementptr    ) [ 0000000100]
r_v_addr_20        (getelementptr    ) [ 0000000100]
mask_load          (load             ) [ 0000000000]
mask_cast          (sext             ) [ 0000000011]
StgValue_64        (br               ) [ 0000001111]
m_load             (load             ) [ 0000000000]
pb_i_cast1         (zext             ) [ 0000000000]
pb                 (add              ) [ 0000000000]
pb_4_cast          (zext             ) [ 0000000000]
x                  (load             ) [ 0000000000]
x_3                (sub              ) [ 0000000000]
tmp_783            (bitselect        ) [ 0000101100]
tmp_784            (trunc            ) [ 0000000000]
t_addr             (getelementptr    ) [ 0000000000]
StgValue_74        (store            ) [ 0000000000]
phitmp_i           (xor              ) [ 0000000000]
phitmp_i_cast_cast (select           ) [ 0000000000]
StgValue_77        (store            ) [ 0000000000]
StgValue_78        (br               ) [ 0000101100]
i_1_i              (phi              ) [ 0000000010]
exitcond_i         (icmp             ) [ 0000000011]
empty_67           (speclooptripcount) [ 0000000000]
i_52               (add              ) [ 0000001011]
StgValue_83        (br               ) [ 0000000000]
tmp_764_i          (zext             ) [ 0000000000]
r_v_addr_21        (getelementptr    ) [ 0000000001]
t_addr_5           (getelementptr    ) [ 0000000001]
StgValue_89        (ret              ) [ 0000000000]
r_v_load_19        (load             ) [ 0000000000]
t_load             (load             ) [ 0000000000]
tmp_765_i          (zext             ) [ 0000000000]
tmp_766_i          (xor              ) [ 0000000000]
tmp_767_i          (and              ) [ 0000000000]
tmp_768_i          (xor              ) [ 0000000000]
StgValue_96        (store            ) [ 0000000000]
StgValue_97        (br               ) [ 0000001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="t_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="mask_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mask/4 "/>
</bind>
</comp>

<comp id="54" class="1004" name="r_v_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="5" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="3" bw="5" slack="0"/>
<pin id="94" dir="0" index="4" bw="32" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_v_load/2 StgValue_26/3 r_v_load_16/4 r_v_load_17/4 StgValue_47/5 StgValue_49/5 x/6 r_v_load_19/8 StgValue_96/9 "/>
</bind>
</comp>

<comp id="66" class="1004" name="y_v_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="6" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_v_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_v_load/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="r_v_addr_18_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_18/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="r_v_addr_19_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_19/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="m_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="6" slack="0"/>
<pin id="101" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="r_v_addr_20_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_20/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="t_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="6" slack="1"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_74/7 t_load/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="r_v_addr_21_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_21/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="t_addr_5_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/8 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="1"/>
<pin id="145" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_1_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="pb_i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pb_i (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="pb_i_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pb_i/6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="1"/>
<pin id="179" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_i_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/6 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_1_i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="1"/>
<pin id="190" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_1_i_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="exitcond1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_49_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_49/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="exitcond_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_50_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_50/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_779_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_779/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_780_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_780/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_782_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_782/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="carry_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="0" index="3" bw="6" slack="0"/>
<pin id="255" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="carry/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="carry_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="24" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="carry_1/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_781_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_781/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_852_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_852_cast/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond2_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_51_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_51/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mask_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="1"/>
<pin id="296" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask_load/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="mask_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mask_cast/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="pb_i_cast1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pb_i_cast1/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="pb_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pb/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="pb_4_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pb_4_cast/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="x_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_3/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_783_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_783/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_784_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_784/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="phitmp_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="phitmp_i/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="phitmp_i_cast_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="2" slack="0"/>
<pin id="343" dir="0" index="2" bw="2" slack="0"/>
<pin id="344" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_i_cast_cast/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="StgValue_77_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="2"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="exitcond_i_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="i_52_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_52/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_764_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_764_i/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_765_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_765_i/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_766_i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_766_i/9 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_767_i_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_767_i/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_768_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_768_i/9 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_49_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_49 "/>
</bind>
</comp>

<comp id="401" class="1005" name="r_v_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="1"/>
<pin id="403" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="y_v_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="1"/>
<pin id="408" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_v_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="i_50_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_50 "/>
</bind>
</comp>

<comp id="419" class="1005" name="r_v_addr_18_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_18 "/>
</bind>
</comp>

<comp id="424" class="1005" name="r_v_addr_19_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="1"/>
<pin id="426" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_19 "/>
</bind>
</comp>

<comp id="429" class="1005" name="mask_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="1"/>
<pin id="431" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mask "/>
</bind>
</comp>

<comp id="438" class="1005" name="i_51_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_51 "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_i_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="448" class="1005" name="m_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="1"/>
<pin id="450" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="453" class="1005" name="r_v_addr_20_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="1"/>
<pin id="455" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_20 "/>
</bind>
</comp>

<comp id="458" class="1005" name="mask_cast_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mask_cast "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_783_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_783 "/>
</bind>
</comp>

<comp id="471" class="1005" name="i_52_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_52 "/>
</bind>
</comp>

<comp id="476" class="1005" name="r_v_addr_21_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="1"/>
<pin id="478" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_21 "/>
</bind>
</comp>

<comp id="482" class="1005" name="t_addr_5_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="1"/>
<pin id="484" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="78" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="3"/><net_sink comp="61" pin=3"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="61" pin=3"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="61" pin=3"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="136" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="147" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="147" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="147" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="221"><net_src comp="61" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="73" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="217" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="228"><net_src comp="158" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="158" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="158" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="244"><net_src comp="230" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="249"><net_src comp="61" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="61" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="250" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="61" pin="5"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="2"/><net_sink comp="61" pin=4"/></net>

<net id="274"><net_src comp="246" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="280"><net_src comp="181" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="181" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="181" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="165" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="104" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="61" pin="5"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="315" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="338"><net_src comp="321" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="192" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="10" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="192" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="16" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="192" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="374"><net_src comp="123" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="61" pin="5"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="61" pin="5"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="386" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="399"><net_src comp="205" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="404"><net_src comp="54" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="409"><net_src comp="66" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="417"><net_src comp="230" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="422"><net_src comp="78" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="427"><net_src comp="86" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="61" pin=3"/></net>

<net id="432"><net_src comp="50" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="441"><net_src comp="282" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="446"><net_src comp="288" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="451"><net_src comp="97" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="456"><net_src comp="109" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="61" pin=3"/></net>

<net id="461"><net_src comp="297" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="466"><net_src comp="321" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="474"><net_src comp="359" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="479"><net_src comp="128" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="61" pin=3"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="485"><net_src comp="136" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_v | {3 5 9 }
	Port: m | {}
 - Input state : 
	Port: crypto_sign_ed25519_.16 : r_v | {2 3 4 5 6 7 8 9 }
	Port: crypto_sign_ed25519_.16 : y_v | {2 3 }
	Port: crypto_sign_ed25519_.16 : m | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_49 : 1
		StgValue_16 : 2
		tmp : 1
		r_v_addr : 2
		r_v_load : 3
		y_v_addr : 2
		y_v_load : 3
	State 3
		tmp_s : 1
		StgValue_26 : 2
	State 4
		exitcond : 1
		i_50 : 1
		StgValue_32 : 2
		tmp_779 : 1
		r_v_addr_18 : 2
		r_v_load_16 : 3
		tmp_780 : 2
		r_v_addr_19 : 3
		r_v_load_17 : 4
	State 5
		tmp_782 : 1
		carry : 1
		carry_1 : 2
		tmp_781 : 3
		StgValue_47 : 4
		tmp_852_cast : 2
		StgValue_49 : 3
	State 6
		exitcond2_i : 1
		i_51 : 1
		StgValue_56 : 2
		tmp_i : 1
		m_addr : 2
		m_load : 3
		r_v_addr_20 : 2
		x : 3
		mask_cast : 1
	State 7
		pb : 1
		pb_4_cast : 2
		x_3 : 3
		tmp_783 : 4
		tmp_784 : 4
		StgValue_74 : 5
		phitmp_i : 5
		phitmp_i_cast_cast : 5
		StgValue_77 : 6
	State 8
		exitcond_i : 1
		i_52 : 1
		StgValue_83 : 2
		tmp_764_i : 1
		r_v_addr_21 : 2
		r_v_load_19 : 3
		t_addr_5 : 2
		t_load : 3
	State 9
		tmp_765_i : 1
		tmp_766_i : 2
		tmp_767_i : 2
		tmp_768_i : 2
		StgValue_96 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |        i_49_fu_205        |    0    |    15   |
|          |        tmp_s_fu_217       |    0    |    39   |
|          |        i_50_fu_230        |    0    |    15   |
|    add   |       tmp_781_fu_264      |    0    |    39   |
|          |        i_51_fu_282        |    0    |    15   |
|          |         pb_fu_305         |    0    |    15   |
|          |        i_52_fu_359        |    0    |    15   |
|----------|---------------------------|---------|---------|
|          |      phitmp_i_fu_334      |    0    |    2    |
|    xor   |      tmp_766_i_fu_375     |    0    |    32   |
|          |      tmp_768_i_fu_386     |    0    |    32   |
|----------|---------------------------|---------|---------|
|    sub   |         x_3_fu_315        |    0    |    39   |
|----------|---------------------------|---------|---------|
|    and   |      tmp_767_i_fu_381     |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      exitcond1_fu_199     |    0    |    3    |
|   icmp   |      exitcond_fu_224      |    0    |    2    |
|          |     exitcond2_i_fu_276    |    0    |    3    |
|          |     exitcond_i_fu_353     |    0    |    3    |
|----------|---------------------------|---------|---------|
|  select  | phitmp_i_cast_cast_fu_340 |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_211        |    0    |    0    |
|          |       tmp_779_fu_236      |    0    |    0    |
|          |       tmp_780_fu_241      |    0    |    0    |
|          |       carry_1_fu_260      |    0    |    0    |
|   zext   |    tmp_852_cast_fu_271    |    0    |    0    |
|          |        tmp_i_fu_288       |    0    |    0    |
|          |     pb_i_cast1_fu_301     |    0    |    0    |
|          |      pb_4_cast_fu_311     |    0    |    0    |
|          |      tmp_764_i_fu_365     |    0    |    0    |
|          |      tmp_765_i_fu_371     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |       tmp_782_fu_246      |    0    |    0    |
|          |       tmp_784_fu_329      |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        carry_fu_250       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      mask_cast_fu_297     |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|       tmp_783_fu_321      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   303   |
|----------|---------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    0   |   16   |    4   |
+----+--------+--------+--------+
|Total|    0   |   16   |    4   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   i_1_i_reg_188   |    6   |
|    i_1_reg_154    |    5   |
|    i_49_reg_396   |    6   |
|    i_50_reg_414   |    5   |
|    i_51_reg_438   |    6   |
|    i_52_reg_471   |    6   |
|    i_i_reg_177    |    6   |
|     i_reg_143     |    6   |
|   m_addr_reg_448  |    5   |
| mask_cast_reg_458 |   32   |
|    mask_reg_429   |    2   |
|    pb_i_reg_165   |    1   |
|r_v_addr_18_reg_419|    5   |
|r_v_addr_19_reg_424|    5   |
|r_v_addr_20_reg_453|    5   |
|r_v_addr_21_reg_476|    5   |
|  r_v_addr_reg_401 |    5   |
|  t_addr_5_reg_482 |    5   |
|  tmp_783_reg_463  |    1   |
|   tmp_i_reg_443   |   64   |
|  y_v_addr_reg_406 |    5   |
+-------------------+--------+
|       Total       |   186  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_61 |  p0  |   5  |   5  |   25   ||    27   |
|  grp_access_fu_61 |  p1  |   3  |  32  |   96   ||    15   |
|  grp_access_fu_61 |  p3  |   6  |   5  |   30   ||    33   |
|  grp_access_fu_73 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_104 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_123 |  p0  |   3  |   5  |   15   ||    15   |
|    pb_i_reg_165   |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  || 4.76075 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   303  |
|   Memory  |    0   |    -   |   16   |    4   |
|Multiplexer|    -   |    4   |    -   |   117  |
|  Register |    -   |    -   |   186  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   202  |   424  |
+-----------+--------+--------+--------+--------+
