{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 16:57:35 2010 " "Info: Processing started: Wed Mar 31 16:57:35 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch_d -c latch_d " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off latch_d -c latch_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file latch_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_d-rtl " "Info: Found design unit 1: latch_d-rtl" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_d " "Info: Found entity 1: latch_d" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_d-rtl " "Info: Found design unit 1: ff_d-rtl" {  } { { "ff_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/ff_d.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Info: Found entity 1: ff_d" {  } { { "ff_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/ff_d.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file latch_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_sr-rtl " "Info: Found design unit 1: latch_sr-rtl" {  } { { "latch_sr.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_sr.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_sr " "Info: Found entity 1: latch_sr" {  } { { "latch_sr.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_sr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_d " "Info: Elaborating entity \"latch_d\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q latch_d.vhd(10) " "Warning (10631): VHDL Process Statement warning at latch_d.vhd(10): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "notq latch_d.vhd(10) " "Warning (10631): VHDL Process Statement warning at latch_d.vhd(10): inferring latch(es) for signal or variable \"notq\", which holds its previous value in one or more paths through the process" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notq latch_d.vhd(10) " "Info (10041): Inferred latch for \"notq\" at latch_d.vhd(10)" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q latch_d.vhd(10) " "Info (10041): Inferred latch for \"q\" at latch_d.vhd(10)" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "q\$latch " "Warning: Latch q\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "notq\$latch " "Warning: Latch notq\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Info: Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Info: Implemented 5 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 16:57:38 2010 " "Info: Processing ended: Wed Mar 31 16:57:38 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
