Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Nov 13 21:35:55 2023


Cell Usage:
GTP_APM_E1 (SIMD)           2 uses
GTP_APM_E1                   10 uses
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    8 uses
GTP_DFF                     380 uses
GTP_DFF_C                  3372 uses
GTP_DFF_CE                 2061 uses
GTP_DFF_E                  1420 uses
GTP_DFF_P                   163 uses
GTP_DFF_PE                  119 uses
GTP_DFF_R                   950 uses
GTP_DFF_RE                 2166 uses
GTP_DFF_S                    29 uses
GTP_DFF_SE                  109 uses
GTP_DLATCH                    2 uses
GTP_DLATCH_C                 50 uses
GTP_DLL                       2 uses
GTP_DRM18K                   73 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                      42 uses
GTP_IOCLKBUF                  5 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  3 uses
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                    262 uses
GTP_LUT2                    752 uses
GTP_LUT3                   1811 uses
GTP_LUT4                   1404 uses
GTP_LUT5                   2782 uses
GTP_LUT5CARRY              4040 uses
GTP_LUT5M                   873 uses
GTP_MUX2LUT6                118 uses
GTP_MUX2LUT7                  6 uses
GTP_OSERDES                  71 uses
GTP_PLL_E3                    5 uses
GTP_RAM16X1DP                86 uses
GTP_ROM32X1                   3 uses
GTP_ROM64X1                   1 use

I/O ports: 176
GTP_INBUF                  55 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 44 uses
GTP_OUTBUFT                38 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 12015 of 42800 (28.07%)
	LUTs as dram: 86 of 17000 (0.51%)
	LUTs as logic: 11929
Total Registers: 10769 of 64200 (16.77%)
Total Latches: 52

DRM18K:
Total DRM18K = 74.0 of 134 (55.22%)

APMs:
Total APMs = 11.00 of 84 (13.10%)

Total I/O ports = 181 of 296 (61.15%)


Overview of Control Sets:

Number of unique control sets : 645

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 145      | 10                135
  [2, 4)      | 43       | 16                27
  [4, 6)      | 37       | 14                23
  [6, 8)      | 32       | 5                 27
  [8, 10)     | 191      | 155               36
  [10, 12)    | 26       | 5                 21
  [12, 14)    | 34       | 16                18
  [14, 16)    | 22       | 7                 15
  [16, Inf)   | 115      | 73                42
--------------------------------------------------------------
  The maximum fanout: 1702
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 380
  NO              NO                YES                3535
  NO              YES               NO                 979
  YES             NO                NO                 1420
  YES             NO                YES                2180
  YES             YES               NO                 2275
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              2
  NO             YES             50
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hdmi_ddr_ov5640_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT       | FF        | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_ddr_ov5640_top                                            | 12067     | 10769     | 86                  | 11      | 74      | 0       | 0        | 0           | 2       | 8        | 0             | 0         | 0         | 0        | 181     | 3           | 1           | 5            | 0        | 4040          | 118          | 6            | 0            | 0       | 0        | 5       | 0        | 0          | 0             | 1         | 0        | 3        
| + cmos1_8_16bit                                                | 7         | 63        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_8_16bit                                                | 7         | 63        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms1_reg_config                                             | 62        | 35        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                         | 30        | 9         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms2_reg_config                                             | 46        | 23        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                         | 31        | 9         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_buf                                                    | 1708      | 1759      | 0                   | 0       | 40      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 395           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ddr_arbit                                                  | 1061      | 11        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rd_buf                                                     | 115       | 101       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_fram_buf                                              | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_rd_fram_buf                              | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_1                                                   | 86        | 371       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 65            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_fram_buf                                              | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_wr_fram_buf                              | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_2                                                   | 85        | 368       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 65            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_fram_buf                                              | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_wr_fram_buf                              | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_3                                                   | 81        | 362       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 65            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_fram_buf                                              | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_wr_fram_buf                              | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_4                                                   | 86        | 370       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_fram_buf                                              | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_wr_fram_buf                              | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_rd_ctrl_top                                             | 193       | 175       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_ctrl                                                  | 10        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cmd_trans                                             | 182       | 109       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_ctrl                                                  | 1         | 31        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + image_size_down_without_fifo_1                               | 44        | 49        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + image_size_down_without_fifo_2                               | 44        | 49        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + image_size_down_without_fifo_4                               | 44        | 49        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                   | 350       | 331       | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                 | 81        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                 | 79        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                 | 102       | 144       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                 | 88        | 62        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + power_on_delay_inst                                          | 41        | 37        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + scale_fifo_inst                                              | 97        | 98        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_scale_fifo                                     | 97        | 98        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                         | 97        | 98        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + scale_fifo_inst_2                                            | 97        | 98        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_scale_fifo                                     | 97        | 98        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                         | 97        | 98        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + scale_fifo_inst_3                                            | 97        | 98        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_scale_fifo                                     | 97        | 98        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                         | 97        | 98        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + scale_fifo_inst_4                                            | 97        | 98        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_scale_fifo                                     | 97        | 98        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                         | 97        | 98        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + scaler_1                                                     | 357       | 99        | 0                   | 2       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 182           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_fifo_ctrl_inst                                         | 78        | 47        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + p                                                        | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_mul_2_8                                    | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_calculator                                               | 230       | 52        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 99            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rfifo                                                    | 11        | 0         | 0                   | 1       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mul_inst                                                 | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_mul_2_8                                    | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ram_fifo                                               | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_ram_fifo                                 | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + scaler_2                                                     | 233       | 88        | 0                   | 2       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 138           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_fifo_ctrl_inst                                         | 78        | 47        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + p                                                        | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_mul_2_8                                    | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_calculator                                               | 115       | 41        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rfifo                                                    | 11        | 0         | 0                   | 1       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mul_inst                                                 | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_mul_2_8                                    | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ram_fifo                                               | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_ram_fifo                                 | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + scaler_3                                                     | 279       | 88        | 0                   | 2       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 175           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_fifo_ctrl_inst                                         | 78        | 47        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + p                                                        | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_mul_2_8                                    | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_calculator                                               | 190       | 41        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 106           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rfifo                                                    | 11        | 0         | 0                   | 1       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mul_inst                                                 | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_mul_2_8                                    | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ram_fifo                                               | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_ram_fifo                                 | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + scaler_4                                                     | 168       | 77        | 0                   | 2       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 119           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_fifo_ctrl_inst                                         | 79        | 47        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + p                                                        | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_mul_2_8                                    | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_calculator                                               | 78        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rfifo                                                    | 11        | 0         | 0                   | 1       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mul_inst                                                 | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_mul_2_8                                    | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ram_fifo                                               | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_ram_fifo                                 | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + sync_vg                                                      | 78        | 48        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_50H                                                   | 4208      | 4077      | 78                  | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 650           | 32           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2633      | 2382      | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 317       | 236       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23        | 23        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133       | 92        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9         | 9         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45        | 38        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 106       | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 1         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 567       | 613       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11        | 12        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 99        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 75        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1558      | 1393      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 473       | 308       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 156       | 69        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 109       | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 76        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 161       | 84        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 387       | 284       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 79        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 155       | 81        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 330       | 262       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 101       | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 339       | 262       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 31        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 105       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 107       | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0         | 3         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 4         | 260       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 6         | 8         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1573      | 1693      | 78                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 144           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0         | 46        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0         | 1         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 170       | 152       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 111       | 77        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 16        | 8         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 59        | 75        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 817       | 598       | 76                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 532       | 397       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 11        | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27        | 18        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 24        | 8         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 15        | 12        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 23        | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 232       | 150       | 76                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 80        | 15        | 38                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 80        | 15        | 38                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 38        | 0         | 38                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 80        | 15        | 38                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 80        | 15        | 38                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 38        | 0         | 38                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 53        | 51        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 77        | 89        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 221       | 329       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 89        | 65        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 26        | 104       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 288       | 478       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27        | 14        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0         | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24        | 14        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0         | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 260       | 455       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hsv_rgb                                                    | 92        | 127       | 0                   | 1.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_config                                                 | 44        | 26        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + x_scale_rom_inst                                           | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_x_scale_rom                                   | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_x_scale_rom                               | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + y_scale_rom_inst                                           | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_y_scale_rom                                   | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_y_scale_rom                               | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                        | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_ethhdmi                                                | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_ram_hdmi                                             | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_eth_ram_hdmi                               | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rgb_hsv                                                    | 791       | 122       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 697           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_top_sd_rw                                                  | 2756      | 2888      | 8                   | 0.5     | 2.5     | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 1057          | 81           | 3            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 1        
|   + ethernet_test                                              | 2121      | 2486      | 8                   | 0       | 2       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 859           | 17           | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 1        
|     + eth_udp_test                                             | 2121      | 2477      | 8                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 859           | 17           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sync_fifo_2048x8b                                    | 61        | 26        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_sync_fifo_2048x8b                        | 61        | 26        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                                   | 61        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                                      | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_ip_mac_top                                         | 1890      | 1863      | 8                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 755           | 17           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_mac_top_U1                                       | 650       | 884       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 98            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + arp_cache                                          | 69        | 129       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + arp_rx                                             | 71        | 191       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + arp_tx                                             | 193       | 135       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_layer                                          | 317       | 429       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + mac_rx                                           | 173       | 296       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + crc32_gen                                      | 57        | 32        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + mac_tx                                           | 105       | 99        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + crc32_gen                                      | 49        | 32        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + mac_tx_mode                                      | 39        | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_layer                                             | 1070      | 843       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 550           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + icmp                                               | 459       | 342       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 213           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + icmp_receive_ram                                 | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_icmp_rx_ram_8_256                | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ip_rx                                              | 194       | 217       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 120           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ip_tx                                              | 358       | 235       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 188           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ip_tx_mode                                         | 58        | 49        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_layer                                            | 170       | 136       | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 107           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + udp_rx                                             | 84        | 80        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + udp_tx                                             | 86        | 56        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + udp_shift_register                               | 13        | 4         | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_shiftregister_udp_shift_register| 13        | 4         | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_ipm_distributed_sdpram_udp_shift_register  | 8         | 0         | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ref_clock                                                | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rgmii_interface                                          | 0         | 9         | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + pll_clk_inst                                               | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_data_gen                                                 | 318       | 113       | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 113           | 62           | 3            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_sd_fifo                                              | 65        | 66        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_eth_sd_fifo                                  | 65        | 66        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 65        | 66        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sd_ctrl_top                                              | 218       | 223       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_sd_init                                                | 121       | 110       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_sd_read                                                | 80        | 96        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_sd_write                                               | 13        | 17        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                   
**********************************************************************************************************************************************************************************
                                                                                                                   Clock   Non-clock                                              
 Clock                                                         Period       Waveform       Type                    Loads       Loads  Sources                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                       20.000       {0 10}         Declared                  106           9  {sys_clk}                                   
   ddrphy_clkin                                                10.000       {0 5}          Generated (sys_clk)      5731           0  {u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT}         
   ioclk0                                                      2.500        {0 1.25}       Generated (sys_clk)        11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT}        
   ioclk1                                                      2.500        {0 1.25}       Generated (sys_clk)        27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT}        
   ioclk2                                                      2.500        {0 1.25}       Generated (sys_clk)         2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/CLKOUT}        
   ioclk_gate_clk                                              10.000       {0 5}          Generated (sys_clk)         1           0  {u_DDR3_50H/u_clkbufg_gate/CLKOUT}          
   sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred  20.000       {0 10}         Generated (sys_clk)       203           0  {u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0} 
   sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred  20.000       {10 20}        Generated (sys_clk)        40           0  {u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1} 
   sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred                     100.000      {0 50}         Generated (sys_clk)       260           0  {u_pll/u_pll_e3/CLKOUT1}                    
   sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred                     40.000       {0 20}         Generated (sys_clk)        12           0  {u_pll/u_pll_e3/CLKOUT2}                    
 pix_clk_in                                                    13.500       {0 6.75}       Declared                 1048           0  {pixclk_in}                                 
 pix_clk                                                       13.500       {0 6.75}       Declared                    0           0  {pix_clk}                                   
 coms1_clk                                                     11.900       {0 5.95}       Declared                   39           1  {cmos1_pclk}                                
   coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred   23.800       {0 11.9}       Generated (coms1_clk)     428           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT}    
 coms2_clk                                                     11.900       {0 5.95}       Declared                   39           1  {cmos2_pclk}                                
   coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred   23.800       {0 11.9}       Generated (coms2_clk)     406           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT}    
 sd_clk                                                        20.000       {0 10}         Declared                    0           0  {sd_clk}                                    
 hdmi_ddr_ov5640_top|rgmii_rxc                                 1000.000     {0 500}        Declared                 2520           1  {rgmii_rxc}                                 
==================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     241.779 MHz         20.000          4.136         15.864
 ddrphy_clkin               100.000 MHz     117.000 MHz         10.000          8.547          1.453
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 pix_clk_in                  74.074 MHz      42.772 MHz         13.500         23.380         -9.880
 coms1_clk                   84.034 MHz     401.284 MHz         11.900          2.492          9.408
 coms2_clk                   84.034 MHz     401.284 MHz         11.900          2.492          9.408
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                             50.000 MHz     125.156 MHz         20.000          7.990         12.010
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                             50.000 MHz     260.688 MHz         20.000          3.836         16.164
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     112.158 MHz       1000.000          8.916        991.084
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                             10.000 MHz     152.532 MHz        100.000          6.556         93.444
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                             25.000 MHz     283.366 MHz         40.000          3.529         36.471
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     145.370 MHz         23.800          6.879         16.921
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     145.370 MHz         23.800          6.879         16.921
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.864       0.000              0            193
 ddrphy_clkin           ddrphy_clkin                 1.453       0.000              0          10193
 pix_clk_in             ddrphy_clkin                -4.259     -91.417             35             39
 coms1_clk              ddrphy_clkin                 0.827       0.000              0              1
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -6.071    -114.456             22             22
 coms2_clk              ddrphy_clkin                 1.075       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -0.523      -0.523              1              1
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 7.357       0.000              0              6
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 ddrphy_clkin           pix_clk_in                  -8.680   -1547.546            289            289
 pix_clk_in             pix_clk_in                  -9.880     -76.049             15           2280
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                  -6.927    -801.582            156            156
 coms1_clk              coms1_clk                    9.408       0.000              0             81
 coms2_clk              coms2_clk                    9.408       0.000              0             81
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    12.010       0.000              0            441
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    14.211       0.000              0             23
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     7.154       0.000              0             44
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    16.164       0.000              0             75
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     7.259       0.000              0             17
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   991.084       0.000              0           5575
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    93.444       0.000              0            608
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    36.471       0.000              0             12
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     8.368       0.000              0            189
 ddrphy_clkin           coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.345    -128.673             53             53
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    16.921       0.000              0            839
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -5.216    -303.227             94             94
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     8.292       0.000              0            189
 ddrphy_clkin           coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.345    -128.673             53             53
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    16.921       0.000              0            850
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -5.143    -298.799             94             94
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0            193
 ddrphy_clkin           ddrphy_clkin                 0.342       0.000              0          10193
 pix_clk_in             ddrphy_clkin                -2.106      -7.734              4             39
 coms1_clk              ddrphy_clkin                -1.446      -1.446              1              1
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                 0.004       0.000              0             22
 coms2_clk              ddrphy_clkin                -1.694      -1.694              1              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                 0.004       0.000              0              1
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 0.986       0.000              0              6
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 ddrphy_clkin           pix_clk_in                   3.392       0.000              0            289
 pix_clk_in             pix_clk_in                   0.740       0.000              0           2280
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                   3.647       0.000              0            156
 coms1_clk              coms1_clk                    0.740       0.000              0             81
 coms2_clk              coms2_clk                    0.740       0.000              0             81
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.649       0.000              0            441
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     3.968       0.000              0             23
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    10.288       0.000              0             44
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     1.080       0.000              0             75
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    11.296       0.000              0             17
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.453       0.000              0           5575
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.740       0.000              0            608
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     1.175       0.000              0             12
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -1.420     -62.559             71            189
 ddrphy_clkin           coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.282       0.000              0             53
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.740       0.000              0            839
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.602       0.000              0             94
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -1.420     -49.167             71            189
 ddrphy_clkin           coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.282       0.000              0             53
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.740       0.000              0            850
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.602       0.000              0             94
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.706       0.000              0             67
 ddrphy_clkin           ddrphy_clkin                 6.058       0.000              0           2399
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 8.249       0.000              0             67
 pix_clk_in             pix_clk_in                   8.888       0.000              0             68
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                  -6.023   -2950.647            677            677
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    14.083       0.000              0            183
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.781       0.000              0             40
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   993.360       0.000              0             28
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    95.499       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    22.024       0.000              0              8
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     9.791       0.000              0            201
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.892    -589.488            201            201
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    19.047       0.000              0             52
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     9.568       0.000              0            223
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.867    -621.999            223            223
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0             67
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2399
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 0.000       0.000              0             67
 pix_clk_in             pix_clk_in                   1.787       0.000              0             68
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                   2.796       0.000              0            677
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     3.110       0.000              0            183
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    14.962       0.000              0             40
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     2.378       0.000              0             28
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     3.413       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.667       0.000              0              8
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.676       0.000              0            201
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.987       0.000              0            201
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.667       0.000              0             52
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.290       0.000              0            223
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.387       0.000              0            223
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            106
 ddrphy_clkin                                        3.100       0.000              0           5731
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 pix_clk_in                                          5.612       0.000              0           1048
 coms1_clk                                           5.330       0.000              0             39
 coms2_clk                                           5.330       0.000              0             39
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     8.862       0.000              0            203
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     9.380       0.000              0             40
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           2520
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred            49.102       0.000              0            260
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred            19.380       0.000              0             12
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.762       0.000              0            406
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.762       0.000              0            428
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N88157
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=21)       0.853       7.117         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N88160
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I4 (GTP_LUT5)
                                   td                    0.172       7.289 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.959         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.959         Logic Levels: 3  
                                                                                   Logic: 1.004ns(28.330%), Route: 2.540ns(71.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N88157
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=21)       0.853       7.117         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N88160
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I4 (GTP_LUT5)
                                   td                    0.172       7.289 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.959         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.959         Logic Levels: 3  
                                                                                   Logic: 1.004ns(28.330%), Route: 2.540ns(71.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N88157
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=21)       0.853       7.117         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N88160
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I4 (GTP_LUT5)
                                   td                    0.172       7.289 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.959         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.959         Logic Levels: 3  
                                                                                   Logic: 1.004ns(28.330%), Route: 2.540ns(71.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/Q (GTP_DFF_CE)
                                   net (fanout=47)       1.013       8.253         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/I1 (GTP_LUT5M)
                                   td                    0.300       8.553 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.553         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N16880
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.553 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553       9.106         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/I0 (GTP_LUT5)
                                   td                    0.185       9.291 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       9.896         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/I1 (GTP_LUT2)
                                   td                    0.185      10.081 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/Z (GTP_LUT2)
                                   net (fanout=4)        0.641      10.722         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.955 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.955         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.985 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.985         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [4]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.221 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.774         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/I3 (GTP_LUT4)
                                   td                    0.185      11.959 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/Z (GTP_LUT4)
                                   net (fanout=10)       0.758      12.717         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17028
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/I2 (GTP_LUT3)
                                   td                    0.185      12.902 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      13.455         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17038
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/I1 (GTP_LUT5M)
                                   td                    0.300      13.755 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      14.308         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N10556
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_4/I4 (GTP_LUT5)
                                   td                    0.185      14.493 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.957         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N11106
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/I1 (GTP_LUT2)
                                   td                    0.185      15.142 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      15.142         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77 [6]
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  15.142         Logic Levels: 12 
                                                                                   Logic: 2.538ns(30.835%), Route: 5.693ns(69.165%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  15.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.453                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/state_4/CLK (GTP_DFF_CE)
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/D (GTP_DFF_RE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/ddr_arbit/state_4/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       frame_buf/ddr_arbit/state_4/Q (GTP_DFF_CE)
                                   net (fanout=13)       0.792       8.032         frame_buf/ddr_arbit/state_4
                                                                                   frame_buf/ddr_arbit/N98/I4 (GTP_LUT5)
                                   td                    0.316       8.348 f       frame_buf/ddr_arbit/N98/Z (GTP_LUT5)
                                   net (fanout=288)      2.001      10.349         frame_buf/ddr_arbit/N98
                                                                                   frame_buf/wr_buf_4/N82_8/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.582 f       frame_buf/wr_buf_4/N82_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.582         frame_buf/wr_buf_4/_N7537
                                                                                   frame_buf/wr_buf_4/N82_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.612 r       frame_buf/wr_buf_4/N82_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.612         frame_buf/wr_buf_4/_N7538
                                                                                   frame_buf/wr_buf_4/N82_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.642 r       frame_buf/wr_buf_4/N82_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.642         frame_buf/wr_buf_4/_N7539
                                                                                   frame_buf/wr_buf_4/N82_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.672 r       frame_buf/wr_buf_4/N82_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.672         frame_buf/wr_buf_4/_N7540
                                                                                   frame_buf/wr_buf_4/N82_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.702 r       frame_buf/wr_buf_4/N82_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.702         frame_buf/wr_buf_4/_N7541
                                                                                   frame_buf/wr_buf_4/N82_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.732 r       frame_buf/wr_buf_4/N82_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.732         frame_buf/wr_buf_4/_N7542
                                                                                   frame_buf/wr_buf_4/N82_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.762 r       frame_buf/wr_buf_4/N82_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.762         frame_buf/wr_buf_4/_N7543
                                                                                   frame_buf/wr_buf_4/N82_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.792 r       frame_buf/wr_buf_4/N82_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.792         frame_buf/wr_buf_4/_N7544
                                                                                   frame_buf/wr_buf_4/N82_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.822 r       frame_buf/wr_buf_4/N82_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.822         frame_buf/wr_buf_4/_N7545
                                                                                   frame_buf/wr_buf_4/N82_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.852 r       frame_buf/wr_buf_4/N82_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.852         frame_buf/wr_buf_4/_N7546
                                                                                   frame_buf/wr_buf_4/N82_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.882 r       frame_buf/wr_buf_4/N82_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.882         frame_buf/wr_buf_4/_N7547
                                                                                   frame_buf/wr_buf_4/N82_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.912 r       frame_buf/wr_buf_4/N82_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.912         frame_buf/wr_buf_4/_N7548
                                                                                   frame_buf/wr_buf_4/N82_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.942 r       frame_buf/wr_buf_4/N82_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.942         frame_buf/wr_buf_4/_N7549
                                                                                   frame_buf/wr_buf_4/N82_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.972 r       frame_buf/wr_buf_4/N82_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.972         frame_buf/wr_buf_4/_N7550
                                                                                   frame_buf/wr_buf_4/N82_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.002 r       frame_buf/wr_buf_4/N82_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.002         frame_buf/wr_buf_4/_N7551
                                                                                   frame_buf/wr_buf_4/N82_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.032 r       frame_buf/wr_buf_4/N82_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.032         frame_buf/wr_buf_4/_N7552
                                                                                   frame_buf/wr_buf_4/N82_24/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.268 r       frame_buf/wr_buf_4/N82_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.732         frame_buf/_N14815
                                                                                   frame_buf/wr_buf_3/N82_24/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.965 f       frame_buf/wr_buf_3/N82_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.965         frame_buf/wr_buf_3/_N7500
                                                                                   frame_buf/wr_buf_3/N82_25/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.201 r       frame_buf/wr_buf_3/N82_25/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      12.665         frame_buf/_N14844
                                                                                   frame_buf/wr_buf_2/N82_25/I3 (GTP_LUT5CARRY)
                                   td                    0.233      12.898 f       frame_buf/wr_buf_2/N82_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.898         frame_buf/wr_buf_2/_N7448
                                                                                   frame_buf/wr_buf_2/N82_26/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.134 r       frame_buf/wr_buf_2/N82_26/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      13.598         frame_buf/_N14873
                                                                                   frame_buf/wr_buf_1/N82_26/I3 (GTP_LUT5CARRY)
                                   td                    0.233      13.831 f       frame_buf/wr_buf_1/N82_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.831         frame_buf/wr_buf_1/_N7596
                                                                                   frame_buf/wr_buf_1/N82_27/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.067 r       frame_buf/wr_buf_1/N82_27/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.531         frame_buf/_N14902
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.764 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.764         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_25/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.000 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_25/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.000         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250 [27]
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/D (GTP_DFF_RE)

 Data arrival time                                                  15.000         Logic Levels: 26 
                                                                                   Logic: 3.440ns(42.527%), Route: 4.649ns(57.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  15.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.595                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/state_4/CLK (GTP_DFF_CE)
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/D (GTP_DFF_RE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/ddr_arbit/state_4/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       frame_buf/ddr_arbit/state_4/Q (GTP_DFF_CE)
                                   net (fanout=13)       0.792       8.032         frame_buf/ddr_arbit/state_4
                                                                                   frame_buf/ddr_arbit/N98/I4 (GTP_LUT5)
                                   td                    0.316       8.348 f       frame_buf/ddr_arbit/N98/Z (GTP_LUT5)
                                   net (fanout=288)      2.001      10.349         frame_buf/ddr_arbit/N98
                                                                                   frame_buf/wr_buf_4/N82_8/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.582 f       frame_buf/wr_buf_4/N82_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.582         frame_buf/wr_buf_4/_N7537
                                                                                   frame_buf/wr_buf_4/N82_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.612 r       frame_buf/wr_buf_4/N82_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.612         frame_buf/wr_buf_4/_N7538
                                                                                   frame_buf/wr_buf_4/N82_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.642 r       frame_buf/wr_buf_4/N82_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.642         frame_buf/wr_buf_4/_N7539
                                                                                   frame_buf/wr_buf_4/N82_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.672 r       frame_buf/wr_buf_4/N82_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.672         frame_buf/wr_buf_4/_N7540
                                                                                   frame_buf/wr_buf_4/N82_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.702 r       frame_buf/wr_buf_4/N82_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.702         frame_buf/wr_buf_4/_N7541
                                                                                   frame_buf/wr_buf_4/N82_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.732 r       frame_buf/wr_buf_4/N82_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.732         frame_buf/wr_buf_4/_N7542
                                                                                   frame_buf/wr_buf_4/N82_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.762 r       frame_buf/wr_buf_4/N82_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.762         frame_buf/wr_buf_4/_N7543
                                                                                   frame_buf/wr_buf_4/N82_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.792 r       frame_buf/wr_buf_4/N82_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.792         frame_buf/wr_buf_4/_N7544
                                                                                   frame_buf/wr_buf_4/N82_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.822 r       frame_buf/wr_buf_4/N82_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.822         frame_buf/wr_buf_4/_N7545
                                                                                   frame_buf/wr_buf_4/N82_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.852 r       frame_buf/wr_buf_4/N82_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.852         frame_buf/wr_buf_4/_N7546
                                                                                   frame_buf/wr_buf_4/N82_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.882 r       frame_buf/wr_buf_4/N82_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.882         frame_buf/wr_buf_4/_N7547
                                                                                   frame_buf/wr_buf_4/N82_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.912 r       frame_buf/wr_buf_4/N82_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.912         frame_buf/wr_buf_4/_N7548
                                                                                   frame_buf/wr_buf_4/N82_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.942 r       frame_buf/wr_buf_4/N82_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.942         frame_buf/wr_buf_4/_N7549
                                                                                   frame_buf/wr_buf_4/N82_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.972 r       frame_buf/wr_buf_4/N82_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.972         frame_buf/wr_buf_4/_N7550
                                                                                   frame_buf/wr_buf_4/N82_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.002 r       frame_buf/wr_buf_4/N82_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.002         frame_buf/wr_buf_4/_N7551
                                                                                   frame_buf/wr_buf_4/N82_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.032 r       frame_buf/wr_buf_4/N82_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.032         frame_buf/wr_buf_4/_N7552
                                                                                   frame_buf/wr_buf_4/N82_24/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.268 r       frame_buf/wr_buf_4/N82_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.732         frame_buf/_N14815
                                                                                   frame_buf/wr_buf_3/N82_24/I3 (GTP_LUT5CARRY)
                                   td                    0.300      12.032 f       frame_buf/wr_buf_3/N82_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      12.496         frame_buf/_N14843
                                                                                   frame_buf/wr_buf_2/N82_24/I3 (GTP_LUT5CARRY)
                                   td                    0.233      12.729 f       frame_buf/wr_buf_2/N82_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.729         frame_buf/wr_buf_2/_N7447
                                                                                   frame_buf/wr_buf_2/N82_25/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.965 r       frame_buf/wr_buf_2/N82_25/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      13.429         frame_buf/_N14872
                                                                                   frame_buf/wr_buf_1/N82_25/I3 (GTP_LUT5CARRY)
                                   td                    0.233      13.662 f       frame_buf/wr_buf_1/N82_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.662         frame_buf/wr_buf_1/_N7595
                                                                                   frame_buf/wr_buf_1/N82_26/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.898 r       frame_buf/wr_buf_1/N82_26/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.362         frame_buf/_N14901
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.595 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.595         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7724
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.831 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.831         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250 [26]
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/D (GTP_DFF_RE)

 Data arrival time                                                  14.831         Logic Levels: 25 
                                                                                   Logic: 3.271ns(41.301%), Route: 4.649ns(58.699%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[13]/CLK (GTP_DFF_E)
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/D (GTP_DFF_RE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 pixclk_in                                               0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000     229.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211     230.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204     233.915         nt_pixclk_in     
                                                                           r       y_scale_2[13]/CLK (GTP_DFF_E)

                                   tco                   0.329     234.244 r       y_scale_2[13]/Q (GTP_DFF_E)
                                   net (fanout=6)        0.693     234.937         y_scale_2[13]    
                                                                                   scaler_2/N1_mux3_4/I0 (GTP_LUT4)
                                   td                    0.290     235.227 f       scaler_2/N1_mux3_4/Z (GTP_LUT4)
                                   net (fanout=18)       0.834     236.061         scaler_2/N1      
                                                                                   scaler_2/N12_4.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233     236.294 f       scaler_2/N12_4.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.294         scaler_2/N12_4.co [1]
                                                                                   scaler_2/N12_4.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.324 r       scaler_2/N12_4.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.324         scaler_2/N12_4.co [2]
                                                                                   scaler_2/N12_4.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.354 r       scaler_2/N12_4.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.354         scaler_2/N12_4.co [3]
                                                                                   scaler_2/N12_4.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.384 r       scaler_2/N12_4.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.384         scaler_2/N12_4.co [4]
                                                                                   scaler_2/N12_4.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.414 r       scaler_2/N12_4.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.414         scaler_2/N12_4.co [5]
                                                                                   scaler_2/N12_4.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.444 r       scaler_2/N12_4.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.444         scaler_2/N12_4.co [6]
                                                                                   scaler_2/N12_4.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.474 r       scaler_2/N12_4.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.474         scaler_2/N12_4.co [7]
                                                                                   scaler_2/N12_4.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.504 r       scaler_2/N12_4.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.504         scaler_2/N12_4.co [8]
                                                                                   scaler_2/N12_4.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.534 r       scaler_2/N12_4.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.534         scaler_2/N12_4.co [9]
                                                                                   scaler_2/N12_4.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.564 r       scaler_2/N12_4.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.564         scaler_2/N12_4.co [10]
                                                                                   scaler_2/N12_4.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.594 r       scaler_2/N12_4.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.594         scaler_2/N12_4.co [11]
                                                                                   scaler_2/N12_4.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.624 r       scaler_2/N12_4.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.624         scaler_2/N12_4.co [12]
                                                                                   scaler_2/N12_4.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.654 r       scaler_2/N12_4.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.654         scaler_2/N12_4.co [13]
                                                                                   scaler_2/N12_4.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236     236.890 r       scaler_2/N12_4.fsub_14/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745     237.635         DDR3_ADDR_2[27]  
                                                                                   frame_buf/wr_buf_2/N82_22/I2 (GTP_LUT5CARRY)
                                   td                    0.256     237.891 f       frame_buf/wr_buf_2/N82_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     237.891         frame_buf/wr_buf_2/_N7445
                                                                                   frame_buf/wr_buf_2/N82_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236     238.127 r       frame_buf/wr_buf_2/N82_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     238.591         frame_buf/m2_wr_addr [22]
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[22]/I2 (GTP_LUT5)
                                   td                    0.431     239.022 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[22]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     239.486         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14870
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/I2 (GTP_LUT3)
                                   td                    0.185     239.671 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464     240.135         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14898
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/I3 (GTP_LUT5CARRY)
                                   td                    0.363     240.498 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.498         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030     240.528 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.528         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7722
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030     240.558 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.558         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030     240.588 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.588         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7724
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030     240.618 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.618         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_25/CIN (GTP_LUT5CARRY)
                                   td                    0.236     240.854 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_25/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.854         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250 [27]
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/D (GTP_DFF_RE)

 Data arrival time                                                 240.854         Logic Levels: 25 
                                                                                   Logic: 3.275ns(47.197%), Route: 3.664ns(52.803%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 sys_clk                                                 0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     232.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     232.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     233.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     233.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     233.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     233.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     236.911         core_clk         
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     236.911                          
 clock uncertainty                                      -0.350     236.561                          

 Setup time                                              0.034     236.595                          

 Data required time                                                236.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                236.595                          
 Data arrival time                                                 240.854                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.259                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[13]/CLK (GTP_DFF_E)
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/D (GTP_DFF_RE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 pixclk_in                                               0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000     229.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211     230.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204     233.915         nt_pixclk_in     
                                                                           r       y_scale_2[13]/CLK (GTP_DFF_E)

                                   tco                   0.329     234.244 r       y_scale_2[13]/Q (GTP_DFF_E)
                                   net (fanout=6)        0.693     234.937         y_scale_2[13]    
                                                                                   scaler_2/N1_mux3_4/I0 (GTP_LUT4)
                                   td                    0.290     235.227 f       scaler_2/N1_mux3_4/Z (GTP_LUT4)
                                   net (fanout=18)       0.834     236.061         scaler_2/N1      
                                                                                   scaler_2/N12_4.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233     236.294 f       scaler_2/N12_4.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.294         scaler_2/N12_4.co [1]
                                                                                   scaler_2/N12_4.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.324 r       scaler_2/N12_4.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.324         scaler_2/N12_4.co [2]
                                                                                   scaler_2/N12_4.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.354 r       scaler_2/N12_4.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.354         scaler_2/N12_4.co [3]
                                                                                   scaler_2/N12_4.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.384 r       scaler_2/N12_4.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.384         scaler_2/N12_4.co [4]
                                                                                   scaler_2/N12_4.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.414 r       scaler_2/N12_4.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.414         scaler_2/N12_4.co [5]
                                                                                   scaler_2/N12_4.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.444 r       scaler_2/N12_4.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.444         scaler_2/N12_4.co [6]
                                                                                   scaler_2/N12_4.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.474 r       scaler_2/N12_4.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.474         scaler_2/N12_4.co [7]
                                                                                   scaler_2/N12_4.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.504 r       scaler_2/N12_4.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.504         scaler_2/N12_4.co [8]
                                                                                   scaler_2/N12_4.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.534 r       scaler_2/N12_4.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.534         scaler_2/N12_4.co [9]
                                                                                   scaler_2/N12_4.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.564 r       scaler_2/N12_4.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.564         scaler_2/N12_4.co [10]
                                                                                   scaler_2/N12_4.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.594 r       scaler_2/N12_4.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.594         scaler_2/N12_4.co [11]
                                                                                   scaler_2/N12_4.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.624 r       scaler_2/N12_4.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.624         scaler_2/N12_4.co [12]
                                                                                   scaler_2/N12_4.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.654 r       scaler_2/N12_4.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.654         scaler_2/N12_4.co [13]
                                                                                   scaler_2/N12_4.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236     236.890 r       scaler_2/N12_4.fsub_14/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745     237.635         DDR3_ADDR_2[27]  
                                                                                   frame_buf/wr_buf_2/N82_22/I2 (GTP_LUT5CARRY)
                                   td                    0.256     237.891 f       frame_buf/wr_buf_2/N82_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     237.891         frame_buf/wr_buf_2/_N7445
                                                                                   frame_buf/wr_buf_2/N82_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236     238.127 r       frame_buf/wr_buf_2/N82_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     238.591         frame_buf/m2_wr_addr [22]
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[22]/I2 (GTP_LUT5)
                                   td                    0.431     239.022 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[22]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     239.486         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14870
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/I2 (GTP_LUT3)
                                   td                    0.185     239.671 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464     240.135         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14898
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/I3 (GTP_LUT5CARRY)
                                   td                    0.363     240.498 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.498         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030     240.528 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.528         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7722
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030     240.558 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.558         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030     240.588 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.588         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7724
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/CIN (GTP_LUT5CARRY)
                                   td                    0.236     240.824 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.824         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250 [26]
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/D (GTP_DFF_RE)

 Data arrival time                                                 240.824         Logic Levels: 24 
                                                                                   Logic: 3.245ns(46.968%), Route: 3.664ns(53.032%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 sys_clk                                                 0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     232.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     232.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     233.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     233.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     233.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     233.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     236.911         core_clk         
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     236.911                          
 clock uncertainty                                      -0.350     236.561                          

 Setup time                                              0.034     236.595                          

 Data required time                                                236.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                236.595                          
 Data arrival time                                                 240.824                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.229                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[13]/CLK (GTP_DFF_E)
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[25]/D (GTP_DFF_RE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 pixclk_in                                               0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000     229.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211     230.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204     233.915         nt_pixclk_in     
                                                                           r       y_scale_2[13]/CLK (GTP_DFF_E)

                                   tco                   0.329     234.244 r       y_scale_2[13]/Q (GTP_DFF_E)
                                   net (fanout=6)        0.693     234.937         y_scale_2[13]    
                                                                                   scaler_2/N1_mux3_4/I0 (GTP_LUT4)
                                   td                    0.290     235.227 f       scaler_2/N1_mux3_4/Z (GTP_LUT4)
                                   net (fanout=18)       0.834     236.061         scaler_2/N1      
                                                                                   scaler_2/N12_4.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233     236.294 f       scaler_2/N12_4.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.294         scaler_2/N12_4.co [1]
                                                                                   scaler_2/N12_4.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.324 r       scaler_2/N12_4.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.324         scaler_2/N12_4.co [2]
                                                                                   scaler_2/N12_4.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.354 r       scaler_2/N12_4.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.354         scaler_2/N12_4.co [3]
                                                                                   scaler_2/N12_4.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.384 r       scaler_2/N12_4.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.384         scaler_2/N12_4.co [4]
                                                                                   scaler_2/N12_4.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.414 r       scaler_2/N12_4.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.414         scaler_2/N12_4.co [5]
                                                                                   scaler_2/N12_4.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.444 r       scaler_2/N12_4.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.444         scaler_2/N12_4.co [6]
                                                                                   scaler_2/N12_4.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.474 r       scaler_2/N12_4.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.474         scaler_2/N12_4.co [7]
                                                                                   scaler_2/N12_4.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.504 r       scaler_2/N12_4.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.504         scaler_2/N12_4.co [8]
                                                                                   scaler_2/N12_4.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.534 r       scaler_2/N12_4.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.534         scaler_2/N12_4.co [9]
                                                                                   scaler_2/N12_4.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.564 r       scaler_2/N12_4.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.564         scaler_2/N12_4.co [10]
                                                                                   scaler_2/N12_4.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.594 r       scaler_2/N12_4.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.594         scaler_2/N12_4.co [11]
                                                                                   scaler_2/N12_4.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.624 r       scaler_2/N12_4.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.624         scaler_2/N12_4.co [12]
                                                                                   scaler_2/N12_4.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030     236.654 r       scaler_2/N12_4.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     236.654         scaler_2/N12_4.co [13]
                                                                                   scaler_2/N12_4.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236     236.890 r       scaler_2/N12_4.fsub_14/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745     237.635         DDR3_ADDR_2[27]  
                                                                                   frame_buf/wr_buf_2/N82_22/I2 (GTP_LUT5CARRY)
                                   td                    0.256     237.891 f       frame_buf/wr_buf_2/N82_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     237.891         frame_buf/wr_buf_2/_N7445
                                                                                   frame_buf/wr_buf_2/N82_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236     238.127 r       frame_buf/wr_buf_2/N82_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     238.591         frame_buf/m2_wr_addr [22]
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[22]/I2 (GTP_LUT5)
                                   td                    0.431     239.022 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[22]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     239.486         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14870
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/I2 (GTP_LUT3)
                                   td                    0.185     239.671 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464     240.135         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14898
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/I3 (GTP_LUT5CARRY)
                                   td                    0.363     240.498 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.498         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030     240.528 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.528         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7722
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030     240.558 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.558         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236     240.794 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     240.794         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250 [25]
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[25]/D (GTP_DFF_RE)

 Data arrival time                                                 240.794         Logic Levels: 23 
                                                                                   Logic: 3.215ns(46.736%), Route: 3.664ns(53.264%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 sys_clk                                                 0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     232.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     232.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     233.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     233.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     233.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     233.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     236.911         core_clk         
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[25]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     236.911                          
 clock uncertainty                                      -0.350     236.561                          

 Setup time                                              0.034     236.595                          

 Data required time                                                236.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                236.595                          
 Data arrival time                                                 240.794                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.199                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_2/rd_pulse/CLK (GTP_DFF_R)
Endpoint    : frame_buf/wr_buf_2/rd_pulse_1d/D (GTP_DFF)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/wr_buf_2/rd_pulse/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       frame_buf/wr_buf_2/rd_pulse/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         frame_buf/wr_buf_2/rd_pulse
                                                                           f       frame_buf/wr_buf_2/rd_pulse_1d/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/wr_buf_2/rd_pulse_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.106                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_3/rd_pulse/CLK (GTP_DFF_R)
Endpoint    : frame_buf/wr_buf_3/rd_pulse_1d/D (GTP_DFF)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/wr_buf_3/rd_pulse/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       frame_buf/wr_buf_3/rd_pulse/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         frame_buf/wr_buf_3/rd_pulse
                                                                           f       frame_buf/wr_buf_3/rd_pulse_1d/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/wr_buf_3/rd_pulse_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.106                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/CLK (GTP_DFF_R)
Endpoint    : frame_buf/rd_buf/wr_en_1d/D (GTP_DFF)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       sync_vg/de_re/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       sync_vg/de_re/Q (GTP_DFF_R)
                                   net (fanout=7)        0.771       5.509         de_re            
                                                                           f       frame_buf/rd_buf/wr_en_1d/D (GTP_DFF)

 Data arrival time                                                   5.509         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.525%), Route: 0.771ns(70.475%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/rd_buf/wr_en_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.509                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.799                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_1/rd_fsync_1d/D (GTP_DFF)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                         249.900     249.900 r                        
 cmos1_pclk                                              0.000     249.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000     249.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     251.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204     254.315         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329     254.644 r       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124     255.768         vs_in_test       
                                                                           r       frame_buf/wr_buf_1/rd_fsync_1d/D (GTP_DFF)

 Data arrival time                                                 255.768         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.643%), Route: 1.124ns(77.357%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      250.000     250.000 r                        
 sys_clk                                                 0.000     250.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     250.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     251.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     252.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     252.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     253.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     253.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     253.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     253.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     256.911         core_clk         
                                                                           r       frame_buf/wr_buf_1/rd_fsync_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000     256.911                          
 clock uncertainty                                      -0.350     256.561                          

 Setup time                                              0.034     256.595                          

 Data required time                                                256.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                256.595                          
 Data arrival time                                                 255.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.827                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_1/rd_fsync_1d/D (GTP_DFF)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124       5.862         vs_in_test       
                                                                           f       frame_buf/wr_buf_1/rd_fsync_1d/D (GTP_DFF)

 Data arrival time                                                   5.862         Logic Levels: 0  
                                                                                   Logic: 0.323ns(22.322%), Route: 1.124ns(77.678%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/wr_buf_1/rd_fsync_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.862                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.446                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[1]/CLK (GTP_DFF_E)
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/D (GTP_DFF_RE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 cmos1_pclk                                              0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000     499.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     501.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398     502.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306     502.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464     503.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     503.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146     506.325         pclk_in_test     
                                                                           r       TARGET_V_NUM_1[1]/CLK (GTP_DFF_E)

                                   tco                   0.329     506.654 r       TARGET_V_NUM_1[1]/Q (GTP_DFF_E)
                                   net (fanout=7)        0.713     507.367         TARGET_V_NUM_1[1]
                                                                                   scaler_1/N10_0_dif10_1/I0 (GTP_LUT2)
                                   td                    0.217     507.584 r       scaler_1/N10_0_dif10_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553     508.137         scaler_1/_N2084  
                                                                                   scaler_1/N10_3.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233     508.370 f       scaler_1/N10_3.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.370         scaler_1/N10_3.co [3]
                                                                                   scaler_1/N10_3.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.400 r       scaler_1/N10_3.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.400         scaler_1/N10_3.co [4]
                                                                                   scaler_1/N10_3.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.430 r       scaler_1/N10_3.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.430         scaler_1/N10_3.co [5]
                                                                                   scaler_1/N10_3.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.460 r       scaler_1/N10_3.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.460         scaler_1/N10_3.co [6]
                                                                                   scaler_1/N10_3.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.490 r       scaler_1/N10_3.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.490         scaler_1/N10_3.co [7]
                                                                                   scaler_1/N10_3.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.520 r       scaler_1/N10_3.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.520         scaler_1/N10_3.co [8]
                                                                                   scaler_1/N10_3.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.550 r       scaler_1/N10_3.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.550         scaler_1/N10_3.co [9]
                                                                                   scaler_1/N10_3.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.580 r       scaler_1/N10_3.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.580         scaler_1/N10_3.co [10]
                                                                                   scaler_1/N10_3.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.610 r       scaler_1/N10_3.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.610         scaler_1/N10_3.co [11]
                                                                                   scaler_1/N10_3.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.640 r       scaler_1/N10_3.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.640         scaler_1/N10_3.co [12]
                                                                                   scaler_1/N10_3.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.670 r       scaler_1/N10_3.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.670         scaler_1/N10_3.co [13]
                                                                                   scaler_1/N10_3.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236     508.906 r       scaler_1/N10_3.fsub_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     509.370         scaler_1/N10 [21]
                                                                                   scaler_1/N11[14]/I4 (GTP_LUT5)
                                   td                    0.185     509.555 r       scaler_1/N11[14]/Z (GTP_LUT5)
                                   net (fanout=9)        0.745     510.300         DDR3_ADDR_1[27]  
                                                                                   frame_buf/wr_buf_1/N82_22/I2 (GTP_LUT5CARRY)
                                   td                    0.233     510.533 f       frame_buf/wr_buf_1/N82_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     510.533         frame_buf/wr_buf_1/_N7592
                                                                                   frame_buf/wr_buf_1/N82_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236     510.769 r       frame_buf/wr_buf_1/N82_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     511.233         frame_buf/m1_wr_addr [22]
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/I0 (GTP_LUT3)
                                   td                    0.250     511.483 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464     511.947         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14898
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/I3 (GTP_LUT5CARRY)
                                   td                    0.363     512.310 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.310         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030     512.340 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.340         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7722
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030     512.370 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.370         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030     512.400 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.400         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7724
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030     512.430 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.430         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_25/CIN (GTP_LUT5CARRY)
                                   td                    0.236     512.666 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_25/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.666         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250 [27]
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/D (GTP_DFF_RE)

 Data arrival time                                                 512.666         Logic Levels: 23 
                                                                                   Logic: 2.938ns(46.333%), Route: 3.403ns(53.667%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 sys_clk                                                 0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     500.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     501.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     502.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     502.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     503.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     503.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     503.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     503.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     506.911         core_clk         
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     506.911                          
 clock uncertainty                                      -0.350     506.561                          

 Setup time                                              0.034     506.595                          

 Data required time                                                506.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.595                          
 Data arrival time                                                 512.666                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.071                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[1]/CLK (GTP_DFF_E)
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/D (GTP_DFF_RE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 cmos1_pclk                                              0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000     499.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     501.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398     502.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306     502.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464     503.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     503.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146     506.325         pclk_in_test     
                                                                           r       TARGET_V_NUM_1[1]/CLK (GTP_DFF_E)

                                   tco                   0.329     506.654 r       TARGET_V_NUM_1[1]/Q (GTP_DFF_E)
                                   net (fanout=7)        0.713     507.367         TARGET_V_NUM_1[1]
                                                                                   scaler_1/N10_0_dif10_1/I0 (GTP_LUT2)
                                   td                    0.217     507.584 r       scaler_1/N10_0_dif10_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553     508.137         scaler_1/_N2084  
                                                                                   scaler_1/N10_3.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233     508.370 f       scaler_1/N10_3.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.370         scaler_1/N10_3.co [3]
                                                                                   scaler_1/N10_3.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.400 r       scaler_1/N10_3.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.400         scaler_1/N10_3.co [4]
                                                                                   scaler_1/N10_3.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.430 r       scaler_1/N10_3.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.430         scaler_1/N10_3.co [5]
                                                                                   scaler_1/N10_3.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.460 r       scaler_1/N10_3.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.460         scaler_1/N10_3.co [6]
                                                                                   scaler_1/N10_3.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.490 r       scaler_1/N10_3.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.490         scaler_1/N10_3.co [7]
                                                                                   scaler_1/N10_3.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.520 r       scaler_1/N10_3.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.520         scaler_1/N10_3.co [8]
                                                                                   scaler_1/N10_3.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.550 r       scaler_1/N10_3.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.550         scaler_1/N10_3.co [9]
                                                                                   scaler_1/N10_3.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.580 r       scaler_1/N10_3.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.580         scaler_1/N10_3.co [10]
                                                                                   scaler_1/N10_3.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.610 r       scaler_1/N10_3.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.610         scaler_1/N10_3.co [11]
                                                                                   scaler_1/N10_3.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.640 r       scaler_1/N10_3.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.640         scaler_1/N10_3.co [12]
                                                                                   scaler_1/N10_3.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.670 r       scaler_1/N10_3.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.670         scaler_1/N10_3.co [13]
                                                                                   scaler_1/N10_3.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236     508.906 r       scaler_1/N10_3.fsub_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     509.370         scaler_1/N10 [21]
                                                                                   scaler_1/N11[14]/I4 (GTP_LUT5)
                                   td                    0.185     509.555 r       scaler_1/N11[14]/Z (GTP_LUT5)
                                   net (fanout=9)        0.745     510.300         DDR3_ADDR_1[27]  
                                                                                   frame_buf/wr_buf_1/N82_22/I2 (GTP_LUT5CARRY)
                                   td                    0.233     510.533 f       frame_buf/wr_buf_1/N82_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     510.533         frame_buf/wr_buf_1/_N7592
                                                                                   frame_buf/wr_buf_1/N82_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236     510.769 r       frame_buf/wr_buf_1/N82_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     511.233         frame_buf/m1_wr_addr [22]
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/I0 (GTP_LUT3)
                                   td                    0.250     511.483 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464     511.947         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14898
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/I3 (GTP_LUT5CARRY)
                                   td                    0.363     512.310 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.310         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030     512.340 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.340         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7722
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030     512.370 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.370         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030     512.400 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.400         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7724
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/CIN (GTP_LUT5CARRY)
                                   td                    0.236     512.636 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.636         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250 [26]
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/D (GTP_DFF_RE)

 Data arrival time                                                 512.636         Logic Levels: 22 
                                                                                   Logic: 2.908ns(46.078%), Route: 3.403ns(53.922%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 sys_clk                                                 0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     500.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     501.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     502.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     502.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     503.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     503.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     503.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     503.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     506.911         core_clk         
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     506.911                          
 clock uncertainty                                      -0.350     506.561                          

 Setup time                                              0.034     506.595                          

 Data required time                                                506.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.595                          
 Data arrival time                                                 512.636                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.041                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[1]/CLK (GTP_DFF_E)
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[25]/D (GTP_DFF_RE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 cmos1_pclk                                              0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000     499.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     501.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398     502.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306     502.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464     503.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     503.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146     506.325         pclk_in_test     
                                                                           r       TARGET_V_NUM_1[1]/CLK (GTP_DFF_E)

                                   tco                   0.329     506.654 r       TARGET_V_NUM_1[1]/Q (GTP_DFF_E)
                                   net (fanout=7)        0.713     507.367         TARGET_V_NUM_1[1]
                                                                                   scaler_1/N10_0_dif10_1/I0 (GTP_LUT2)
                                   td                    0.217     507.584 r       scaler_1/N10_0_dif10_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553     508.137         scaler_1/_N2084  
                                                                                   scaler_1/N10_3.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233     508.370 f       scaler_1/N10_3.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.370         scaler_1/N10_3.co [3]
                                                                                   scaler_1/N10_3.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.400 r       scaler_1/N10_3.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.400         scaler_1/N10_3.co [4]
                                                                                   scaler_1/N10_3.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.430 r       scaler_1/N10_3.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.430         scaler_1/N10_3.co [5]
                                                                                   scaler_1/N10_3.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.460 r       scaler_1/N10_3.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.460         scaler_1/N10_3.co [6]
                                                                                   scaler_1/N10_3.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.490 r       scaler_1/N10_3.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.490         scaler_1/N10_3.co [7]
                                                                                   scaler_1/N10_3.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.520 r       scaler_1/N10_3.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.520         scaler_1/N10_3.co [8]
                                                                                   scaler_1/N10_3.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.550 r       scaler_1/N10_3.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.550         scaler_1/N10_3.co [9]
                                                                                   scaler_1/N10_3.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.580 r       scaler_1/N10_3.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.580         scaler_1/N10_3.co [10]
                                                                                   scaler_1/N10_3.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.610 r       scaler_1/N10_3.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.610         scaler_1/N10_3.co [11]
                                                                                   scaler_1/N10_3.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.640 r       scaler_1/N10_3.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.640         scaler_1/N10_3.co [12]
                                                                                   scaler_1/N10_3.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030     508.670 r       scaler_1/N10_3.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     508.670         scaler_1/N10_3.co [13]
                                                                                   scaler_1/N10_3.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236     508.906 r       scaler_1/N10_3.fsub_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     509.370         scaler_1/N10 [21]
                                                                                   scaler_1/N11[14]/I4 (GTP_LUT5)
                                   td                    0.185     509.555 r       scaler_1/N11[14]/Z (GTP_LUT5)
                                   net (fanout=9)        0.745     510.300         DDR3_ADDR_1[27]  
                                                                                   frame_buf/wr_buf_1/N82_22/I2 (GTP_LUT5CARRY)
                                   td                    0.233     510.533 f       frame_buf/wr_buf_1/N82_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     510.533         frame_buf/wr_buf_1/_N7592
                                                                                   frame_buf/wr_buf_1/N82_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236     510.769 r       frame_buf/wr_buf_1/N82_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     511.233         frame_buf/m1_wr_addr [22]
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/I0 (GTP_LUT3)
                                   td                    0.250     511.483 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464     511.947         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14898
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/I3 (GTP_LUT5CARRY)
                                   td                    0.363     512.310 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.310         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030     512.340 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.340         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7722
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030     512.370 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.370         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236     512.606 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     512.606         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250 [25]
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[25]/D (GTP_DFF_RE)

 Data arrival time                                                 512.606         Logic Levels: 21 
                                                                                   Logic: 2.878ns(45.821%), Route: 3.403ns(54.179%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 sys_clk                                                 0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     500.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     501.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     502.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     502.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     503.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     503.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     503.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     503.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     506.911         core_clk         
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[25]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     506.911                          
 clock uncertainty                                      -0.350     506.561                          

 Setup time                                              0.034     506.595                          

 Data required time                                                506.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.595                          
 Data arrival time                                                 512.606                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.011                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/rd_pulse/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_1/rd_pulse_1d/D (GTP_DFF)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       frame_buf/wr_buf_1/rd_pulse/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       frame_buf/wr_buf_1/rd_pulse/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         frame_buf/wr_buf_1/rd_pulse
                                                                           f       frame_buf/wr_buf_1/rd_pulse_1d/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/wr_buf_1/rd_pulse_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.004                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[0]/CLK (GTP_DFF_E)
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/D (GTP_DFF_RE)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       TARGET_V_NUM_1[0]/CLK (GTP_DFF_E)

                                   tco                   0.323       6.848 f       TARGET_V_NUM_1[0]/Q (GTP_DFF_E)
                                   net (fanout=11)       0.771       7.619         TARGET_V_NUM_1[0]
                                                                                   scaler_1/N11[0]/I4 (GTP_LUT5)
                                   td                    0.324       7.943 r       scaler_1/N11[0]/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.496         DDR3_ADDR_1[7]   
                                                                                   frame_buf/wr_buf_1/N82_8/I1 (GTP_LUT5CARRY)
                                   td                    0.281       8.777 r       frame_buf/wr_buf_1/N82_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.241         frame_buf/m1_wr_addr [7]
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_12[7]/I2 (GTP_LUT5)
                                   td                    0.420       9.661 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_12[7]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.661         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250 [7]
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/D (GTP_DFF_RE)

 Data arrival time                                                   9.661         Logic Levels: 3  
                                                                                   Logic: 1.348ns(42.985%), Route: 1.788ns(57.015%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.039       7.300                          

 Data required time                                                  7.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.300                          
 Data arrival time                                                   9.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.361                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[14]/CLK (GTP_DFF_E)
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[23]/D (GTP_DFF_RE)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       y_scale_1[14]/CLK (GTP_DFF_E)

                                   tco                   0.323       6.848 f       y_scale_1[14]/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       7.682         y_scale_1[14]    
                                                                                   scaler_1/N11[13]/I0 (GTP_LUT5)
                                   td                    0.344       8.026 r       scaler_1/N11[13]/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.579         DDR3_ADDR_1[20]  
                                                                                   frame_buf/wr_buf_1/N82_21/I4 (GTP_LUT5CARRY)
                                   td                    0.081       8.660 f       frame_buf/wr_buf_1/N82_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.660         frame_buf/wr_buf_1/_N7591
                                                                                   frame_buf/wr_buf_1/N82_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.690 r       frame_buf/wr_buf_1/N82_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.690         frame_buf/wr_buf_1/_N7592
                                                                                   frame_buf/wr_buf_1/N82_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.720 r       frame_buf/wr_buf_1/N82_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.720         frame_buf/wr_buf_1/_N7593
                                                                                   frame_buf/wr_buf_1/N82_24/CIN (GTP_LUT5CARRY)
                                   td                    0.235       8.955 f       frame_buf/wr_buf_1/N82_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.419         frame_buf/_N14899
                                                                                   frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/I3 (GTP_LUT5CARRY)
                                   td                    0.281       9.700 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2_21/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.700         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250 [23]
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[23]/D (GTP_DFF_RE)

 Data arrival time                                                   9.700         Logic Levels: 6  
                                                                                   Logic: 1.324ns(41.701%), Route: 1.851ns(58.299%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[23]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.039       7.300                          

 Data required time                                                  7.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.300                          
 Data arrival time                                                   9.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.400                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_4/rd_fsync_1d/D (GTP_DFF)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                         249.900     249.900 r                        
 cmos2_pclk                                              0.000     249.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000     249.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     251.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204     254.315         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329     254.644 r       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876     255.520         vs_in_test2      
                                                                           r       frame_buf/wr_buf_4/rd_fsync_1d/D (GTP_DFF)

 Data arrival time                                                 255.520         Logic Levels: 0  
                                                                                   Logic: 0.329ns(27.303%), Route: 0.876ns(72.697%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      250.000     250.000 r                        
 sys_clk                                                 0.000     250.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     250.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     251.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     252.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     252.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     253.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     253.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     253.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     253.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     256.911         core_clk         
                                                                           r       frame_buf/wr_buf_4/rd_fsync_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000     256.911                          
 clock uncertainty                                      -0.350     256.561                          

 Setup time                                              0.034     256.595                          

 Data required time                                                256.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                256.595                          
 Data arrival time                                                 255.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.075                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_4/rd_fsync_1d/D (GTP_DFF)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876       5.614         vs_in_test2      
                                                                           f       frame_buf/wr_buf_4/rd_fsync_1d/D (GTP_DFF)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.939%), Route: 0.876ns(73.061%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/wr_buf_4/rd_fsync_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.694                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/rd_pulse/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_4/rd_pulse_1d/D (GTP_DFF)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 cmos2_pclk                                              0.000     499.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000     499.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     501.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398     502.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306     502.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464     503.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     503.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146     506.325         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/rd_pulse/CLK (GTP_DFF)

                                   tco                   0.329     506.654 r       frame_buf/wr_buf_4/rd_pulse/Q (GTP_DFF)
                                   net (fanout=1)        0.464     507.118         frame_buf/wr_buf_4/rd_pulse
                                                                           r       frame_buf/wr_buf_4/rd_pulse_1d/D (GTP_DFF)

 Data arrival time                                                 507.118         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 sys_clk                                                 0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     500.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     501.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     502.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     502.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     503.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     503.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     503.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     503.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     506.911         core_clk         
                                                                           r       frame_buf/wr_buf_4/rd_pulse_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000     506.911                          
 clock uncertainty                                      -0.350     506.561                          

 Setup time                                              0.034     506.595                          

 Data required time                                                506.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.595                          
 Data arrival time                                                 507.118                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.523                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/rd_pulse/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_4/rd_pulse_1d/D (GTP_DFF)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/rd_pulse/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       frame_buf/wr_buf_4/rd_pulse/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         frame_buf/wr_buf_4/rd_pulse
                                                                           f       frame_buf/wr_buf_4/rd_pulse_1d/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       frame_buf/wr_buf_4/rd_pulse_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.004                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : key_scan[0]/CE (GTP_DFF_E)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   N577/I3 (GTP_LUT5)
                                   td                    0.433       8.109 f       N577/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       8.662         N577             
                                                                           f       key_scan[0]/CE (GTP_DFF_E)

 Data arrival time                                                   8.662         Logic Levels: 3  
                                                                                   Logic: 1.297ns(26.942%), Route: 3.517ns(73.058%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       key_scan[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                             -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   8.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.357                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : key_scan[1]/CE (GTP_DFF_E)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   N577/I3 (GTP_LUT5)
                                   td                    0.433       8.109 f       N577/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       8.662         N577             
                                                                           f       key_scan[1]/CE (GTP_DFF_E)

 Data arrival time                                                   8.662         Logic Levels: 3  
                                                                                   Logic: 1.297ns(26.942%), Route: 3.517ns(73.058%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       key_scan[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                             -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   8.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.357                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : key_scan[2]/CE (GTP_DFF_E)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   N577/I3 (GTP_LUT5)
                                   td                    0.433       8.109 f       N577/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       8.662         N577             
                                                                           f       key_scan[2]/CE (GTP_DFF_E)

 Data arrival time                                                   8.662         Logic Levels: 3  
                                                                                   Logic: 1.297ns(26.942%), Route: 3.517ns(73.058%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       key_scan[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                             -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   8.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.357                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : key_scan[0]/CE (GTP_DFF_E)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   N577/I3 (GTP_LUT5)
                                   td                    0.433       7.443 f       N577/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       7.996         N577             
                                                                           f       key_scan[0]/CE (GTP_DFF_E)

 Data arrival time                                                   7.996         Logic Levels: 2  
                                                                                   Logic: 1.184ns(28.544%), Route: 2.964ns(71.456%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       key_scan[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                              -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   7.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.986                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : key_scan[1]/CE (GTP_DFF_E)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   N577/I3 (GTP_LUT5)
                                   td                    0.433       7.443 f       N577/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       7.996         N577             
                                                                           f       key_scan[1]/CE (GTP_DFF_E)

 Data arrival time                                                   7.996         Logic Levels: 2  
                                                                                   Logic: 1.184ns(28.544%), Route: 2.964ns(71.456%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       key_scan[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                              -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   7.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.986                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : key_scan[2]/CE (GTP_DFF_E)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   N577/I3 (GTP_LUT5)
                                   td                    0.433       7.443 f       N577/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       7.996         N577             
                                                                           f       key_scan[2]/CE (GTP_DFF_E)

 Data arrival time                                                   7.996         Logic Levels: 2  
                                                                                   Logic: 1.184ns(28.544%), Route: 2.964ns(71.456%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       key_scan[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                              -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   7.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[2]/CLK (GTP_DFF_CE)
Endpoint    : u_hsv_rgb/N33/Y[1] (GTP_APM_E1)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      42.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      42.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      43.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      43.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      43.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      46.911         core_clk         
                                                                           r       v_factor[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329      47.240 r       v_factor[2]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693      47.933         v_factor[2]      
                                                                                   N249_0.fsub_3/I1 (GTP_LUT5CARRY)
                                   td                    0.292      48.225 f       N249_0.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.225         N249_0.co [3]    
                                                                                   N249_0.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      48.255 r       N249_0.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.255         N249_0.co [4]    
                                                                                   N249_0.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      48.285 r       N249_0.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.285         N249_0.co [5]    
                                                                                   N249_0.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      48.315 r       N249_0.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.315         N249_0.co [6]    
                                                                                   N249_0.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      48.551 r       N249_0.fsub_7/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      49.104         N249[7]          
                                                                                   N251.lt_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      49.337 f       N251.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      49.337         N251.co [6]      
                                                                                   N251.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      49.573 r       N251.lt_4/Z (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713      50.286         N251             
                                                                                   N269_5[1]/I3 (GTP_LUT4)
                                   td                    0.185      50.471 r       N269_5[1]/Z (GTP_LUT4)
                                   net (fanout=2)        1.067      51.538         N269[1]          
                                                                           r       u_hsv_rgb/N33/Y[1] (GTP_APM_E1)

 Data arrival time                                                  51.538         Logic Levels: 8  
                                                                                   Logic: 1.601ns(34.601%), Route: 3.026ns(65.399%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 pixclk_in                                               0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000      40.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204      44.915         nt_pixclk_in     
                                                                           r       u_hsv_rgb/N33/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      44.915                          
 clock uncertainty                                      -0.050      44.865                          

 Setup time                                             -2.007      42.858                          

 Data required time                                                 42.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.858                          
 Data arrival time                                                  51.538                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.680                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[2]/CLK (GTP_DFF_CE)
Endpoint    : u_hsv_rgb/N33/Y[2] (GTP_APM_E1)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      42.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      42.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      43.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      43.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      43.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      46.911         core_clk         
                                                                           r       v_factor[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329      47.240 r       v_factor[2]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693      47.933         v_factor[2]      
                                                                                   N249_0.fsub_3/I1 (GTP_LUT5CARRY)
                                   td                    0.292      48.225 f       N249_0.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.225         N249_0.co [3]    
                                                                                   N249_0.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      48.255 r       N249_0.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.255         N249_0.co [4]    
                                                                                   N249_0.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      48.285 r       N249_0.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.285         N249_0.co [5]    
                                                                                   N249_0.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      48.315 r       N249_0.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.315         N249_0.co [6]    
                                                                                   N249_0.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      48.551 r       N249_0.fsub_7/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      49.104         N249[7]          
                                                                                   N251.lt_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      49.337 f       N251.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      49.337         N251.co [6]      
                                                                                   N251.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      49.573 r       N251.lt_4/Z (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713      50.286         N251             
                                                                                   N269_5[2]/I3 (GTP_LUT4)
                                   td                    0.185      50.471 r       N269_5[2]/Z (GTP_LUT4)
                                   net (fanout=2)        1.067      51.538         N269[2]          
                                                                           r       u_hsv_rgb/N33/Y[2] (GTP_APM_E1)

 Data arrival time                                                  51.538         Logic Levels: 8  
                                                                                   Logic: 1.601ns(34.601%), Route: 3.026ns(65.399%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 pixclk_in                                               0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000      40.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204      44.915         nt_pixclk_in     
                                                                           r       u_hsv_rgb/N33/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      44.915                          
 clock uncertainty                                      -0.050      44.865                          

 Setup time                                             -2.007      42.858                          

 Data required time                                                 42.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.858                          
 Data arrival time                                                  51.538                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.680                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[2]/CLK (GTP_DFF_CE)
Endpoint    : u_hsv_rgb/N33/Y[3] (GTP_APM_E1)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      42.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      42.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      43.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      43.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      43.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      46.911         core_clk         
                                                                           r       v_factor[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329      47.240 r       v_factor[2]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693      47.933         v_factor[2]      
                                                                                   N249_0.fsub_3/I1 (GTP_LUT5CARRY)
                                   td                    0.292      48.225 f       N249_0.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.225         N249_0.co [3]    
                                                                                   N249_0.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      48.255 r       N249_0.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.255         N249_0.co [4]    
                                                                                   N249_0.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      48.285 r       N249_0.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.285         N249_0.co [5]    
                                                                                   N249_0.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      48.315 r       N249_0.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      48.315         N249_0.co [6]    
                                                                                   N249_0.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      48.551 r       N249_0.fsub_7/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      49.104         N249[7]          
                                                                                   N251.lt_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      49.337 f       N251.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      49.337         N251.co [6]      
                                                                                   N251.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      49.573 r       N251.lt_4/Z (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713      50.286         N251             
                                                                                   N269_5[3]/I3 (GTP_LUT4)
                                   td                    0.185      50.471 r       N269_5[3]/Z (GTP_LUT4)
                                   net (fanout=2)        1.067      51.538         N269[3]          
                                                                           r       u_hsv_rgb/N33/Y[3] (GTP_APM_E1)

 Data arrival time                                                  51.538         Logic Levels: 8  
                                                                                   Logic: 1.601ns(34.601%), Route: 3.026ns(65.399%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 pixclk_in                                               0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000      40.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204      44.915         nt_pixclk_in     
                                                                           r       u_hsv_rgb/N33/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      44.915                          
 clock uncertainty                                      -0.050      44.865                          

 Setup time                                             -2.007      42.858                          

 Data required time                                                 42.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.858                          
 Data arrival time                                                  51.538                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.680                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[2]/CLK (GTP_DFF_CE)
Endpoint    : TARGET_H_NUM_2[2]/D (GTP_DFF_E)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 sys_clk                                                 0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     270.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     271.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     272.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     272.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     273.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     273.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     273.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     273.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     276.911         core_clk         
                                                                           r       u_key_config/h_num_reg[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323     277.234 f       u_key_config/h_num_reg[2]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670     277.904         TARGET_H_NUM_reg[2]
                                                                           f       TARGET_H_NUM_2[2]/D (GTP_DFF_E)

 Data arrival time                                                 277.904         Logic Levels: 0  
                                                                                   Logic: 0.323ns(32.528%), Route: 0.670ns(67.472%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 pixclk_in                                               0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000     270.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211     271.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204     274.415         nt_pixclk_in     
                                                                           r       TARGET_H_NUM_2[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     274.415                          
 clock uncertainty                                       0.050     274.465                          

 Hold time                                               0.047     274.512                          

 Data required time                                                274.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                274.512                          
 Data arrival time                                                 277.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[3]/CLK (GTP_DFF_CE)
Endpoint    : TARGET_H_NUM_2[3]/D (GTP_DFF_E)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 sys_clk                                                 0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     270.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     271.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     272.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     272.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     273.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     273.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     273.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     273.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     276.911         core_clk         
                                                                           r       u_key_config/h_num_reg[3]/CLK (GTP_DFF_CE)

                                   tco                   0.323     277.234 f       u_key_config/h_num_reg[3]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693     277.927         TARGET_H_NUM_reg[3]
                                                                           f       TARGET_H_NUM_2[3]/D (GTP_DFF_E)

 Data arrival time                                                 277.927         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.791%), Route: 0.693ns(68.209%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 pixclk_in                                               0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000     270.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211     271.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204     274.415         nt_pixclk_in     
                                                                           r       TARGET_H_NUM_2[3]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     274.415                          
 clock uncertainty                                       0.050     274.465                          

 Hold time                                               0.047     274.512                          

 Data required time                                                274.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                274.512                          
 Data arrival time                                                 277.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[4]/CLK (GTP_DFF_CE)
Endpoint    : TARGET_H_NUM_2[4]/D (GTP_DFF_E)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 sys_clk                                                 0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     270.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     271.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     272.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     272.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     273.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     273.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     273.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     273.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     276.911         core_clk         
                                                                           r       u_key_config/h_num_reg[4]/CLK (GTP_DFF_CE)

                                   tco                   0.323     277.234 f       u_key_config/h_num_reg[4]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693     277.927         TARGET_H_NUM_reg[4]
                                                                           f       TARGET_H_NUM_2[4]/D (GTP_DFF_E)

 Data arrival time                                                 277.927         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.791%), Route: 0.693ns(68.209%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 pixclk_in                                               0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000     270.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211     271.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204     274.415         nt_pixclk_in     
                                                                           r       TARGET_H_NUM_2[4]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     274.415                          
 clock uncertainty                                       0.050     274.465                          

 Hold time                                               0.047     274.512                          

 Data required time                                                274.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                274.512                          
 Data arrival time                                                 277.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/max_r[3]/CLK (GTP_DFF_C)
Endpoint    : u_rgb_hsv/hsv_s_r[0]/D (GTP_DFF_C)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       u_rgb_hsv/max_r[3]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_rgb_hsv/max_r[3]/Q (GTP_DFF_C)
                                   net (fanout=23)       0.865       5.609         u_rgb_hsv/max_r [3]
                                                                                   u_rgb_hsv/N254_sub15.faddsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.297       5.906 f       u_rgb_hsv/N254_sub15.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.906         u_rgb_hsv/N254_sub15.co [5]
                                                                                   u_rgb_hsv/N254_sub15.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.936 r       u_rgb_hsv/N254_sub15.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.936         u_rgb_hsv/N254_sub15.co [6]
                                                                                   u_rgb_hsv/N254_sub15.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.966 r       u_rgb_hsv/N254_sub15.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.966         u_rgb_hsv/N254_sub15.co [7]
                                                                                   u_rgb_hsv/N254_sub15.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.996 r       u_rgb_hsv/N254_sub15.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.996         u_rgb_hsv/N254_sub15.co [8]
                                                                                   u_rgb_hsv/N254_sub15.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.232 r       u_rgb_hsv/N254_sub15.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745       6.977         u_rgb_hsv/_N395  
                                                                                   u_rgb_hsv/N254_sub14.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       7.178 f       u_rgb_hsv/N254_sub14.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.178         u_rgb_hsv/N254_sub14.co [1]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.208 r       u_rgb_hsv/N254_sub14.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.208         u_rgb_hsv/N254_sub14.co [2]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.238 r       u_rgb_hsv/N254_sub14.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.238         u_rgb_hsv/N254_sub14.co [3]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.268 r       u_rgb_hsv/N254_sub14.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.268         u_rgb_hsv/N254_sub14.co [4]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.298 r       u_rgb_hsv/N254_sub14.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.298         u_rgb_hsv/N254_sub14.co [5]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.328 r       u_rgb_hsv/N254_sub14.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.328         u_rgb_hsv/N254_sub14.co [6]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.358 r       u_rgb_hsv/N254_sub14.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.358         u_rgb_hsv/N254_sub14.co [7]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.388 r       u_rgb_hsv/N254_sub14.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.388         u_rgb_hsv/N254_sub14.co [8]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.624 r       u_rgb_hsv/N254_sub14.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745       8.369         u_rgb_hsv/_N404  
                                                                                   u_rgb_hsv/N254_sub13.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.570 f       u_rgb_hsv/N254_sub13.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.570         u_rgb_hsv/N254_sub13.co [1]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.600 r       u_rgb_hsv/N254_sub13.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.600         u_rgb_hsv/N254_sub13.co [2]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.630 r       u_rgb_hsv/N254_sub13.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.630         u_rgb_hsv/N254_sub13.co [3]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.660 r       u_rgb_hsv/N254_sub13.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.660         u_rgb_hsv/N254_sub13.co [4]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.690 r       u_rgb_hsv/N254_sub13.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.690         u_rgb_hsv/N254_sub13.co [5]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.720 r       u_rgb_hsv/N254_sub13.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.720         u_rgb_hsv/N254_sub13.co [6]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.750 r       u_rgb_hsv/N254_sub13.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.750         u_rgb_hsv/N254_sub13.co [7]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.780 r       u_rgb_hsv/N254_sub13.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.780         u_rgb_hsv/N254_sub13.co [8]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.016 r       u_rgb_hsv/N254_sub13.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745       9.761         u_rgb_hsv/_N413  
                                                                                   u_rgb_hsv/N254_sub12.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       9.962 f       u_rgb_hsv/N254_sub12.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.962         u_rgb_hsv/N254_sub12.co [1]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.992 r       u_rgb_hsv/N254_sub12.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.992         u_rgb_hsv/N254_sub12.co [2]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.022 r       u_rgb_hsv/N254_sub12.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.022         u_rgb_hsv/N254_sub12.co [3]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.052 r       u_rgb_hsv/N254_sub12.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.052         u_rgb_hsv/N254_sub12.co [4]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.082 r       u_rgb_hsv/N254_sub12.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.082         u_rgb_hsv/N254_sub12.co [5]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.112 r       u_rgb_hsv/N254_sub12.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.112         u_rgb_hsv/N254_sub12.co [6]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.142 r       u_rgb_hsv/N254_sub12.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.142         u_rgb_hsv/N254_sub12.co [7]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.172 r       u_rgb_hsv/N254_sub12.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.172         u_rgb_hsv/N254_sub12.co [8]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.408 r       u_rgb_hsv/N254_sub12.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      11.153         u_rgb_hsv/_N422  
                                                                                   u_rgb_hsv/N254_sub11.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.354 f       u_rgb_hsv/N254_sub11.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.354         u_rgb_hsv/N254_sub11.co [1]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.384 r       u_rgb_hsv/N254_sub11.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.384         u_rgb_hsv/N254_sub11.co [2]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.414 r       u_rgb_hsv/N254_sub11.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.414         u_rgb_hsv/N254_sub11.co [3]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.444 r       u_rgb_hsv/N254_sub11.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.444         u_rgb_hsv/N254_sub11.co [4]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.474 r       u_rgb_hsv/N254_sub11.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.474         u_rgb_hsv/N254_sub11.co [5]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.504 r       u_rgb_hsv/N254_sub11.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.504         u_rgb_hsv/N254_sub11.co [6]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.534 r       u_rgb_hsv/N254_sub11.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.534         u_rgb_hsv/N254_sub11.co [7]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.564 r       u_rgb_hsv/N254_sub11.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.564         u_rgb_hsv/N254_sub11.co [8]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.800 r       u_rgb_hsv/N254_sub11.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      12.545         u_rgb_hsv/_N431  
                                                                                   u_rgb_hsv/N254_sub10.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.746 f       u_rgb_hsv/N254_sub10.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.746         u_rgb_hsv/N254_sub10.co [1]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.776 r       u_rgb_hsv/N254_sub10.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.776         u_rgb_hsv/N254_sub10.co [2]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.806 r       u_rgb_hsv/N254_sub10.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.806         u_rgb_hsv/N254_sub10.co [3]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.836 r       u_rgb_hsv/N254_sub10.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.836         u_rgb_hsv/N254_sub10.co [4]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.866 r       u_rgb_hsv/N254_sub10.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.866         u_rgb_hsv/N254_sub10.co [5]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.896 r       u_rgb_hsv/N254_sub10.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.896         u_rgb_hsv/N254_sub10.co [6]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.926 r       u_rgb_hsv/N254_sub10.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.926         u_rgb_hsv/N254_sub10.co [7]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.956 r       u_rgb_hsv/N254_sub10.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.956         u_rgb_hsv/N254_sub10.co [8]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.192 r       u_rgb_hsv/N254_sub10.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      13.937         u_rgb_hsv/_N440  
                                                                                   u_rgb_hsv/N254_sub9.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      14.138 f       u_rgb_hsv/N254_sub9.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.138         u_rgb_hsv/N254_sub9.co [1]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.168 r       u_rgb_hsv/N254_sub9.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.168         u_rgb_hsv/N254_sub9.co [2]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.198 r       u_rgb_hsv/N254_sub9.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.198         u_rgb_hsv/N254_sub9.co [3]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.228 r       u_rgb_hsv/N254_sub9.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.228         u_rgb_hsv/N254_sub9.co [4]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.258 r       u_rgb_hsv/N254_sub9.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.258         u_rgb_hsv/N254_sub9.co [5]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.288 r       u_rgb_hsv/N254_sub9.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.288         u_rgb_hsv/N254_sub9.co [6]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.318 r       u_rgb_hsv/N254_sub9.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.318         u_rgb_hsv/N254_sub9.co [7]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.348 r       u_rgb_hsv/N254_sub9.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.348         u_rgb_hsv/N254_sub9.co [8]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.584 r       u_rgb_hsv/N254_sub9.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      15.329         u_rgb_hsv/_N449  
                                                                                   u_rgb_hsv/N254_sub8.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      15.530 f       u_rgb_hsv/N254_sub8.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.530         u_rgb_hsv/N254_sub8.co [1]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.560 r       u_rgb_hsv/N254_sub8.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.560         u_rgb_hsv/N254_sub8.co [2]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.590 r       u_rgb_hsv/N254_sub8.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.590         u_rgb_hsv/N254_sub8.co [3]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.620 r       u_rgb_hsv/N254_sub8.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.620         u_rgb_hsv/N254_sub8.co [4]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.650 r       u_rgb_hsv/N254_sub8.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.650         u_rgb_hsv/N254_sub8.co [5]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.680 r       u_rgb_hsv/N254_sub8.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.680         u_rgb_hsv/N254_sub8.co [6]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.710 r       u_rgb_hsv/N254_sub8.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.710         u_rgb_hsv/N254_sub8.co [7]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.740 r       u_rgb_hsv/N254_sub8.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.740         u_rgb_hsv/N254_sub8.co [8]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.976 r       u_rgb_hsv/N254_sub8.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      16.734         u_rgb_hsv/_N458  
                                                                                   u_rgb_hsv/N254_sub7.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      16.935 f       u_rgb_hsv/N254_sub7.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.935         u_rgb_hsv/N254_sub7.co [1]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.965 r       u_rgb_hsv/N254_sub7.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.965         u_rgb_hsv/N254_sub7.co [2]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.995 r       u_rgb_hsv/N254_sub7.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.995         u_rgb_hsv/N254_sub7.co [3]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.025 r       u_rgb_hsv/N254_sub7.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.025         u_rgb_hsv/N254_sub7.co [4]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.055 r       u_rgb_hsv/N254_sub7.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.055         u_rgb_hsv/N254_sub7.co [5]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.085 r       u_rgb_hsv/N254_sub7.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.085         u_rgb_hsv/N254_sub7.co [6]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.115 r       u_rgb_hsv/N254_sub7.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.115         u_rgb_hsv/N254_sub7.co [7]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.145 r       u_rgb_hsv/N254_sub7.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.145         u_rgb_hsv/N254_sub7.co [8]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.381 r       u_rgb_hsv/N254_sub7.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      18.139         u_rgb_hsv/_N467  
                                                                                   u_rgb_hsv/N254_sub6.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      18.340 f       u_rgb_hsv/N254_sub6.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.340         u_rgb_hsv/N254_sub6.co [1]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.370 r       u_rgb_hsv/N254_sub6.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.370         u_rgb_hsv/N254_sub6.co [2]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.400 r       u_rgb_hsv/N254_sub6.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.400         u_rgb_hsv/N254_sub6.co [3]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.430 r       u_rgb_hsv/N254_sub6.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.430         u_rgb_hsv/N254_sub6.co [4]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.460 r       u_rgb_hsv/N254_sub6.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.460         u_rgb_hsv/N254_sub6.co [5]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.490 r       u_rgb_hsv/N254_sub6.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.490         u_rgb_hsv/N254_sub6.co [6]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.520 r       u_rgb_hsv/N254_sub6.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.520         u_rgb_hsv/N254_sub6.co [7]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.550 r       u_rgb_hsv/N254_sub6.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.550         u_rgb_hsv/N254_sub6.co [8]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      18.786 r       u_rgb_hsv/N254_sub6.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      19.544         u_rgb_hsv/_N476  
                                                                                   u_rgb_hsv/N254_sub5.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      19.745 f       u_rgb_hsv/N254_sub5.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.745         u_rgb_hsv/N254_sub5.co [1]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.775 r       u_rgb_hsv/N254_sub5.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.775         u_rgb_hsv/N254_sub5.co [2]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.805 r       u_rgb_hsv/N254_sub5.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.805         u_rgb_hsv/N254_sub5.co [3]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.835 r       u_rgb_hsv/N254_sub5.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.835         u_rgb_hsv/N254_sub5.co [4]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.865 r       u_rgb_hsv/N254_sub5.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.865         u_rgb_hsv/N254_sub5.co [5]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.895 r       u_rgb_hsv/N254_sub5.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.895         u_rgb_hsv/N254_sub5.co [6]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.925 r       u_rgb_hsv/N254_sub5.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.925         u_rgb_hsv/N254_sub5.co [7]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.955 r       u_rgb_hsv/N254_sub5.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.955         u_rgb_hsv/N254_sub5.co [8]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.191 r       u_rgb_hsv/N254_sub5.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      20.949         u_rgb_hsv/_N485  
                                                                                   u_rgb_hsv/N254_sub4.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      21.150 f       u_rgb_hsv/N254_sub4.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.150         u_rgb_hsv/N254_sub4.co [1]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.180 r       u_rgb_hsv/N254_sub4.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.180         u_rgb_hsv/N254_sub4.co [2]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.210 r       u_rgb_hsv/N254_sub4.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.210         u_rgb_hsv/N254_sub4.co [3]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.240 r       u_rgb_hsv/N254_sub4.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.240         u_rgb_hsv/N254_sub4.co [4]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.270 r       u_rgb_hsv/N254_sub4.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.270         u_rgb_hsv/N254_sub4.co [5]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.300 r       u_rgb_hsv/N254_sub4.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.300         u_rgb_hsv/N254_sub4.co [6]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.330 r       u_rgb_hsv/N254_sub4.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.330         u_rgb_hsv/N254_sub4.co [7]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.360 r       u_rgb_hsv/N254_sub4.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.360         u_rgb_hsv/N254_sub4.co [8]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.596 r       u_rgb_hsv/N254_sub4.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      22.354         u_rgb_hsv/_N494  
                                                                                   u_rgb_hsv/N254_sub3.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      22.555 f       u_rgb_hsv/N254_sub3.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.555         u_rgb_hsv/N254_sub3.co [1]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.585 r       u_rgb_hsv/N254_sub3.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.585         u_rgb_hsv/N254_sub3.co [2]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.615 r       u_rgb_hsv/N254_sub3.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.615         u_rgb_hsv/N254_sub3.co [3]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.645 r       u_rgb_hsv/N254_sub3.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.645         u_rgb_hsv/N254_sub3.co [4]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.675 r       u_rgb_hsv/N254_sub3.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.675         u_rgb_hsv/N254_sub3.co [5]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.705 r       u_rgb_hsv/N254_sub3.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.705         u_rgb_hsv/N254_sub3.co [6]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.735 r       u_rgb_hsv/N254_sub3.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.735         u_rgb_hsv/N254_sub3.co [7]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.765 r       u_rgb_hsv/N254_sub3.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.765         u_rgb_hsv/N254_sub3.co [8]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      23.001 r       u_rgb_hsv/N254_sub3.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      23.759         u_rgb_hsv/_N503  
                                                                                   u_rgb_hsv/N254_sub2.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      23.960 f       u_rgb_hsv/N254_sub2.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.960         u_rgb_hsv/N254_sub2.co [1]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.990 r       u_rgb_hsv/N254_sub2.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.990         u_rgb_hsv/N254_sub2.co [2]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.020 r       u_rgb_hsv/N254_sub2.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.020         u_rgb_hsv/N254_sub2.co [3]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.050 r       u_rgb_hsv/N254_sub2.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.050         u_rgb_hsv/N254_sub2.co [4]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.080 r       u_rgb_hsv/N254_sub2.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.080         u_rgb_hsv/N254_sub2.co [5]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.110 r       u_rgb_hsv/N254_sub2.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.110         u_rgb_hsv/N254_sub2.co [6]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.140 r       u_rgb_hsv/N254_sub2.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.140         u_rgb_hsv/N254_sub2.co [7]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.170 r       u_rgb_hsv/N254_sub2.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.170         u_rgb_hsv/N254_sub2.co [8]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      24.406 r       u_rgb_hsv/N254_sub2.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      25.164         u_rgb_hsv/_N512  
                                                                                   u_rgb_hsv/N254_sub1.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      25.365 f       u_rgb_hsv/N254_sub1.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.365         u_rgb_hsv/N254_sub1.co [1]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.395 r       u_rgb_hsv/N254_sub1.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.395         u_rgb_hsv/N254_sub1.co [2]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.425 r       u_rgb_hsv/N254_sub1.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.425         u_rgb_hsv/N254_sub1.co [3]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.455 r       u_rgb_hsv/N254_sub1.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.455         u_rgb_hsv/N254_sub1.co [4]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.485 r       u_rgb_hsv/N254_sub1.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.485         u_rgb_hsv/N254_sub1.co [5]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.515 r       u_rgb_hsv/N254_sub1.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.515         u_rgb_hsv/N254_sub1.co [6]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.545 r       u_rgb_hsv/N254_sub1.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.545         u_rgb_hsv/N254_sub1.co [7]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.575 r       u_rgb_hsv/N254_sub1.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.575         u_rgb_hsv/N254_sub1.co [8]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      25.811 r       u_rgb_hsv/N254_sub1.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=8)        0.730      26.541         u_rgb_hsv/_N521  
                                                                                   u_rgb_hsv/N254_sub0.faddsub_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      26.774 f       u_rgb_hsv/N254_sub0.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.774         u_rgb_hsv/N254_sub0.co [4]
                                                                                   u_rgb_hsv/N254_sub0.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.804 r       u_rgb_hsv/N254_sub0.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.804         u_rgb_hsv/N254_sub0.co [5]
                                                                                   u_rgb_hsv/N254_sub0.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.834 r       u_rgb_hsv/N254_sub0.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.834         u_rgb_hsv/N254_sub0.co [6]
                                                                                   u_rgb_hsv/N254_sub0.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.864 r       u_rgb_hsv/N254_sub0.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.864         u_rgb_hsv/N254_sub0.co [7]
                                                                                   u_rgb_hsv/N254_sub0.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.894 r       u_rgb_hsv/N254_sub0.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.894         u_rgb_hsv/N254_sub0.co [8]
                                                                                   u_rgb_hsv/N254_sub0.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      27.130 r       u_rgb_hsv/N254_sub0.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      27.594         u_rgb_hsv/_N530  
                                                                                   u_rgb_hsv/N343[0]_2/I1 (GTP_LUT2)
                                   td                    0.185      27.779 r       u_rgb_hsv/N343[0]_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      27.779         u_rgb_hsv/N343 [0]
                                                                           r       u_rgb_hsv/hsv_s_r[0]/D (GTP_DFF_C)

 Data arrival time                                                  27.779         Logic Levels: 138
                                                                                   Logic: 10.784ns(46.156%), Route: 12.580ns(53.844%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 pixclk_in                                               0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000      13.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204      17.915         nt_pixclk_in     
                                                                           r       u_rgb_hsv/hsv_s_r[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.915                          
 clock uncertainty                                      -0.050      17.865                          

 Setup time                                              0.034      17.899                          

 Data required time                                                 17.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.899                          
 Data arrival time                                                  27.779                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/max_r[3]/CLK (GTP_DFF_C)
Endpoint    : u_rgb_hsv/hsv_s_r[1]/D (GTP_DFF_C)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       u_rgb_hsv/max_r[3]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_rgb_hsv/max_r[3]/Q (GTP_DFF_C)
                                   net (fanout=23)       0.865       5.609         u_rgb_hsv/max_r [3]
                                                                                   u_rgb_hsv/N254_sub15.faddsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.297       5.906 f       u_rgb_hsv/N254_sub15.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.906         u_rgb_hsv/N254_sub15.co [5]
                                                                                   u_rgb_hsv/N254_sub15.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.936 r       u_rgb_hsv/N254_sub15.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.936         u_rgb_hsv/N254_sub15.co [6]
                                                                                   u_rgb_hsv/N254_sub15.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.966 r       u_rgb_hsv/N254_sub15.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.966         u_rgb_hsv/N254_sub15.co [7]
                                                                                   u_rgb_hsv/N254_sub15.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.996 r       u_rgb_hsv/N254_sub15.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.996         u_rgb_hsv/N254_sub15.co [8]
                                                                                   u_rgb_hsv/N254_sub15.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.232 r       u_rgb_hsv/N254_sub15.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745       6.977         u_rgb_hsv/_N395  
                                                                                   u_rgb_hsv/N254_sub14.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       7.178 f       u_rgb_hsv/N254_sub14.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.178         u_rgb_hsv/N254_sub14.co [1]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.208 r       u_rgb_hsv/N254_sub14.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.208         u_rgb_hsv/N254_sub14.co [2]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.238 r       u_rgb_hsv/N254_sub14.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.238         u_rgb_hsv/N254_sub14.co [3]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.268 r       u_rgb_hsv/N254_sub14.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.268         u_rgb_hsv/N254_sub14.co [4]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.298 r       u_rgb_hsv/N254_sub14.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.298         u_rgb_hsv/N254_sub14.co [5]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.328 r       u_rgb_hsv/N254_sub14.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.328         u_rgb_hsv/N254_sub14.co [6]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.358 r       u_rgb_hsv/N254_sub14.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.358         u_rgb_hsv/N254_sub14.co [7]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.388 r       u_rgb_hsv/N254_sub14.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.388         u_rgb_hsv/N254_sub14.co [8]
                                                                                   u_rgb_hsv/N254_sub14.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.624 r       u_rgb_hsv/N254_sub14.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745       8.369         u_rgb_hsv/_N404  
                                                                                   u_rgb_hsv/N254_sub13.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.570 f       u_rgb_hsv/N254_sub13.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.570         u_rgb_hsv/N254_sub13.co [1]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.600 r       u_rgb_hsv/N254_sub13.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.600         u_rgb_hsv/N254_sub13.co [2]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.630 r       u_rgb_hsv/N254_sub13.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.630         u_rgb_hsv/N254_sub13.co [3]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.660 r       u_rgb_hsv/N254_sub13.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.660         u_rgb_hsv/N254_sub13.co [4]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.690 r       u_rgb_hsv/N254_sub13.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.690         u_rgb_hsv/N254_sub13.co [5]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.720 r       u_rgb_hsv/N254_sub13.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.720         u_rgb_hsv/N254_sub13.co [6]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.750 r       u_rgb_hsv/N254_sub13.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.750         u_rgb_hsv/N254_sub13.co [7]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.780 r       u_rgb_hsv/N254_sub13.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.780         u_rgb_hsv/N254_sub13.co [8]
                                                                                   u_rgb_hsv/N254_sub13.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.016 r       u_rgb_hsv/N254_sub13.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745       9.761         u_rgb_hsv/_N413  
                                                                                   u_rgb_hsv/N254_sub12.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       9.962 f       u_rgb_hsv/N254_sub12.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.962         u_rgb_hsv/N254_sub12.co [1]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.992 r       u_rgb_hsv/N254_sub12.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.992         u_rgb_hsv/N254_sub12.co [2]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.022 r       u_rgb_hsv/N254_sub12.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.022         u_rgb_hsv/N254_sub12.co [3]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.052 r       u_rgb_hsv/N254_sub12.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.052         u_rgb_hsv/N254_sub12.co [4]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.082 r       u_rgb_hsv/N254_sub12.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.082         u_rgb_hsv/N254_sub12.co [5]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.112 r       u_rgb_hsv/N254_sub12.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.112         u_rgb_hsv/N254_sub12.co [6]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.142 r       u_rgb_hsv/N254_sub12.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.142         u_rgb_hsv/N254_sub12.co [7]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.172 r       u_rgb_hsv/N254_sub12.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.172         u_rgb_hsv/N254_sub12.co [8]
                                                                                   u_rgb_hsv/N254_sub12.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.408 r       u_rgb_hsv/N254_sub12.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      11.153         u_rgb_hsv/_N422  
                                                                                   u_rgb_hsv/N254_sub11.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.354 f       u_rgb_hsv/N254_sub11.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.354         u_rgb_hsv/N254_sub11.co [1]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.384 r       u_rgb_hsv/N254_sub11.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.384         u_rgb_hsv/N254_sub11.co [2]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.414 r       u_rgb_hsv/N254_sub11.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.414         u_rgb_hsv/N254_sub11.co [3]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.444 r       u_rgb_hsv/N254_sub11.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.444         u_rgb_hsv/N254_sub11.co [4]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.474 r       u_rgb_hsv/N254_sub11.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.474         u_rgb_hsv/N254_sub11.co [5]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.504 r       u_rgb_hsv/N254_sub11.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.504         u_rgb_hsv/N254_sub11.co [6]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.534 r       u_rgb_hsv/N254_sub11.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.534         u_rgb_hsv/N254_sub11.co [7]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.564 r       u_rgb_hsv/N254_sub11.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.564         u_rgb_hsv/N254_sub11.co [8]
                                                                                   u_rgb_hsv/N254_sub11.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.800 r       u_rgb_hsv/N254_sub11.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      12.545         u_rgb_hsv/_N431  
                                                                                   u_rgb_hsv/N254_sub10.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.746 f       u_rgb_hsv/N254_sub10.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.746         u_rgb_hsv/N254_sub10.co [1]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.776 r       u_rgb_hsv/N254_sub10.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.776         u_rgb_hsv/N254_sub10.co [2]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.806 r       u_rgb_hsv/N254_sub10.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.806         u_rgb_hsv/N254_sub10.co [3]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.836 r       u_rgb_hsv/N254_sub10.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.836         u_rgb_hsv/N254_sub10.co [4]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.866 r       u_rgb_hsv/N254_sub10.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.866         u_rgb_hsv/N254_sub10.co [5]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.896 r       u_rgb_hsv/N254_sub10.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.896         u_rgb_hsv/N254_sub10.co [6]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.926 r       u_rgb_hsv/N254_sub10.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.926         u_rgb_hsv/N254_sub10.co [7]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.956 r       u_rgb_hsv/N254_sub10.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.956         u_rgb_hsv/N254_sub10.co [8]
                                                                                   u_rgb_hsv/N254_sub10.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.192 r       u_rgb_hsv/N254_sub10.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      13.937         u_rgb_hsv/_N440  
                                                                                   u_rgb_hsv/N254_sub9.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      14.138 f       u_rgb_hsv/N254_sub9.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.138         u_rgb_hsv/N254_sub9.co [1]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.168 r       u_rgb_hsv/N254_sub9.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.168         u_rgb_hsv/N254_sub9.co [2]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.198 r       u_rgb_hsv/N254_sub9.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.198         u_rgb_hsv/N254_sub9.co [3]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.228 r       u_rgb_hsv/N254_sub9.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.228         u_rgb_hsv/N254_sub9.co [4]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.258 r       u_rgb_hsv/N254_sub9.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.258         u_rgb_hsv/N254_sub9.co [5]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.288 r       u_rgb_hsv/N254_sub9.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.288         u_rgb_hsv/N254_sub9.co [6]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.318 r       u_rgb_hsv/N254_sub9.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.318         u_rgb_hsv/N254_sub9.co [7]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.348 r       u_rgb_hsv/N254_sub9.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.348         u_rgb_hsv/N254_sub9.co [8]
                                                                                   u_rgb_hsv/N254_sub9.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.584 r       u_rgb_hsv/N254_sub9.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      15.329         u_rgb_hsv/_N449  
                                                                                   u_rgb_hsv/N254_sub8.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      15.530 f       u_rgb_hsv/N254_sub8.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.530         u_rgb_hsv/N254_sub8.co [1]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.560 r       u_rgb_hsv/N254_sub8.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.560         u_rgb_hsv/N254_sub8.co [2]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.590 r       u_rgb_hsv/N254_sub8.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.590         u_rgb_hsv/N254_sub8.co [3]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.620 r       u_rgb_hsv/N254_sub8.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.620         u_rgb_hsv/N254_sub8.co [4]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.650 r       u_rgb_hsv/N254_sub8.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.650         u_rgb_hsv/N254_sub8.co [5]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.680 r       u_rgb_hsv/N254_sub8.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.680         u_rgb_hsv/N254_sub8.co [6]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.710 r       u_rgb_hsv/N254_sub8.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.710         u_rgb_hsv/N254_sub8.co [7]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.740 r       u_rgb_hsv/N254_sub8.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.740         u_rgb_hsv/N254_sub8.co [8]
                                                                                   u_rgb_hsv/N254_sub8.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.976 r       u_rgb_hsv/N254_sub8.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      16.734         u_rgb_hsv/_N458  
                                                                                   u_rgb_hsv/N254_sub7.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      16.935 f       u_rgb_hsv/N254_sub7.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.935         u_rgb_hsv/N254_sub7.co [1]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.965 r       u_rgb_hsv/N254_sub7.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.965         u_rgb_hsv/N254_sub7.co [2]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.995 r       u_rgb_hsv/N254_sub7.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.995         u_rgb_hsv/N254_sub7.co [3]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.025 r       u_rgb_hsv/N254_sub7.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.025         u_rgb_hsv/N254_sub7.co [4]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.055 r       u_rgb_hsv/N254_sub7.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.055         u_rgb_hsv/N254_sub7.co [5]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.085 r       u_rgb_hsv/N254_sub7.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.085         u_rgb_hsv/N254_sub7.co [6]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.115 r       u_rgb_hsv/N254_sub7.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.115         u_rgb_hsv/N254_sub7.co [7]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.145 r       u_rgb_hsv/N254_sub7.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.145         u_rgb_hsv/N254_sub7.co [8]
                                                                                   u_rgb_hsv/N254_sub7.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.381 r       u_rgb_hsv/N254_sub7.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      18.139         u_rgb_hsv/_N467  
                                                                                   u_rgb_hsv/N254_sub6.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      18.340 f       u_rgb_hsv/N254_sub6.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.340         u_rgb_hsv/N254_sub6.co [1]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.370 r       u_rgb_hsv/N254_sub6.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.370         u_rgb_hsv/N254_sub6.co [2]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.400 r       u_rgb_hsv/N254_sub6.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.400         u_rgb_hsv/N254_sub6.co [3]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.430 r       u_rgb_hsv/N254_sub6.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.430         u_rgb_hsv/N254_sub6.co [4]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.460 r       u_rgb_hsv/N254_sub6.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.460         u_rgb_hsv/N254_sub6.co [5]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.490 r       u_rgb_hsv/N254_sub6.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.490         u_rgb_hsv/N254_sub6.co [6]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.520 r       u_rgb_hsv/N254_sub6.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.520         u_rgb_hsv/N254_sub6.co [7]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.550 r       u_rgb_hsv/N254_sub6.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.550         u_rgb_hsv/N254_sub6.co [8]
                                                                                   u_rgb_hsv/N254_sub6.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      18.786 r       u_rgb_hsv/N254_sub6.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      19.544         u_rgb_hsv/_N476  
                                                                                   u_rgb_hsv/N254_sub5.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      19.745 f       u_rgb_hsv/N254_sub5.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.745         u_rgb_hsv/N254_sub5.co [1]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.775 r       u_rgb_hsv/N254_sub5.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.775         u_rgb_hsv/N254_sub5.co [2]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.805 r       u_rgb_hsv/N254_sub5.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.805         u_rgb_hsv/N254_sub5.co [3]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.835 r       u_rgb_hsv/N254_sub5.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.835         u_rgb_hsv/N254_sub5.co [4]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.865 r       u_rgb_hsv/N254_sub5.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.865         u_rgb_hsv/N254_sub5.co [5]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.895 r       u_rgb_hsv/N254_sub5.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.895         u_rgb_hsv/N254_sub5.co [6]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.925 r       u_rgb_hsv/N254_sub5.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.925         u_rgb_hsv/N254_sub5.co [7]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.955 r       u_rgb_hsv/N254_sub5.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.955         u_rgb_hsv/N254_sub5.co [8]
                                                                                   u_rgb_hsv/N254_sub5.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.191 r       u_rgb_hsv/N254_sub5.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      20.949         u_rgb_hsv/_N485  
                                                                                   u_rgb_hsv/N254_sub4.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      21.150 f       u_rgb_hsv/N254_sub4.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.150         u_rgb_hsv/N254_sub4.co [1]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.180 r       u_rgb_hsv/N254_sub4.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.180         u_rgb_hsv/N254_sub4.co [2]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.210 r       u_rgb_hsv/N254_sub4.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.210         u_rgb_hsv/N254_sub4.co [3]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.240 r       u_rgb_hsv/N254_sub4.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.240         u_rgb_hsv/N254_sub4.co [4]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.270 r       u_rgb_hsv/N254_sub4.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.270         u_rgb_hsv/N254_sub4.co [5]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.300 r       u_rgb_hsv/N254_sub4.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.300         u_rgb_hsv/N254_sub4.co [6]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.330 r       u_rgb_hsv/N254_sub4.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.330         u_rgb_hsv/N254_sub4.co [7]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.360 r       u_rgb_hsv/N254_sub4.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.360         u_rgb_hsv/N254_sub4.co [8]
                                                                                   u_rgb_hsv/N254_sub4.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.596 r       u_rgb_hsv/N254_sub4.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      22.354         u_rgb_hsv/_N494  
                                                                                   u_rgb_hsv/N254_sub3.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      22.555 f       u_rgb_hsv/N254_sub3.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.555         u_rgb_hsv/N254_sub3.co [1]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.585 r       u_rgb_hsv/N254_sub3.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.585         u_rgb_hsv/N254_sub3.co [2]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.615 r       u_rgb_hsv/N254_sub3.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.615         u_rgb_hsv/N254_sub3.co [3]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.645 r       u_rgb_hsv/N254_sub3.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.645         u_rgb_hsv/N254_sub3.co [4]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.675 r       u_rgb_hsv/N254_sub3.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.675         u_rgb_hsv/N254_sub3.co [5]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.705 r       u_rgb_hsv/N254_sub3.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.705         u_rgb_hsv/N254_sub3.co [6]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.735 r       u_rgb_hsv/N254_sub3.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.735         u_rgb_hsv/N254_sub3.co [7]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.765 r       u_rgb_hsv/N254_sub3.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.765         u_rgb_hsv/N254_sub3.co [8]
                                                                                   u_rgb_hsv/N254_sub3.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      23.001 r       u_rgb_hsv/N254_sub3.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      23.759         u_rgb_hsv/_N503  
                                                                                   u_rgb_hsv/N254_sub2.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      23.960 f       u_rgb_hsv/N254_sub2.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.960         u_rgb_hsv/N254_sub2.co [1]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.990 r       u_rgb_hsv/N254_sub2.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.990         u_rgb_hsv/N254_sub2.co [2]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.020 r       u_rgb_hsv/N254_sub2.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.020         u_rgb_hsv/N254_sub2.co [3]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.050 r       u_rgb_hsv/N254_sub2.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.050         u_rgb_hsv/N254_sub2.co [4]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.080 r       u_rgb_hsv/N254_sub2.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.080         u_rgb_hsv/N254_sub2.co [5]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.110 r       u_rgb_hsv/N254_sub2.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.110         u_rgb_hsv/N254_sub2.co [6]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.140 r       u_rgb_hsv/N254_sub2.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.140         u_rgb_hsv/N254_sub2.co [7]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.170 r       u_rgb_hsv/N254_sub2.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.170         u_rgb_hsv/N254_sub2.co [8]
                                                                                   u_rgb_hsv/N254_sub2.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      24.406 r       u_rgb_hsv/N254_sub2.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      25.164         u_rgb_hsv/_N512  
                                                                                   u_rgb_hsv/N254_sub1.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      25.365 f       u_rgb_hsv/N254_sub1.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.365         u_rgb_hsv/N254_sub1.co [1]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.395 r       u_rgb_hsv/N254_sub1.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.395         u_rgb_hsv/N254_sub1.co [2]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.425 r       u_rgb_hsv/N254_sub1.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.425         u_rgb_hsv/N254_sub1.co [3]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.455 r       u_rgb_hsv/N254_sub1.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.455         u_rgb_hsv/N254_sub1.co [4]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.485 r       u_rgb_hsv/N254_sub1.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.485         u_rgb_hsv/N254_sub1.co [5]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.515 r       u_rgb_hsv/N254_sub1.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.515         u_rgb_hsv/N254_sub1.co [6]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.545 r       u_rgb_hsv/N254_sub1.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.545         u_rgb_hsv/N254_sub1.co [7]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.575 r       u_rgb_hsv/N254_sub1.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.575         u_rgb_hsv/N254_sub1.co [8]
                                                                                   u_rgb_hsv/N254_sub1.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      25.811 r       u_rgb_hsv/N254_sub1.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=8)        0.730      26.541         u_rgb_hsv/_N521  
                                                                                   u_rgb_hsv/N343[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      26.726 r       u_rgb_hsv/N343[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      26.726         u_rgb_hsv/N343 [1]
                                                                           r       u_rgb_hsv/hsv_s_r[1]/D (GTP_DFF_C)

 Data arrival time                                                  26.726         Logic Levels: 132
                                                                                   Logic: 10.195ns(45.695%), Route: 12.116ns(54.305%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 pixclk_in                                               0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000      13.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204      17.915         nt_pixclk_in     
                                                                           r       u_rgb_hsv/hsv_s_r[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.915                          
 clock uncertainty                                      -0.050      17.865                          

 Setup time                                              0.034      17.899                          

 Data required time                                                 17.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.899                          
 Data arrival time                                                  26.726                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/max[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rgb_hsv/temp[0]/D (GTP_DFF_CE)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       u_rgb_hsv/max[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_rgb_hsv/max[2]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.758       5.502         u_rgb_hsv/max [2]
                                                                                   u_rgb_hsv/N0_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.290       5.792 f       u_rgb_hsv/N0_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.792         u_rgb_hsv/N0_1.co [2]
                                                                                   u_rgb_hsv/N0_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.028 r       u_rgb_hsv/N0_1.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=42)       0.988       7.016         u_rgb_hsv/max_min [4]
                                                                                   u_rgb_hsv/N135_sub13.faddsub_5/I2 (GTP_LUT5CARRY)
                                   td                    0.278       7.294 f       u_rgb_hsv/N135_sub13.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.294         u_rgb_hsv/N135_sub13.co [5]
                                                                                   u_rgb_hsv/N135_sub13.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.324 r       u_rgb_hsv/N135_sub13.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.324         u_rgb_hsv/N135_sub13.co [6]
                                                                                   u_rgb_hsv/N135_sub13.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.354 r       u_rgb_hsv/N135_sub13.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.354         u_rgb_hsv/N135_sub13.co [7]
                                                                                   u_rgb_hsv/N135_sub13.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.384 r       u_rgb_hsv/N135_sub13.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.384         u_rgb_hsv/N135_sub13.co [8]
                                                                                   u_rgb_hsv/N135_sub13.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.620 r       u_rgb_hsv/N135_sub13.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=27)       0.913       8.533         u_rgb_hsv/_N269  
                                                                                   u_rgb_hsv/N131_sub12.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.734 f       u_rgb_hsv/N131_sub12.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.734         u_rgb_hsv/N131_sub12.co [1]
                                                                                   u_rgb_hsv/N131_sub12.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.764 r       u_rgb_hsv/N131_sub12.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.764         u_rgb_hsv/N131_sub12.co [2]
                                                                                   u_rgb_hsv/N131_sub12.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.794 r       u_rgb_hsv/N131_sub12.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.794         u_rgb_hsv/N131_sub12.co [3]
                                                                                   u_rgb_hsv/N131_sub12.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.824 r       u_rgb_hsv/N131_sub12.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.824         u_rgb_hsv/N131_sub12.co [4]
                                                                                   u_rgb_hsv/N131_sub12.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.854 r       u_rgb_hsv/N131_sub12.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         u_rgb_hsv/N131_sub12.co [5]
                                                                                   u_rgb_hsv/N131_sub12.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       u_rgb_hsv/N131_sub12.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         u_rgb_hsv/N131_sub12.co [6]
                                                                                   u_rgb_hsv/N131_sub12.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       u_rgb_hsv/N131_sub12.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         u_rgb_hsv/N131_sub12.co [7]
                                                                                   u_rgb_hsv/N131_sub12.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       u_rgb_hsv/N131_sub12.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         u_rgb_hsv/N131_sub12.co [8]
                                                                                   u_rgb_hsv/N131_sub12.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.180 r       u_rgb_hsv/N131_sub12.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745       9.925         u_rgb_hsv/_N152  
                                                                                   u_rgb_hsv/N131_sub11.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      10.126 f       u_rgb_hsv/N131_sub11.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.126         u_rgb_hsv/N131_sub11.co [1]
                                                                                   u_rgb_hsv/N131_sub11.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.156 r       u_rgb_hsv/N131_sub11.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.156         u_rgb_hsv/N131_sub11.co [2]
                                                                                   u_rgb_hsv/N131_sub11.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.186 r       u_rgb_hsv/N131_sub11.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.186         u_rgb_hsv/N131_sub11.co [3]
                                                                                   u_rgb_hsv/N131_sub11.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.216 r       u_rgb_hsv/N131_sub11.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.216         u_rgb_hsv/N131_sub11.co [4]
                                                                                   u_rgb_hsv/N131_sub11.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.246 r       u_rgb_hsv/N131_sub11.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.246         u_rgb_hsv/N131_sub11.co [5]
                                                                                   u_rgb_hsv/N131_sub11.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.276 r       u_rgb_hsv/N131_sub11.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.276         u_rgb_hsv/N131_sub11.co [6]
                                                                                   u_rgb_hsv/N131_sub11.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.306 r       u_rgb_hsv/N131_sub11.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.306         u_rgb_hsv/N131_sub11.co [7]
                                                                                   u_rgb_hsv/N131_sub11.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.336 r       u_rgb_hsv/N131_sub11.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.336         u_rgb_hsv/N131_sub11.co [8]
                                                                                   u_rgb_hsv/N131_sub11.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.572 r       u_rgb_hsv/N131_sub11.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      11.317         u_rgb_hsv/_N161  
                                                                                   u_rgb_hsv/N131_sub10.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.518 f       u_rgb_hsv/N131_sub10.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.518         u_rgb_hsv/N131_sub10.co [1]
                                                                                   u_rgb_hsv/N131_sub10.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.548 r       u_rgb_hsv/N131_sub10.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.548         u_rgb_hsv/N131_sub10.co [2]
                                                                                   u_rgb_hsv/N131_sub10.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.578 r       u_rgb_hsv/N131_sub10.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.578         u_rgb_hsv/N131_sub10.co [3]
                                                                                   u_rgb_hsv/N131_sub10.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.608 r       u_rgb_hsv/N131_sub10.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.608         u_rgb_hsv/N131_sub10.co [4]
                                                                                   u_rgb_hsv/N131_sub10.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.638 r       u_rgb_hsv/N131_sub10.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.638         u_rgb_hsv/N131_sub10.co [5]
                                                                                   u_rgb_hsv/N131_sub10.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.668 r       u_rgb_hsv/N131_sub10.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.668         u_rgb_hsv/N131_sub10.co [6]
                                                                                   u_rgb_hsv/N131_sub10.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.698 r       u_rgb_hsv/N131_sub10.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.698         u_rgb_hsv/N131_sub10.co [7]
                                                                                   u_rgb_hsv/N131_sub10.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.728 r       u_rgb_hsv/N131_sub10.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.728         u_rgb_hsv/N131_sub10.co [8]
                                                                                   u_rgb_hsv/N131_sub10.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.964 r       u_rgb_hsv/N131_sub10.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      12.709         u_rgb_hsv/_N170  
                                                                                   u_rgb_hsv/N131_sub9.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.910 f       u_rgb_hsv/N131_sub9.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.910         u_rgb_hsv/N131_sub9.co [1]
                                                                                   u_rgb_hsv/N131_sub9.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.940 r       u_rgb_hsv/N131_sub9.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.940         u_rgb_hsv/N131_sub9.co [2]
                                                                                   u_rgb_hsv/N131_sub9.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.970 r       u_rgb_hsv/N131_sub9.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.970         u_rgb_hsv/N131_sub9.co [3]
                                                                                   u_rgb_hsv/N131_sub9.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.000 r       u_rgb_hsv/N131_sub9.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.000         u_rgb_hsv/N131_sub9.co [4]
                                                                                   u_rgb_hsv/N131_sub9.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.030 r       u_rgb_hsv/N131_sub9.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.030         u_rgb_hsv/N131_sub9.co [5]
                                                                                   u_rgb_hsv/N131_sub9.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.060 r       u_rgb_hsv/N131_sub9.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.060         u_rgb_hsv/N131_sub9.co [6]
                                                                                   u_rgb_hsv/N131_sub9.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.090 r       u_rgb_hsv/N131_sub9.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.090         u_rgb_hsv/N131_sub9.co [7]
                                                                                   u_rgb_hsv/N131_sub9.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.120 r       u_rgb_hsv/N131_sub9.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.120         u_rgb_hsv/N131_sub9.co [8]
                                                                                   u_rgb_hsv/N131_sub9.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.356 r       u_rgb_hsv/N131_sub9.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      14.101         u_rgb_hsv/_N179  
                                                                                   u_rgb_hsv/N131_sub8.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      14.302 f       u_rgb_hsv/N131_sub8.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.302         u_rgb_hsv/N131_sub8.co [1]
                                                                                   u_rgb_hsv/N131_sub8.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.332 r       u_rgb_hsv/N131_sub8.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.332         u_rgb_hsv/N131_sub8.co [2]
                                                                                   u_rgb_hsv/N131_sub8.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.362 r       u_rgb_hsv/N131_sub8.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.362         u_rgb_hsv/N131_sub8.co [3]
                                                                                   u_rgb_hsv/N131_sub8.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.392 r       u_rgb_hsv/N131_sub8.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.392         u_rgb_hsv/N131_sub8.co [4]
                                                                                   u_rgb_hsv/N131_sub8.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.422 r       u_rgb_hsv/N131_sub8.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.422         u_rgb_hsv/N131_sub8.co [5]
                                                                                   u_rgb_hsv/N131_sub8.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.452 r       u_rgb_hsv/N131_sub8.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.452         u_rgb_hsv/N131_sub8.co [6]
                                                                                   u_rgb_hsv/N131_sub8.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.482 r       u_rgb_hsv/N131_sub8.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.482         u_rgb_hsv/N131_sub8.co [7]
                                                                                   u_rgb_hsv/N131_sub8.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.512 r       u_rgb_hsv/N131_sub8.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.512         u_rgb_hsv/N131_sub8.co [8]
                                                                                   u_rgb_hsv/N131_sub8.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.748 r       u_rgb_hsv/N131_sub8.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      15.506         u_rgb_hsv/_N188  
                                                                                   u_rgb_hsv/N131_sub7.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      15.707 f       u_rgb_hsv/N131_sub7.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.707         u_rgb_hsv/N131_sub7.co [1]
                                                                                   u_rgb_hsv/N131_sub7.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.737 r       u_rgb_hsv/N131_sub7.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.737         u_rgb_hsv/N131_sub7.co [2]
                                                                                   u_rgb_hsv/N131_sub7.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.767 r       u_rgb_hsv/N131_sub7.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.767         u_rgb_hsv/N131_sub7.co [3]
                                                                                   u_rgb_hsv/N131_sub7.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.797 r       u_rgb_hsv/N131_sub7.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.797         u_rgb_hsv/N131_sub7.co [4]
                                                                                   u_rgb_hsv/N131_sub7.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.827 r       u_rgb_hsv/N131_sub7.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.827         u_rgb_hsv/N131_sub7.co [5]
                                                                                   u_rgb_hsv/N131_sub7.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.857 r       u_rgb_hsv/N131_sub7.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.857         u_rgb_hsv/N131_sub7.co [6]
                                                                                   u_rgb_hsv/N131_sub7.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.887 r       u_rgb_hsv/N131_sub7.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.887         u_rgb_hsv/N131_sub7.co [7]
                                                                                   u_rgb_hsv/N131_sub7.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.917 r       u_rgb_hsv/N131_sub7.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.917         u_rgb_hsv/N131_sub7.co [8]
                                                                                   u_rgb_hsv/N131_sub7.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      16.153 r       u_rgb_hsv/N131_sub7.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      16.911         u_rgb_hsv/_N197  
                                                                                   u_rgb_hsv/N131_sub6.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      17.112 f       u_rgb_hsv/N131_sub6.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.112         u_rgb_hsv/N131_sub6.co [1]
                                                                                   u_rgb_hsv/N131_sub6.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.142 r       u_rgb_hsv/N131_sub6.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.142         u_rgb_hsv/N131_sub6.co [2]
                                                                                   u_rgb_hsv/N131_sub6.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.172 r       u_rgb_hsv/N131_sub6.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.172         u_rgb_hsv/N131_sub6.co [3]
                                                                                   u_rgb_hsv/N131_sub6.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.202 r       u_rgb_hsv/N131_sub6.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.202         u_rgb_hsv/N131_sub6.co [4]
                                                                                   u_rgb_hsv/N131_sub6.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.232 r       u_rgb_hsv/N131_sub6.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.232         u_rgb_hsv/N131_sub6.co [5]
                                                                                   u_rgb_hsv/N131_sub6.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.262 r       u_rgb_hsv/N131_sub6.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.262         u_rgb_hsv/N131_sub6.co [6]
                                                                                   u_rgb_hsv/N131_sub6.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.292 r       u_rgb_hsv/N131_sub6.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.292         u_rgb_hsv/N131_sub6.co [7]
                                                                                   u_rgb_hsv/N131_sub6.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.322 r       u_rgb_hsv/N131_sub6.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.322         u_rgb_hsv/N131_sub6.co [8]
                                                                                   u_rgb_hsv/N131_sub6.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.558 r       u_rgb_hsv/N131_sub6.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      18.316         u_rgb_hsv/_N206  
                                                                                   u_rgb_hsv/N131_sub5.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      18.517 f       u_rgb_hsv/N131_sub5.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.517         u_rgb_hsv/N131_sub5.co [1]
                                                                                   u_rgb_hsv/N131_sub5.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.547 r       u_rgb_hsv/N131_sub5.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.547         u_rgb_hsv/N131_sub5.co [2]
                                                                                   u_rgb_hsv/N131_sub5.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.577 r       u_rgb_hsv/N131_sub5.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.577         u_rgb_hsv/N131_sub5.co [3]
                                                                                   u_rgb_hsv/N131_sub5.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.607 r       u_rgb_hsv/N131_sub5.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.607         u_rgb_hsv/N131_sub5.co [4]
                                                                                   u_rgb_hsv/N131_sub5.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.637 r       u_rgb_hsv/N131_sub5.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.637         u_rgb_hsv/N131_sub5.co [5]
                                                                                   u_rgb_hsv/N131_sub5.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.667 r       u_rgb_hsv/N131_sub5.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.667         u_rgb_hsv/N131_sub5.co [6]
                                                                                   u_rgb_hsv/N131_sub5.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.697 r       u_rgb_hsv/N131_sub5.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.697         u_rgb_hsv/N131_sub5.co [7]
                                                                                   u_rgb_hsv/N131_sub5.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.727 r       u_rgb_hsv/N131_sub5.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.727         u_rgb_hsv/N131_sub5.co [8]
                                                                                   u_rgb_hsv/N131_sub5.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      18.963 r       u_rgb_hsv/N131_sub5.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      19.721         u_rgb_hsv/_N215  
                                                                                   u_rgb_hsv/N131_sub4.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      19.922 f       u_rgb_hsv/N131_sub4.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.922         u_rgb_hsv/N131_sub4.co [1]
                                                                                   u_rgb_hsv/N131_sub4.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.952 r       u_rgb_hsv/N131_sub4.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.952         u_rgb_hsv/N131_sub4.co [2]
                                                                                   u_rgb_hsv/N131_sub4.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.982 r       u_rgb_hsv/N131_sub4.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.982         u_rgb_hsv/N131_sub4.co [3]
                                                                                   u_rgb_hsv/N131_sub4.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.012 r       u_rgb_hsv/N131_sub4.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.012         u_rgb_hsv/N131_sub4.co [4]
                                                                                   u_rgb_hsv/N131_sub4.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.042 r       u_rgb_hsv/N131_sub4.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.042         u_rgb_hsv/N131_sub4.co [5]
                                                                                   u_rgb_hsv/N131_sub4.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.072 r       u_rgb_hsv/N131_sub4.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.072         u_rgb_hsv/N131_sub4.co [6]
                                                                                   u_rgb_hsv/N131_sub4.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.102 r       u_rgb_hsv/N131_sub4.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.102         u_rgb_hsv/N131_sub4.co [7]
                                                                                   u_rgb_hsv/N131_sub4.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.132 r       u_rgb_hsv/N131_sub4.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.132         u_rgb_hsv/N131_sub4.co [8]
                                                                                   u_rgb_hsv/N131_sub4.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.368 r       u_rgb_hsv/N131_sub4.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      21.126         u_rgb_hsv/_N224  
                                                                                   u_rgb_hsv/N131_sub3.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      21.327 f       u_rgb_hsv/N131_sub3.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.327         u_rgb_hsv/N131_sub3.co [1]
                                                                                   u_rgb_hsv/N131_sub3.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.357 r       u_rgb_hsv/N131_sub3.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.357         u_rgb_hsv/N131_sub3.co [2]
                                                                                   u_rgb_hsv/N131_sub3.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.387 r       u_rgb_hsv/N131_sub3.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.387         u_rgb_hsv/N131_sub3.co [3]
                                                                                   u_rgb_hsv/N131_sub3.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.417 r       u_rgb_hsv/N131_sub3.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.417         u_rgb_hsv/N131_sub3.co [4]
                                                                                   u_rgb_hsv/N131_sub3.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.447 r       u_rgb_hsv/N131_sub3.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.447         u_rgb_hsv/N131_sub3.co [5]
                                                                                   u_rgb_hsv/N131_sub3.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.477 r       u_rgb_hsv/N131_sub3.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.477         u_rgb_hsv/N131_sub3.co [6]
                                                                                   u_rgb_hsv/N131_sub3.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.507 r       u_rgb_hsv/N131_sub3.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.507         u_rgb_hsv/N131_sub3.co [7]
                                                                                   u_rgb_hsv/N131_sub3.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.537 r       u_rgb_hsv/N131_sub3.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.537         u_rgb_hsv/N131_sub3.co [8]
                                                                                   u_rgb_hsv/N131_sub3.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.773 r       u_rgb_hsv/N131_sub3.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      22.531         u_rgb_hsv/_N233  
                                                                                   u_rgb_hsv/N131_sub2.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      22.732 f       u_rgb_hsv/N131_sub2.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.732         u_rgb_hsv/N131_sub2.co [1]
                                                                                   u_rgb_hsv/N131_sub2.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.762 r       u_rgb_hsv/N131_sub2.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.762         u_rgb_hsv/N131_sub2.co [2]
                                                                                   u_rgb_hsv/N131_sub2.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.792 r       u_rgb_hsv/N131_sub2.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.792         u_rgb_hsv/N131_sub2.co [3]
                                                                                   u_rgb_hsv/N131_sub2.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.822 r       u_rgb_hsv/N131_sub2.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.822         u_rgb_hsv/N131_sub2.co [4]
                                                                                   u_rgb_hsv/N131_sub2.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.852 r       u_rgb_hsv/N131_sub2.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.852         u_rgb_hsv/N131_sub2.co [5]
                                                                                   u_rgb_hsv/N131_sub2.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.882 r       u_rgb_hsv/N131_sub2.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.882         u_rgb_hsv/N131_sub2.co [6]
                                                                                   u_rgb_hsv/N131_sub2.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.912 r       u_rgb_hsv/N131_sub2.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.912         u_rgb_hsv/N131_sub2.co [7]
                                                                                   u_rgb_hsv/N131_sub2.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.942 r       u_rgb_hsv/N131_sub2.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.942         u_rgb_hsv/N131_sub2.co [8]
                                                                                   u_rgb_hsv/N131_sub2.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      23.178 r       u_rgb_hsv/N131_sub2.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758      23.936         u_rgb_hsv/_N242  
                                                                                   u_rgb_hsv/N131_sub1.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      24.137 f       u_rgb_hsv/N131_sub1.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.137         u_rgb_hsv/N131_sub1.co [1]
                                                                                   u_rgb_hsv/N131_sub1.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.167 r       u_rgb_hsv/N131_sub1.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.167         u_rgb_hsv/N131_sub1.co [2]
                                                                                   u_rgb_hsv/N131_sub1.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.197 r       u_rgb_hsv/N131_sub1.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.197         u_rgb_hsv/N131_sub1.co [3]
                                                                                   u_rgb_hsv/N131_sub1.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.227 r       u_rgb_hsv/N131_sub1.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.227         u_rgb_hsv/N131_sub1.co [4]
                                                                                   u_rgb_hsv/N131_sub1.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.257 r       u_rgb_hsv/N131_sub1.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.257         u_rgb_hsv/N131_sub1.co [5]
                                                                                   u_rgb_hsv/N131_sub1.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.287 r       u_rgb_hsv/N131_sub1.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.287         u_rgb_hsv/N131_sub1.co [6]
                                                                                   u_rgb_hsv/N131_sub1.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.317 r       u_rgb_hsv/N131_sub1.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.317         u_rgb_hsv/N131_sub1.co [7]
                                                                                   u_rgb_hsv/N131_sub1.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.347 r       u_rgb_hsv/N131_sub1.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.347         u_rgb_hsv/N131_sub1.co [8]
                                                                                   u_rgb_hsv/N131_sub1.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      24.583 r       u_rgb_hsv/N131_sub1.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=8)        0.730      25.313         u_rgb_hsv/_N251  
                                                                                   u_rgb_hsv/N131_sub0.faddsub_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      25.546 f       u_rgb_hsv/N131_sub0.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.546         u_rgb_hsv/N131_sub0.co [4]
                                                                                   u_rgb_hsv/N131_sub0.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.576 r       u_rgb_hsv/N131_sub0.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.576         u_rgb_hsv/N131_sub0.co [5]
                                                                                   u_rgb_hsv/N131_sub0.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.606 r       u_rgb_hsv/N131_sub0.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.606         u_rgb_hsv/N131_sub0.co [6]
                                                                                   u_rgb_hsv/N131_sub0.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.636 r       u_rgb_hsv/N131_sub0.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.636         u_rgb_hsv/N131_sub0.co [7]
                                                                                   u_rgb_hsv/N131_sub0.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.666 r       u_rgb_hsv/N131_sub0.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.666         u_rgb_hsv/N131_sub0.co [8]
                                                                                   u_rgb_hsv/N131_sub0.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      25.902 r       u_rgb_hsv/N131_sub0.faddsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      26.366         u_rgb_hsv/_N260  
                                                                                   u_rgb_hsv/N318_65[0]/I0 (GTP_LUT5)
                                   td                    0.243      26.609 f       u_rgb_hsv/N318_65[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      26.609         u_rgb_hsv/N318 [0]
                                                                           f       u_rgb_hsv/temp[0]/D (GTP_DFF_CE)

 Data arrival time                                                  26.609         Logic Levels: 122
                                                                                   Logic: 10.055ns(45.305%), Route: 12.139ns(54.695%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 pixclk_in                                               0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000      13.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204      17.915         nt_pixclk_in     
                                                                           r       u_rgb_hsv/temp[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.915                          
 clock uncertainty                                      -0.050      17.865                          

 Setup time                                              0.034      17.899                          

 Data required time                                                 17.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.899                          
 Data arrival time                                                  26.609                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.710                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_1d/CLK (GTP_DFF)
Endpoint    : frame_buf/rd_buf/ddr_rstn_2d/D (GTP_DFF)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/rd_buf/ddr_rstn_1d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       frame_buf/rd_buf/ddr_rstn_1d/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         frame_buf/rd_buf/ddr_rstn_1d
                                                                           f       frame_buf/rd_buf/ddr_rstn_2d/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_2/genblk1.wr_data_1d[0]/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_2/genblk1.write_data[0]/D (GTP_DFF_E)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/wr_buf_2/genblk1.wr_data_1d[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       frame_buf/wr_buf_2/genblk1.wr_data_1d[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         frame_buf/wr_buf_2/wr_data_1d [0]
                                                                           f       frame_buf/wr_buf_2/genblk1.write_data[0]/D (GTP_DFF_E)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/wr_buf_2/genblk1.write_data[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_2/genblk1.wr_data_1d[1]/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_2/genblk1.write_data[1]/D (GTP_DFF_E)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/wr_buf_2/genblk1.wr_data_1d[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       frame_buf/wr_buf_2/genblk1.wr_data_1d[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         frame_buf/wr_buf_2/wr_data_1d [1]
                                                                           f       frame_buf/wr_buf_2/genblk1.write_data[1]/D (GTP_DFF_E)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/wr_buf_2/genblk1.write_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 sys_clk                                                 0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429    2202.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2202.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119    2203.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329    2204.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605    2204.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235    2205.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553    2205.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300    2205.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806    2207.676         nt_rstn_out      
                                                                                   N88/I1 (GTP_LUT2)
                                   td                    0.185    2207.861 r       N88/Z (GTP_LUT2) 
                                   net (fanout=2)        0.553    2208.414         N88              
                                                                                   scaler_2/ram_fifo_ctrl_inst/N65/I1 (GTP_LUT5)
                                   td                    0.185    2208.599 r       scaler_2/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865    2209.464         fifo_rd_en_2     
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233    2209.697 f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.697         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8824
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.727 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.727         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.757 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.757         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8826
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.787 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.787         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8827
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.817 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.817         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8828
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.847 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.847         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8829
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.877 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.877         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8830
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.907 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.907         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8831
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.937 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.937         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8832
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236    2210.173 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641    2210.814         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/I2 (GTP_LUT3)
                                   td                    0.185    2210.999 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464    2211.463         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/I1 (GTP_LUT5CARRY)
                                   td                    0.363    2211.826 f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2211.826         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170
                                                                           f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                2211.826         Logic Levels: 16 
                                                                                   Logic: 2.491ns(31.223%), Route: 5.487ns(68.777%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 pixclk_in                                               0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    2200.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204    2204.915         nt_pixclk_in     
                                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    2204.915                          
 clock uncertainty                                      -0.050    2204.865                          

 Setup time                                              0.034    2204.899                          

 Data required time                                               2204.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2204.899                          
 Data arrival time                                                2211.826                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.927                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 sys_clk                                                 0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429    2202.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2202.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119    2203.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329    2204.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605    2204.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235    2205.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553    2205.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300    2205.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806    2207.676         nt_rstn_out      
                                                                                   N88/I1 (GTP_LUT2)
                                   td                    0.185    2207.861 r       N88/Z (GTP_LUT2) 
                                   net (fanout=2)        0.553    2208.414         N88              
                                                                                   scaler_3/ram_fifo_ctrl_inst/N65/I1 (GTP_LUT5)
                                   td                    0.185    2208.599 r       scaler_3/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865    2209.464         fifo_rd_en_3     
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233    2209.697 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.697         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8866
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.727 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.727         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8867
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.757 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.757         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8868
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.787 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.787         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8869
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.817 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.817         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8870
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.847 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.847         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8871
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.877 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.877         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8872
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.907 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.907         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8873
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.937 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.937         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8874
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236    2210.173 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641    2210.814         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/I2 (GTP_LUT3)
                                   td                    0.185    2210.999 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464    2211.463         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
                                                                                   scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/I1 (GTP_LUT5CARRY)
                                   td                    0.363    2211.826 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2211.826         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170
                                                                           f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                2211.826         Logic Levels: 16 
                                                                                   Logic: 2.491ns(31.223%), Route: 5.487ns(68.777%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 pixclk_in                                               0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    2200.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204    2204.915         nt_pixclk_in     
                                                                           r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    2204.915                          
 clock uncertainty                                      -0.050    2204.865                          

 Setup time                                              0.034    2204.899                          

 Data required time                                               2204.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2204.899                          
 Data arrival time                                                2211.826                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.927                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 sys_clk                                                 0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429    2202.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2202.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119    2203.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329    2204.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605    2204.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235    2205.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553    2205.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300    2205.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806    2207.676         nt_rstn_out      
                                                                                   N88/I1 (GTP_LUT2)
                                   td                    0.185    2207.861 r       N88/Z (GTP_LUT2) 
                                   net (fanout=2)        0.553    2208.414         N88              
                                                                                   scaler_2/ram_fifo_ctrl_inst/N65/I1 (GTP_LUT5)
                                   td                    0.185    2208.599 r       scaler_2/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865    2209.464         fifo_rd_en_2     
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233    2209.697 f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.697         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8824
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.727 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.727         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.757 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.757         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8826
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.787 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.787         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8827
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.817 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.817         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8828
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.847 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.847         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8829
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.877 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.877         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8830
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.907 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.907         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8831
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.937 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.937         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8832
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030    2209.967 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000    2209.967         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8833
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236    2210.203 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605    2210.808         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
                                                                                   scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/I4 (GTP_LUT5)
                                   td                    0.258    2211.066 f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2211.066         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [10]
                                                                           f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)

 Data arrival time                                                2211.066         Logic Levels: 16 
                                                                                   Logic: 2.231ns(30.909%), Route: 4.987ns(69.091%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 pixclk_in                                               0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    2200.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204    2204.915         nt_pixclk_in     
                                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    2204.915                          
 clock uncertainty                                      -0.050    2204.865                          

 Setup time                                              0.034    2204.899                          

 Data required time                                               2204.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2204.899                          
 Data arrival time                                                2211.066                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.167                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : image_size_down_without_fifo_2/col_cnt[0]/R (GTP_DFF_RE)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   image_size_down_without_fifo_2/N43/I0 (GTP_LUT3)
                                   td                    0.185       7.195 r       image_size_down_without_fifo_2/N43/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       7.836         image_size_down_without_fifo_2/N43
                                                                           r       image_size_down_without_fifo_2/col_cnt[0]/R (GTP_DFF_RE)

 Data arrival time                                                   7.836         Logic Levels: 2  
                                                                                   Logic: 0.936ns(23.470%), Route: 3.052ns(76.530%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       image_size_down_without_fifo_2/col_cnt[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                              -0.276       4.189                          

 Data required time                                                  4.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.189                          
 Data arrival time                                                   7.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.647                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : image_size_down_without_fifo_2/col_cnt[1]/R (GTP_DFF_RE)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   image_size_down_without_fifo_2/N43/I0 (GTP_LUT3)
                                   td                    0.185       7.195 r       image_size_down_without_fifo_2/N43/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       7.836         image_size_down_without_fifo_2/N43
                                                                           r       image_size_down_without_fifo_2/col_cnt[1]/R (GTP_DFF_RE)

 Data arrival time                                                   7.836         Logic Levels: 2  
                                                                                   Logic: 0.936ns(23.470%), Route: 3.052ns(76.530%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       image_size_down_without_fifo_2/col_cnt[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                              -0.276       4.189                          

 Data required time                                                  4.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.189                          
 Data arrival time                                                   7.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.647                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : image_size_down_without_fifo_2/col_cnt[2]/R (GTP_DFF_RE)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   image_size_down_without_fifo_2/N43/I0 (GTP_LUT3)
                                   td                    0.185       7.195 r       image_size_down_without_fifo_2/N43/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       7.836         image_size_down_without_fifo_2/N43
                                                                           r       image_size_down_without_fifo_2/col_cnt[2]/R (GTP_DFF_RE)

 Data arrival time                                                   7.836         Logic Levels: 2  
                                                                                   Logic: 0.936ns(23.470%), Route: 3.052ns(76.530%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       image_size_down_without_fifo_2/col_cnt[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                              -0.276       4.189                          

 Data required time                                                  4.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.189                          
 Data arrival time                                                   7.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.647                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : coms1_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N12_3/I2 (GTP_LUT3)
                                   td                    0.237       5.674 f       cmos1_8_16bit/N12_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.315         cmos1_8_16bit/N12
                                                                           f       cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.315         Logic Levels: 1  
                                                                                   Logic: 0.566ns(29.789%), Route: 1.334ns(70.211%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.408                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : coms1_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N12_3/I2 (GTP_LUT3)
                                   td                    0.237       5.674 f       cmos1_8_16bit/N12_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.315         cmos1_8_16bit/N12
                                                                           f       cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.315         Logic Levels: 1  
                                                                                   Logic: 0.566ns(29.789%), Route: 1.334ns(70.211%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.408                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : coms1_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N12_3/I2 (GTP_LUT3)
                                   td                    0.237       5.674 f       cmos1_8_16bit/N12_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.315         cmos1_8_16bit/N12
                                                                           f       cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.315         Logic Levels: 1  
                                                                                   Logic: 0.566ns(29.789%), Route: 1.334ns(70.211%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.408                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : coms1_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [0]
                                                                           f       cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : coms1_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [1]
                                                                           f       cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : coms1_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [2]
                                                                           f       cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : coms2_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N12_3/I2 (GTP_LUT3)
                                   td                    0.237       5.674 f       cmos2_8_16bit/N12_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.315         cmos2_8_16bit/N12
                                                                           f       cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.315         Logic Levels: 1  
                                                                                   Logic: 0.566ns(29.789%), Route: 1.334ns(70.211%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.408                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : coms2_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N12_3/I2 (GTP_LUT3)
                                   td                    0.237       5.674 f       cmos2_8_16bit/N12_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.315         cmos2_8_16bit/N12
                                                                           f       cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.315         Logic Levels: 1  
                                                                                   Logic: 0.566ns(29.789%), Route: 1.334ns(70.211%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.408                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : coms2_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N12_3/I2 (GTP_LUT3)
                                   td                    0.237       5.674 f       cmos2_8_16bit/N12_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.315         cmos2_8_16bit/N12
                                                                           f       cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.315         Logic Levels: 1  
                                                                                   Logic: 0.566ns(29.789%), Route: 1.334ns(70.211%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.408                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : coms2_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [0]
                                                                           f       cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : coms2_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [1]
                                                                           f       cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : coms2_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [2]
                                                                           f       cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/CLK (GTP_DFF_CE)
Endpoint    : u_top_sd_rw/u_data_gen/N37996/CEX (GTP_APM_E1)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.317
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/eth_data_count[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.131 r       u_top_sd_rw/u_data_gen/eth_data_count[0]/Q (GTP_DFF_CE)
                                   net (fanout=123)      1.394       5.525         u_top_sd_rw/u_data_gen/eth_data_count [0]
                                                                                   u_top_sd_rw/u_data_gen/N71_56[5]/I1 (GTP_LUT5M)
                                   td                    0.433       5.958 f       u_top_sd_rw/u_data_gen/N71_56[5]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.958         u_top_sd_rw/u_data_gen/_N18254
                                                                                   u_top_sd_rw/u_data_gen/N71_57[5]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       5.958 f       u_top_sd_rw/u_data_gen/N71_57[5]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       6.422         u_top_sd_rw/u_data_gen/_N18262
                                                                                   u_top_sd_rw/u_data_gen/N71_59[5]/I1 (GTP_LUT5M)
                                   td                    0.365       6.787 f       u_top_sd_rw/u_data_gen/N71_59[5]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.787         u_top_sd_rw/u_data_gen/_N18278
                                                                                   u_top_sd_rw/u_data_gen/N71_60[5]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.787 f       u_top_sd_rw/u_data_gen/N71_60[5]/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.641       7.428         u_top_sd_rw/u_data_gen/N367 [13]
                                                                                   u_top_sd_rw/u_data_gen/N73_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       7.718 f       u_top_sd_rw/u_data_gen/N73_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.182         u_top_sd_rw/u_data_gen/_N89811
                                                                                   u_top_sd_rw/u_data_gen/N73_mux7/I4 (GTP_LUT5)
                                   td                    0.204       8.386 f       u_top_sd_rw/u_data_gen/N73_mux7/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.939         u_top_sd_rw/u_data_gen/N73
                                                                                   u_top_sd_rw/u_data_gen/N36872/I4 (GTP_LUT5)
                                   td                    0.185       9.124 r       u_top_sd_rw/u_data_gen/N36872/Z (GTP_LUT5)
                                   net (fanout=17)       0.826       9.950         u_top_sd_rw/u_data_gen/N36872
                                                                                   u_top_sd_rw/u_data_gen/N37054/I4 (GTP_LUT5)
                                   td                    0.185      10.135 r       u_top_sd_rw/u_data_gen/N37054/Z (GTP_LUT5)
                                   net (fanout=2)        1.067      11.202         u_top_sd_rw/u_data_gen/N37054
                                                                           r       u_top_sd_rw/u_data_gen/N37996/CEX (GTP_APM_E1)

 Data arrival time                                                  11.202         Logic Levels: 8  
                                                                                   Logic: 1.991ns(26.905%), Route: 5.409ns(73.095%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583      24.317         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/N37996/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      24.317                          
 clock uncertainty                                      -0.150      24.167                          

 Setup time                                             -0.955      23.212                          

 Data required time                                                 23.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.212                          
 Data arrival time                                                  11.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/N37996/CLK (GTP_APM_E1)
Endpoint    : u_top_sd_rw/u_data_gen/rd_sec_addr[22]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  4.317
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583       4.317         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/N37996/CLK (GTP_APM_E1)

                                   tco                   2.249       6.566 r       u_top_sd_rw/u_data_gen/N37996/P[0] (GTP_APM_E1)
                                   net (fanout=2)        0.992       7.558         u_top_sd_rw/u_data_gen/N38031 [0]
                                                                                   u_top_sd_rw/u_data_gen/N147_5_2/I1 (GTP_LUT5CARRY)
                                   td                    0.363       7.921 f       u_top_sd_rw/u_data_gen/N147_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.921         u_top_sd_rw/u_data_gen/_N9079
                                                                                   u_top_sd_rw/u_data_gen/N147_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.157 r       u_top_sd_rw/u_data_gen/N147_5_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.710         u_top_sd_rw/u_data_gen/nb4 [3]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.943 f       u_top_sd_rw/u_data_gen/N147_6.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.943         u_top_sd_rw/u_data_gen/N147_6.co [4]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.973 r       u_top_sd_rw/u_data_gen/N147_6.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.973         u_top_sd_rw/u_data_gen/N147_6.co [5]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.003 r       u_top_sd_rw/u_data_gen/N147_6.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.003         u_top_sd_rw/u_data_gen/N147_6.co [6]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.033 r       u_top_sd_rw/u_data_gen/N147_6.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.033         u_top_sd_rw/u_data_gen/N147_6.co [7]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.063 r       u_top_sd_rw/u_data_gen/N147_6.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.063         u_top_sd_rw/u_data_gen/N147_6.co [8]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.093 r       u_top_sd_rw/u_data_gen/N147_6.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.093         u_top_sd_rw/u_data_gen/N147_6.co [9]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.123 r       u_top_sd_rw/u_data_gen/N147_6.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.123         u_top_sd_rw/u_data_gen/N147_6.co [10]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.153 r       u_top_sd_rw/u_data_gen/N147_6.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.153         u_top_sd_rw/u_data_gen/N147_6.co [11]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.183 r       u_top_sd_rw/u_data_gen/N147_6.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.183         u_top_sd_rw/u_data_gen/N147_6.co [12]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.213 r       u_top_sd_rw/u_data_gen/N147_6.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.213         u_top_sd_rw/u_data_gen/N147_6.co [13]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.243 r       u_top_sd_rw/u_data_gen/N147_6.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.243         u_top_sd_rw/u_data_gen/N147_6.co [14]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.273 r       u_top_sd_rw/u_data_gen/N147_6.fsub_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.273         u_top_sd_rw/u_data_gen/N147_6.co [15]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.303 r       u_top_sd_rw/u_data_gen/N147_6.fsub_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.303         u_top_sd_rw/u_data_gen/N147_6.co [16]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.333 r       u_top_sd_rw/u_data_gen/N147_6.fsub_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.333         u_top_sd_rw/u_data_gen/N147_6.co [17]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_18/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.569 r       u_top_sd_rw/u_data_gen/N147_6.fsub_18/Z (GTP_LUT5CARRY)
                                   net (fanout=6)        0.693      10.262         u_top_sd_rw/u_data_gen/N377 [26]
                                                                                   u_top_sd_rw/u_data_gen/N152_1_10/I1 (GTP_LUT5CARRY)
                                   td                    0.233      10.495 f       u_top_sd_rw/u_data_gen/N152_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.495         u_top_sd_rw/u_data_gen/_N11023
                                                                                   u_top_sd_rw/u_data_gen/N152_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.525 r       u_top_sd_rw/u_data_gen/N152_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.525         u_top_sd_rw/u_data_gen/_N11024
                                                                                   u_top_sd_rw/u_data_gen/N152_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.555 r       u_top_sd_rw/u_data_gen/N152_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.555         u_top_sd_rw/u_data_gen/_N11025
                                                                                   u_top_sd_rw/u_data_gen/N152_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.585 r       u_top_sd_rw/u_data_gen/N152_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.585         u_top_sd_rw/u_data_gen/_N11026
                                                                                   u_top_sd_rw/u_data_gen/N152_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.615 r       u_top_sd_rw/u_data_gen/N152_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.615         u_top_sd_rw/u_data_gen/_N11027
                                                                                   u_top_sd_rw/u_data_gen/N152_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.851 r       u_top_sd_rw/u_data_gen/N152_1_15/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.315         u_top_sd_rw/u_data_gen/N152 [31]
                                                                                   u_top_sd_rw/u_data_gen/rd_sec_addr[31:0]_4650/I1 (GTP_LUT2)
                                   td                    0.197      11.512 r       u_top_sd_rw/u_data_gen/rd_sec_addr[31:0]_4650/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      11.512         u_top_sd_rw/u_data_gen/_N63731
                                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[22]/D (GTP_DFF_CE)

 Data arrival time                                                  11.512         Logic Levels: 24 
                                                                                   Logic: 4.493ns(62.446%), Route: 2.702ns(37.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[22]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.802                          
 clock uncertainty                                      -0.150      23.652                          

 Setup time                                              0.034      23.686                          

 Data required time                                                 23.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.686                          
 Data arrival time                                                  11.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/N37996/CLK (GTP_APM_E1)
Endpoint    : u_top_sd_rw/u_data_gen/rd_sec_addr[21]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  4.317
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583       4.317         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/N37996/CLK (GTP_APM_E1)

                                   tco                   2.249       6.566 r       u_top_sd_rw/u_data_gen/N37996/P[0] (GTP_APM_E1)
                                   net (fanout=2)        0.992       7.558         u_top_sd_rw/u_data_gen/N38031 [0]
                                                                                   u_top_sd_rw/u_data_gen/N147_5_2/I1 (GTP_LUT5CARRY)
                                   td                    0.363       7.921 f       u_top_sd_rw/u_data_gen/N147_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.921         u_top_sd_rw/u_data_gen/_N9079
                                                                                   u_top_sd_rw/u_data_gen/N147_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.157 r       u_top_sd_rw/u_data_gen/N147_5_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.710         u_top_sd_rw/u_data_gen/nb4 [3]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.943 f       u_top_sd_rw/u_data_gen/N147_6.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.943         u_top_sd_rw/u_data_gen/N147_6.co [4]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.973 r       u_top_sd_rw/u_data_gen/N147_6.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.973         u_top_sd_rw/u_data_gen/N147_6.co [5]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.003 r       u_top_sd_rw/u_data_gen/N147_6.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.003         u_top_sd_rw/u_data_gen/N147_6.co [6]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.033 r       u_top_sd_rw/u_data_gen/N147_6.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.033         u_top_sd_rw/u_data_gen/N147_6.co [7]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.063 r       u_top_sd_rw/u_data_gen/N147_6.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.063         u_top_sd_rw/u_data_gen/N147_6.co [8]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.093 r       u_top_sd_rw/u_data_gen/N147_6.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.093         u_top_sd_rw/u_data_gen/N147_6.co [9]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.123 r       u_top_sd_rw/u_data_gen/N147_6.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.123         u_top_sd_rw/u_data_gen/N147_6.co [10]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.153 r       u_top_sd_rw/u_data_gen/N147_6.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.153         u_top_sd_rw/u_data_gen/N147_6.co [11]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.183 r       u_top_sd_rw/u_data_gen/N147_6.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.183         u_top_sd_rw/u_data_gen/N147_6.co [12]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.213 r       u_top_sd_rw/u_data_gen/N147_6.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.213         u_top_sd_rw/u_data_gen/N147_6.co [13]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.243 r       u_top_sd_rw/u_data_gen/N147_6.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.243         u_top_sd_rw/u_data_gen/N147_6.co [14]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.273 r       u_top_sd_rw/u_data_gen/N147_6.fsub_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.273         u_top_sd_rw/u_data_gen/N147_6.co [15]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.303 r       u_top_sd_rw/u_data_gen/N147_6.fsub_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.303         u_top_sd_rw/u_data_gen/N147_6.co [16]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.333 r       u_top_sd_rw/u_data_gen/N147_6.fsub_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.333         u_top_sd_rw/u_data_gen/N147_6.co [17]
                                                                                   u_top_sd_rw/u_data_gen/N147_6.fsub_18/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.569 r       u_top_sd_rw/u_data_gen/N147_6.fsub_18/Z (GTP_LUT5CARRY)
                                   net (fanout=6)        0.693      10.262         u_top_sd_rw/u_data_gen/N377 [26]
                                                                                   u_top_sd_rw/u_data_gen/N152_1_10/I1 (GTP_LUT5CARRY)
                                   td                    0.233      10.495 f       u_top_sd_rw/u_data_gen/N152_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.495         u_top_sd_rw/u_data_gen/_N11023
                                                                                   u_top_sd_rw/u_data_gen/N152_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.525 r       u_top_sd_rw/u_data_gen/N152_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.525         u_top_sd_rw/u_data_gen/_N11024
                                                                                   u_top_sd_rw/u_data_gen/N152_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.555 r       u_top_sd_rw/u_data_gen/N152_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.555         u_top_sd_rw/u_data_gen/_N11025
                                                                                   u_top_sd_rw/u_data_gen/N152_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.585 r       u_top_sd_rw/u_data_gen/N152_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.585         u_top_sd_rw/u_data_gen/_N11026
                                                                                   u_top_sd_rw/u_data_gen/N152_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.821 r       u_top_sd_rw/u_data_gen/N152_1_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.285         u_top_sd_rw/u_data_gen/N152 [30]
                                                                                   u_top_sd_rw/u_data_gen/rd_sec_addr[31:0]_4642/I1 (GTP_LUT2)
                                   td                    0.200      11.485 r       u_top_sd_rw/u_data_gen/rd_sec_addr[31:0]_4642/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      11.485         u_top_sd_rw/u_data_gen/_N63683
                                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[21]/D (GTP_DFF_CE)

 Data arrival time                                                  11.485         Logic Levels: 23 
                                                                                   Logic: 4.466ns(62.305%), Route: 2.702ns(37.695%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[21]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.802                          
 clock uncertainty                                      -0.150      23.652                          

 Setup time                                              0.034      23.686                          

 Data required time                                                 23.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.686                          
 Data arrival time                                                  11.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_data[0]/CLK (GTP_DFF_E)
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.317
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/des_data[0]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.125 f       u_top_sd_rw/u_data_gen/des_data[0]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.978       5.103         des_data[0]      
                                                                           f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   5.103         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583       4.317         clk_ref          
                                                                           r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.317                          
 clock uncertainty                                       0.000       4.317                          

 Hold time                                               0.137       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_data[1]/CLK (GTP_DFF_E)
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.317
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/des_data[1]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.125 f       u_top_sd_rw/u_data_gen/des_data[1]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.978       5.103         des_data[1]      
                                                                           f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   5.103         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583       4.317         clk_ref          
                                                                           r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.317                          
 clock uncertainty                                       0.000       4.317                          

 Hold time                                               0.137       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_data[2]/CLK (GTP_DFF_E)
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.317
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/des_data[2]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.125 f       u_top_sd_rw/u_data_gen/des_data[2]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.978       5.103         des_data[2]      
                                                                           f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   5.103         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583       4.317         clk_ref          
                                                                           r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.317                          
 clock uncertainty                                       0.000       4.317                          

 Hold time                                               0.137       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_data_gen/N37996/CEX (GTP_APM_E1)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.469  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.317
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   u_top_sd_rw/u_data_gen/N37054/I0 (GTP_LUT5)
                                   td                    0.258       7.934 f       u_top_sd_rw/u_data_gen/N37054/Z (GTP_LUT5)
                                   net (fanout=2)        1.067       9.001         u_top_sd_rw/u_data_gen/N37054
                                                                           f       u_top_sd_rw/u_data_gen/N37996/CEX (GTP_APM_E1)

 Data arrival time                                                   9.001         Logic Levels: 3  
                                                                                   Logic: 1.122ns(21.774%), Route: 4.031ns(78.226%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583      24.317         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/N37996/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      24.317                          
 clock uncertainty                                      -0.150      24.167                          

 Setup time                                             -0.955      23.212                          

 Data required time                                                 23.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.212                          
 Data arrival time                                                   9.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.211                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_data_gen/des_data[0]/CE (GTP_DFF_E)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   u_top_sd_rw/u_data_gen/N36850/I2 (GTP_LUT3)
                                   td                    0.172       7.848 f       u_top_sd_rw/u_data_gen/N36850/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       8.489         u_top_sd_rw/u_data_gen/N36850
                                                                           f       u_top_sd_rw/u_data_gen/des_data[0]/CE (GTP_DFF_E)

 Data arrival time                                                   8.489         Logic Levels: 3  
                                                                                   Logic: 1.036ns(22.323%), Route: 3.605ns(77.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/des_data[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      23.802                          
 clock uncertainty                                      -0.150      23.652                          

 Setup time                                             -0.542      23.110                          

 Data required time                                                 23.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.110                          
 Data arrival time                                                   8.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.621                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_data_gen/des_data[1]/CE (GTP_DFF_E)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   u_top_sd_rw/u_data_gen/N36850/I2 (GTP_LUT3)
                                   td                    0.172       7.848 f       u_top_sd_rw/u_data_gen/N36850/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       8.489         u_top_sd_rw/u_data_gen/N36850
                                                                           f       u_top_sd_rw/u_data_gen/des_data[1]/CE (GTP_DFF_E)

 Data arrival time                                                   8.489         Logic Levels: 3  
                                                                                   Logic: 1.036ns(22.323%), Route: 3.605ns(77.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/des_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      23.802                          
 clock uncertainty                                      -0.150      23.652                          

 Setup time                                             -0.542      23.110                          

 Data required time                                                 23.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.110                          
 Data arrival time                                                   8.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.621                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_data_gen/N37996/CEX (GTP_APM_E1)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.469  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.317
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   u_top_sd_rw/u_data_gen/N37054/I0 (GTP_LUT5)
                                   td                    0.250       7.260 r       u_top_sd_rw/u_data_gen/N37054/Z (GTP_LUT5)
                                   net (fanout=2)        1.067       8.327         u_top_sd_rw/u_data_gen/N37054
                                                                           r       u_top_sd_rw/u_data_gen/N37996/CEX (GTP_APM_E1)

 Data arrival time                                                   8.327         Logic Levels: 2  
                                                                                   Logic: 1.001ns(22.349%), Route: 3.478ns(77.651%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583       4.317         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/N37996/CLK (GTP_APM_E1)
 clock pessimism                                         0.000       4.317                          
 clock uncertainty                                       0.150       4.467                          

 Hold time                                              -0.108       4.359                          

 Data required time                                                  4.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.359                          
 Data arrival time                                                   8.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.968                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_data_gen/ascii_or_gbk[0]/CE (GTP_DFF_RE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   u_top_sd_rw/u_data_gen/N37030/I0 (GTP_LUT3)
                                   td                    0.250       7.260 r       u_top_sd_rw/u_data_gen/N37030/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       7.724         u_top_sd_rw/u_data_gen/N37030
                                                                           r       u_top_sd_rw/u_data_gen/ascii_or_gbk[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   7.724         Logic Levels: 2  
                                                                                   Logic: 1.001ns(25.826%), Route: 2.875ns(74.174%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/ascii_or_gbk[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.802                          
 clock uncertainty                                       0.150       3.952                          

 Hold time                                              -0.258       3.694                          

 Data required time                                                  3.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.694                          
 Data arrival time                                                   7.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.030                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/CE (GTP_DFF_RE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   u_top_sd_rw/u_data_gen/N37030/I0 (GTP_LUT3)
                                   td                    0.250       7.260 r       u_top_sd_rw/u_data_gen/N37030/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       7.724         u_top_sd_rw/u_data_gen/N37030
                                                                           r       u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   7.724         Logic Levels: 2  
                                                                                   Logic: 1.001ns(25.826%), Route: 2.875ns(74.174%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.802                          
 clock uncertainty                                       0.150       3.952                          

 Hold time                                              -0.258       3.694                          

 Data required time                                                  3.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.694                          
 Data arrival time                                                   7.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)

                                   tco                   0.329      13.829 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      14.470         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N376/I1 (GTP_LUT3)
                                   td                    0.300      14.770 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N376/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      15.234         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N376
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/I0 (GTP_LUT5M)
                                   td                    0.258      15.492 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/Z (GTP_LUT5M)
                                   net (fanout=2)        0.464      15.956         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  15.956         Logic Levels: 2  
                                                                                   Logic: 0.887ns(36.116%), Route: 1.569ns(63.884%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.802                          
 clock uncertainty                                      -0.150      23.652                          

 Setup time                                             -0.542      23.110                          

 Data required time                                                 23.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.110                          
 Data arrival time                                                  15.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)

                                   tco                   0.329      13.829 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      14.470         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N376/I1 (GTP_LUT3)
                                   td                    0.300      14.770 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N376/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      15.234         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N376
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/I0 (GTP_LUT5M)
                                   td                    0.258      15.492 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/Z (GTP_LUT5M)
                                   net (fanout=2)        0.464      15.956         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  15.956         Logic Levels: 2  
                                                                                   Logic: 0.887ns(36.116%), Route: 1.569ns(63.884%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.802                          
 clock uncertainty                                      -0.150      23.652                          

 Setup time                                             -0.542      23.110                          

 Data required time                                                 23.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.110                          
 Data arrival time                                                  15.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)

                                   tco                   0.329      13.829 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      14.470         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411/I3 (GTP_LUT5)
                                   td                    0.403      14.873 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411/Z (GTP_LUT5)
                                   net (fanout=6)        0.553      15.426         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  15.426         Logic Levels: 1  
                                                                                   Logic: 0.732ns(38.006%), Route: 1.194ns(61.994%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.802                          
 clock uncertainty                                      -0.150      23.652                          

 Setup time                                             -0.542      23.110                          

 Data required time                                                 23.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.110                          
 Data arrival time                                                  15.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[15]/CLK (GTP_DFF_CE)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[15]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.823 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[15]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464      14.287         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [15]
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[15]/D (GTP_DFF_CE)

 Data arrival time                                                  14.287         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.802                          
 clock uncertainty                                       0.150       3.952                          

 Hold time                                               0.047       3.999                          

 Data required time                                                  3.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.999                          
 Data arrival time                                                  14.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[0]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.823 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553      14.376         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [0]
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[0]/D (GTP_DFF_CE)

 Data arrival time                                                  14.376         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.802                          
 clock uncertainty                                       0.150       3.952                          

 Hold time                                               0.047       3.999                          

 Data required time                                                  3.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.999                          
 Data arrival time                                                  14.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[1]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.823 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553      14.376         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [1]
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[1]/D (GTP_DFF_CE)

 Data arrival time                                                  14.376         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.802                          
 clock uncertainty                                       0.150       3.952                          

 Hold time                                               0.047       3.999                          

 Data required time                                                  3.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.999                          
 Data arrival time                                                  14.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)

                                   tco                   0.329      13.829 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.847      14.676         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/I4 (GTP_LUT5)
                                   td                    0.272      14.948 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/Z (GTP_LUT5)
                                   net (fanout=12)       0.693      15.641         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/I3 (GTP_LUT4)
                                   td                    0.185      15.826 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/Z (GTP_LUT4)
                                   net (fanout=9)        0.745      16.571         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64944
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      16.804 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.804         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8443
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.834 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.834         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.864 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.864         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8445
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.894 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.894         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.924 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.924         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8447
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.954 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.954         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8448
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.984 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.984         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8449
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.220 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.220         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N65327
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/D (GTP_DFF_CE)

 Data arrival time                                                  17.220         Logic Levels: 10 
                                                                                   Logic: 1.435ns(38.575%), Route: 2.285ns(61.425%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      32.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      32.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      33.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      33.500                          
 clock uncertainty                                      -0.150      33.350                          

 Setup time                                              0.034      33.384                          

 Data required time                                                 33.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.384                          
 Data arrival time                                                  17.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[7]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)

                                   tco                   0.329      13.829 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.847      14.676         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/I4 (GTP_LUT5)
                                   td                    0.272      14.948 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/Z (GTP_LUT5)
                                   net (fanout=12)       0.693      15.641         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/I3 (GTP_LUT4)
                                   td                    0.185      15.826 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/Z (GTP_LUT4)
                                   net (fanout=9)        0.745      16.571         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64944
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      16.804 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.804         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8443
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.834 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.834         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.864 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.864         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8445
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.894 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.894         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.924 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.924         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8447
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.954 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.954         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8448
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.190 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.190         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N65269
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[7]/D (GTP_DFF_CE)

 Data arrival time                                                  17.190         Logic Levels: 9  
                                                                                   Logic: 1.405ns(38.076%), Route: 2.285ns(61.924%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      32.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      32.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      33.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      33.500                          
 clock uncertainty                                      -0.150      33.350                          

 Setup time                                              0.034      33.384                          

 Data required time                                                 33.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.384                          
 Data arrival time                                                  17.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)

                                   tco                   0.329      13.829 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.847      14.676         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/I4 (GTP_LUT5)
                                   td                    0.272      14.948 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/Z (GTP_LUT5)
                                   net (fanout=12)       0.693      15.641         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/I3 (GTP_LUT4)
                                   td                    0.185      15.826 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/Z (GTP_LUT4)
                                   net (fanout=9)        0.745      16.571         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64944
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      16.804 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.804         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8443
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.834 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.834         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.864 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.864         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8445
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.894 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.894         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.924 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.924         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8447
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.160 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N49_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.160         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N65238
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/D (GTP_DFF_CE)

 Data arrival time                                                  17.160         Logic Levels: 8  
                                                                                   Logic: 1.375ns(37.568%), Route: 2.285ns(62.432%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      32.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      32.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      33.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      33.500                          
 clock uncertainty                                      -0.150      33.350                          

 Setup time                                              0.034      33.384                          

 Data required time                                                 33.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.384                          
 Data arrival time                                                  17.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.823 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553      14.376         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [0]
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N276[1]_1/I0 (GTP_LUT2)
                                   td                    0.251      14.627 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N276[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.627         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N276 [1]
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/D (GTP_DFF_CE)

 Data arrival time                                                  14.627         Logic Levels: 1  
                                                                                   Logic: 0.574ns(50.932%), Route: 0.553ns(49.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                       0.000      13.500                          

 Hold time                                               0.047      13.547                          

 Data required time                                                 13.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.547                          
 Data arrival time                                                  14.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.823 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553      14.376         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [1]
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N276[2]_1/I0 (GTP_LUT2)
                                   td                    0.251      14.627 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N276[2]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.627         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N276 [2]
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/D (GTP_DFF_CE)

 Data arrival time                                                  14.627         Logic Levels: 1  
                                                                                   Logic: 0.574ns(50.932%), Route: 0.553ns(49.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                       0.000      13.500                          

 Hold time                                               0.047      13.547                          

 Data required time                                                 13.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.547                          
 Data arrival time                                                  14.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[3]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.823 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553      14.376         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [2]
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N276[3]_1/I0 (GTP_LUT2)
                                   td                    0.251      14.627 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N276[3]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.627         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N276 [3]
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[3]/D (GTP_DFF_CE)

 Data arrival time                                                  14.627         Logic Levels: 1  
                                                                                   Logic: 0.574ns(50.932%), Route: 0.553ns(49.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                       0.000      13.500                          

 Hold time                                               0.047      13.547                          

 Data required time                                                 13.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.547                          
 Data arrival time                                                  14.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.131 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.736         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/I2 (GTP_LUT3)
                                   td                    0.172       4.908 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       5.549         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.549         Logic Levels: 1  
                                                                                   Logic: 0.501ns(28.678%), Route: 1.246ns(71.322%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                      -0.150      13.350                          

 Setup time                                             -0.542      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   5.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.131 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.736         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/I2 (GTP_LUT3)
                                   td                    0.172       4.908 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       5.549         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.549         Logic Levels: 1  
                                                                                   Logic: 0.501ns(28.678%), Route: 1.246ns(71.322%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                      -0.150      13.350                          

 Setup time                                             -0.542      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   5.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068       3.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.131 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.736         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/I2 (GTP_LUT3)
                                   td                    0.172       4.908 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       5.549         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.549         Logic Levels: 1  
                                                                                   Logic: 0.501ns(28.678%), Route: 1.246ns(71.322%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                      -0.150      13.350                          

 Setup time                                             -0.542      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   5.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/D (GTP_DFF_C)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.323      24.125 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      24.730         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag_ce_mux/I0 (GTP_LUT4)
                                   td                    0.263      24.993 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag_ce_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      24.993         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N86213
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/D (GTP_DFF_C)

 Data arrival time                                                  24.993         Logic Levels: 1  
                                                                                   Logic: 0.586ns(49.202%), Route: 0.605ns(50.798%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                       0.150      13.650                          

 Hold time                                               0.047      13.697                          

 Data required time                                                 13.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.697                          
 Data arrival time                                                  24.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.323      24.125 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      24.730         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/I2 (GTP_LUT3)
                                   td                    0.172      24.902 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/Z (GTP_LUT3)
                                   net (fanout=16)       0.641      25.543         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  25.543         Logic Levels: 1  
                                                                                   Logic: 0.495ns(28.432%), Route: 1.246ns(71.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                       0.150      13.650                          

 Hold time                                              -0.251      13.399                          

 Data required time                                                 13.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.399                          
 Data arrival time                                                  25.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.323      24.125 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      24.730         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/I2 (GTP_LUT3)
                                   td                    0.172      24.902 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/Z (GTP_LUT3)
                                   net (fanout=16)       0.641      25.543         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  25.543         Logic Levels: 1  
                                                                                   Logic: 0.495ns(28.432%), Route: 1.246ns(71.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                       0.150      13.650                          

 Hold time                                              -0.251      13.399                          

 Data required time                                                 13.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.399                          
 Data arrival time                                                  25.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       6.482         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [10]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/I0 (GTP_LUT5)
                                   td                    0.318       6.800 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.264         u_top_sd_rw/ethernet_test/eth_udp_test/_N89443
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/I4 (GTP_LUT5)
                                   td                    0.258       7.522 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.986         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/I4 (GTP_LUT5)
                                   td                    0.185       8.171 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       8.916         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/state_fsm[8:0]_12/I4 (GTP_LUT5)
                                   td                    0.185       9.101 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_fsm[8:0]_12/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       9.706         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/I1 (GTP_LUT5M)
                                   td                    0.365      10.071 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      10.624         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/I2 (GTP_LUT3)
                                   td                    0.185      10.809 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      11.414         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.615 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.615         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9200
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.645 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.645         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.675 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.675         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9202
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.705 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.705         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.735 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.735         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9204
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.765 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.765         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9205
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.795 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.795         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9206
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.825 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.825         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9207
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.855 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.855         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9208
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.091 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11_10/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.644         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [9]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[9]/I2 (GTP_LUT3)
                                   td                    0.185      12.829 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[9]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      13.382         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [9]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.615 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.615         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.co [8]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.851 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.315         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N22/I4 (GTP_LUT5)
                                   td                    0.185      14.500 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N22/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.500         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N22
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.500         Logic Levels: 20 
                                                                                   Logic: 3.341ns(37.539%), Route: 5.559ns(62.461%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196    1005.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Setup time                                              0.034    1005.584                          

 Data required time                                               1005.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.584                          
 Data arrival time                                                  14.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[12]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/D (GTP_DFF_RE)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[12]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[12]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.659         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [12]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_128/I0 (GTP_LUT4)
                                   td                    0.290       6.949 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_128/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.413         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N89723
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_131/I0 (GTP_LUT4)
                                   td                    0.258       7.671 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_131/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       8.312         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79283
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_43/I3 (GTP_LUT4)
                                   td                    0.185       8.497 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_43/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       9.167         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79376
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_2/I1 (GTP_LUT2)
                                   td                    0.185       9.352 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_2/Z (GTP_LUT2)
                                   net (fanout=15)       0.810      10.162         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79598
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/I3 (GTP_LUT4)
                                   td                    0.185      10.347 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/Z (GTP_LUT4)
                                   net (fanout=64)       1.099      11.446         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/I2 (GTP_LUT3)
                                   td                    0.185      11.631 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      12.184         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.417 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.417         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8313
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.447 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.447         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8314
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.477 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.477         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8315
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.507 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.507         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8316
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.537 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.537         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8317
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.567 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.567         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8318
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.597 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.597         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8319
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.627 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.627         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8320
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.657 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.657         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8321
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.687 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.687         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8322
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.717 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.717         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8323
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.747 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.747         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8324
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.777 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.777         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8325
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.807 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.807         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8326
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.837 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.837         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8327
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.867 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.867         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8328
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.897 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.897         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8329
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.927 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.927         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8330
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.957 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.957         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8331
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.987 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.987         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8332
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.017 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.017         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8333
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.047 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.047         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8334
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.077 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.077         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8335
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.107 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.107         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8336
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.137 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.137         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8337
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.167 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.167         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8338
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.197 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.197         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8339
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.227 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.227         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8340
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.257 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.257         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8341
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.287 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.287         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8342
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.317 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.317         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8343
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.553 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.017         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [31]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[31]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.202 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[31]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.202         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737 [31]
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/D (GTP_DFF_RE)

 Data arrival time                                                  14.202         Logic Levels: 39 
                                                                                   Logic: 3.171ns(36.864%), Route: 5.431ns(63.136%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196    1005.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Setup time                                              0.034    1005.584                          

 Data required time                                               1005.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.584                          
 Data arrival time                                                  14.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[12]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/D (GTP_DFF_RE)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[12]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[12]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.659         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [12]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_128/I0 (GTP_LUT4)
                                   td                    0.290       6.949 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_128/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.413         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N89723
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_131/I0 (GTP_LUT4)
                                   td                    0.258       7.671 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_131/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       8.312         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79283
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_43/I3 (GTP_LUT4)
                                   td                    0.185       8.497 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_43/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       9.167         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79376
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_2/I1 (GTP_LUT2)
                                   td                    0.185       9.352 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_2/Z (GTP_LUT2)
                                   net (fanout=15)       0.810      10.162         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79598
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/I3 (GTP_LUT4)
                                   td                    0.185      10.347 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/Z (GTP_LUT4)
                                   net (fanout=64)       1.099      11.446         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/I2 (GTP_LUT3)
                                   td                    0.185      11.631 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      12.184         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.417 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.417         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8313
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.447 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.447         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8314
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.477 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.477         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8315
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.507 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.507         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8316
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.537 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.537         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8317
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.567 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.567         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8318
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.597 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.597         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8319
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.627 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.627         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8320
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.657 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.657         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8321
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.687 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.687         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8322
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.717 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.717         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8323
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.747 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.747         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8324
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.777 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.777         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8325
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.807 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.807         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8326
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.837 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.837         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8327
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.867 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.867         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8328
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.897 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.897         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8329
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.927 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.927         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8330
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.957 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.957         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8331
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.987 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.987         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8332
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.017 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.017         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8333
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.047 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.047         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8334
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.077 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.077         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8335
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.107 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.107         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8336
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.137 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.137         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8337
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.167 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.167         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8338
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.197 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.197         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8339
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.227 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.227         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8340
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.257 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.257         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8341
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.287 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.287         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8342
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.523 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      13.987         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [30]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[30]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.172 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[30]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.172         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737 [30]
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/D (GTP_DFF_RE)

 Data arrival time                                                  14.172         Logic Levels: 38 
                                                                                   Logic: 3.141ns(36.643%), Route: 5.431ns(63.357%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196    1005.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Setup time                                              0.034    1005.584                          

 Data required time                                               1005.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.584                          
 Data arrival time                                                  14.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[0]/CLK (GTP_DFF_RE)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/DI (GTP_RAM16X1DP)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       5.923 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.387         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [0]
                                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.334       5.934                          

 Data required time                                                  5.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.934                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[1]/CLK (GTP_DFF_RE)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/DI (GTP_RAM16X1DP)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       5.923 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.387         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [1]
                                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.334       5.934                          

 Data required time                                                  5.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.934                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[2]/CLK (GTP_DFF_RE)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/DI (GTP_RAM16X1DP)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       5.923 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.387         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [2]
                                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.334       5.934                          

 Data required time                                                  5.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.934                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.177 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.782         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       5.025 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.489         ms72xx_ctl/ms7200_ctl/_N79264
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.674 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.367         ms72xx_ctl/ms7200_ctl/_N79269
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       6.552 r       ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.371         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.556 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.197         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.382 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.987         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       9.159 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.712         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   9.712         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.307%), Route: 4.380ns(74.693%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429     102.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.848         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.848                          
 clock uncertainty                                      -0.150     103.698                          

 Setup time                                             -0.542     103.156                          

 Data required time                                                103.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.156                          
 Data arrival time                                                   9.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.444                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.177 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.782         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       5.025 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.489         ms72xx_ctl/ms7200_ctl/_N79264
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.674 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.367         ms72xx_ctl/ms7200_ctl/_N79269
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       6.552 r       ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.371         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.556 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.197         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.382 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.987         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       9.159 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.712         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   9.712         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.307%), Route: 4.380ns(74.693%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429     102.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.848         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.848                          
 clock uncertainty                                      -0.150     103.698                          

 Setup time                                             -0.542     103.156                          

 Data required time                                                103.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.156                          
 Data arrival time                                                   9.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.444                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.177 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.782         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       5.025 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.489         ms72xx_ctl/ms7200_ctl/_N79264
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.674 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.367         ms72xx_ctl/ms7200_ctl/_N79269
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       6.552 r       ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.371         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.556 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.197         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.382 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.987         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.185       9.172 r       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.725         ms72xx_ctl/ms7200_ctl/N8
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258       9.983 f       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.983         ms72xx_ctl/ms7200_ctl/_N86234
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                   9.983         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.606%), Route: 4.380ns(71.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429     102.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.848         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     103.848                          
 clock uncertainty                                      -0.150     103.698                          

 Setup time                                              0.034     103.732                          

 Data required time                                                103.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.732                          
 Data arrival time                                                   9.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.749                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.171 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.635         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.635         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.848                          
 clock uncertainty                                       0.000       3.848                          

 Hold time                                               0.047       3.895                          

 Data required time                                                  3.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.895                          
 Data arrival time                                                   4.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.635         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.635         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.848                          
 clock uncertainty                                       0.000       3.848                          

 Hold time                                               0.047       3.895                          

 Data required time                                                  3.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.895                          
 Data arrival time                                                   4.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.635         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.635         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.848                          
 clock uncertainty                                       0.000       3.848                          

 Hold time                                               0.047       3.895                          

 Data required time                                                  3.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.895                          
 Data arrival time                                                   4.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.336
  Launch Clock Delay      :  3.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.665 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.306         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       4.609 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.073         coms1_reg_config/_N842
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.258 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.040         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.273 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.273         coms1_reg_config/_N7336
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.303 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.303         coms1_reg_config/_N7337
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.333 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.333         coms1_reg_config/_N7338
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.363 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.363         coms1_reg_config/_N7339
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.393 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.393         coms1_reg_config/_N7340
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.423 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.423         coms1_reg_config/_N7341
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.453 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.453         coms1_reg_config/_N7342
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.483 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.483         coms1_reg_config/_N7343
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.513 r       coms1_reg_config/N11_2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.513         coms1_reg_config/_N7344
                                                                                   coms1_reg_config/N11_2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.749 r       coms1_reg_config/N11_2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.749         coms1_reg_config/N1107 [10]
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   6.749         Logic Levels: 12 
                                                                                   Logic: 1.526ns(44.711%), Route: 1.887ns(55.289%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      42.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.336                          
 clock uncertainty                                      -0.150      43.186                          

 Setup time                                              0.034      43.220                          

 Data required time                                                 43.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.220                          
 Data arrival time                                                   6.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.471                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.336
  Launch Clock Delay      :  3.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.665 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.306         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       4.609 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.073         coms1_reg_config/_N842
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.258 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.040         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.273 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.273         coms1_reg_config/_N7336
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.303 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.303         coms1_reg_config/_N7337
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.333 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.333         coms1_reg_config/_N7338
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.363 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.363         coms1_reg_config/_N7339
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.393 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.393         coms1_reg_config/_N7340
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.423 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.423         coms1_reg_config/_N7341
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.453 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.453         coms1_reg_config/_N7342
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.483 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.483         coms1_reg_config/_N7343
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.719 r       coms1_reg_config/N11_2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.719         coms1_reg_config/N1107 [9]
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   6.719         Logic Levels: 11 
                                                                                   Logic: 1.496ns(44.221%), Route: 1.887ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      42.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.336                          
 clock uncertainty                                      -0.150      43.186                          

 Setup time                                              0.034      43.220                          

 Data required time                                                 43.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.220                          
 Data arrival time                                                   6.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.501                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.336
  Launch Clock Delay      :  3.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.665 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.306         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       4.609 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.073         coms1_reg_config/_N842
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.258 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.040         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.273 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.273         coms1_reg_config/_N7336
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.303 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.303         coms1_reg_config/_N7337
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.333 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.333         coms1_reg_config/_N7338
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.363 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.363         coms1_reg_config/_N7339
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.393 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.393         coms1_reg_config/_N7340
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.423 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.423         coms1_reg_config/_N7341
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.453 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.453         coms1_reg_config/_N7342
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.689 r       coms1_reg_config/N11_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.689         coms1_reg_config/N1107 [8]
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)

 Data arrival time                                                   6.689         Logic Levels: 10 
                                                                                   Logic: 1.466ns(43.722%), Route: 1.887ns(56.278%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      42.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.336                          
 clock uncertainty                                      -0.150      43.186                          

 Setup time                                              0.034      43.220                          

 Data required time                                                 43.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.220                          
 Data arrival time                                                   6.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.531                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.336
  Launch Clock Delay      :  3.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.659 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.300         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N1107[0]_1/I0 (GTP_LUT2)
                                   td                    0.250       4.550 r       coms1_reg_config/N1107[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.550         coms1_reg_config/N1107 [0]
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.550         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.336                          
 clock uncertainty                                       0.000       3.336                          

 Hold time                                               0.039       3.375                          

 Data required time                                                  3.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.375                          
 Data arrival time                                                   4.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.336
  Launch Clock Delay      :  3.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.659 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.300         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.550 r       coms1_reg_config/N11_2_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.550         coms1_reg_config/N1107 [1]
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)

 Data arrival time                                                   4.550         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.336                          
 clock uncertainty                                       0.000       3.336                          

 Hold time                                               0.039       3.375                          

 Data required time                                                  3.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.375                          
 Data arrival time                                                   4.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.336
  Launch Clock Delay      :  3.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.659 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.300         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.550 r       coms1_reg_config/N11_2_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.550         coms1_reg_config/N1107 [2]
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)

 Data arrival time                                                   4.550         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.731 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.336         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.336                          
 clock uncertainty                                       0.000       3.336                          

 Hold time                                               0.039       3.375                          

 Data required time                                                  3.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.375                          
 Data arrival time                                                   4.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876      17.520         vs_in_test2      
                                                                                   scaler_4/ram_fifo_ctrl_inst/N61_3/I2 (GTP_LUT4)
                                   td                    0.430      17.950 f       scaler_4/ram_fifo_ctrl_inst/N61_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      18.414         scaler_4/ram_fifo_ctrl_inst/N61
                                                                                   scaler_4/ram_fifo_ctrl_inst/N65/I1 (GTP_LUT3)
                                   td                    0.300      18.714 f       scaler_4/ram_fifo_ctrl_inst/N65/Z (GTP_LUT3)
                                   net (fanout=39)       0.865      19.579         fifo_rd_en_4     
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      19.812 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.812         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.842 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.842         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.872 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.872         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.902 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.902         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.932 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.932         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.962 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.962         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.992 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.992         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.022 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.022         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.052 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.052         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.288 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      20.929         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/I2 (GTP_LUT3)
                                   td                    0.185      21.114 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      21.578         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/I1 (GTP_LUT5CARRY)
                                   td                    0.363      21.941 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.941         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  21.941         Logic Levels: 14 
                                                                                   Logic: 2.316ns(41.166%), Route: 3.310ns(58.834%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  21.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.368                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876      17.520         vs_in_test2      
                                                                                   scaler_4/ram_fifo_ctrl_inst/N61_3/I2 (GTP_LUT4)
                                   td                    0.430      17.950 f       scaler_4/ram_fifo_ctrl_inst/N61_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      18.414         scaler_4/ram_fifo_ctrl_inst/N61
                                                                                   scaler_4/ram_fifo_ctrl_inst/N65/I1 (GTP_LUT3)
                                   td                    0.300      18.714 f       scaler_4/ram_fifo_ctrl_inst/N65/Z (GTP_LUT3)
                                   net (fanout=39)       0.865      19.579         fifo_rd_en_4     
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      19.812 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.812         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.842 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.842         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.872 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.872         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.902 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.902         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.932 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.932         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.962 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.962         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.992 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.992         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.022 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.022         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.052 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.052         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.082 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.082         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9499
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.318 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605      20.923         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/I4 (GTP_LUT5)
                                   td                    0.258      21.181 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      21.181         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [10]
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)

 Data arrival time                                                  21.181         Logic Levels: 14 
                                                                                   Logic: 2.056ns(42.252%), Route: 2.810ns(57.748%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  21.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.128                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876      17.520         vs_in_test2      
                                                                                   scaler_4/ram_fifo_ctrl_inst/N61_3/I2 (GTP_LUT4)
                                   td                    0.430      17.950 f       scaler_4/ram_fifo_ctrl_inst/N61_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      18.414         scaler_4/ram_fifo_ctrl_inst/N61
                                                                                   scaler_4/ram_fifo_ctrl_inst/N65/I1 (GTP_LUT3)
                                   td                    0.300      18.714 f       scaler_4/ram_fifo_ctrl_inst/N65/Z (GTP_LUT3)
                                   net (fanout=39)       0.865      19.579         fifo_rd_en_4     
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      19.812 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.812         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.842 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.842         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.872 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.872         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.902 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.902         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.932 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.932         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.962 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.962         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.992 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.992         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.022 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.022         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.258 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      20.899         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/I0 (GTP_LUT5)
                                   td                    0.258      21.157 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      21.157         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [9]
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)

 Data arrival time                                                  21.157         Logic Levels: 12 
                                                                                   Logic: 1.996ns(41.223%), Route: 2.846ns(58.777%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  21.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.152                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out2[0]/D (GTP_DFF)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos2_8_16bit/pdata_out1[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos2_8_16bit/pdata_out1 [0]
                                                                           f       cmos2_8_16bit/pdata_out2[0]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       cmos2_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out2[1]/D (GTP_DFF)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos2_8_16bit/pdata_out1[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos2_8_16bit/pdata_out1 [1]
                                                                           f       cmos2_8_16bit/pdata_out2[1]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       cmos2_8_16bit/pdata_out2[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out2[2]/D (GTP_DFF)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos2_8_16bit/pdata_out1[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos2_8_16bit/pdata_out1 [2]
                                                                           f       cmos2_8_16bit/pdata_out2[2]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       cmos2_8_16bit/pdata_out2[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
Endpoint    : y_scale_4[11]/D (GTP_DFF_SE)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 sys_clk                                                 0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     690.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     692.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     692.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     693.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     693.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     693.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     696.911         core_clk         
                                                                           r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)

                                   tco                   2.063     698.974 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DOA[2] (GTP_DRM18K)
                                   net (fanout=4)        1.080     700.054         y_scale_reg[11]  
                                                                           f       y_scale_4[11]/D (GTP_DFF_SE)

 Data arrival time                                                 700.054         Logic Levels: 0  
                                                                                   Logic: 2.063ns(65.638%), Route: 1.080ns(34.362%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 cmos2_pclk                                              0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000     690.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.411 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398     692.809         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306     693.115 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464     693.579         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.579 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146     696.725         pclk_in_test2    
                                                                           r       y_scale_4[11]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     696.725                          
 clock uncertainty                                      -0.050     696.675                          

 Setup time                                              0.034     696.709                          

 Data required time                                                696.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.709                          
 Data arrival time                                                 700.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
Endpoint    : y_scale_4[12]/D (GTP_DFF_E)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 sys_clk                                                 0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     690.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     692.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     692.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     693.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     693.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     693.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     696.911         core_clk         
                                                                           r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)

                                   tco                   2.063     698.974 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DOA[3] (GTP_DRM18K)
                                   net (fanout=4)        1.080     700.054         y_scale_reg[12]  
                                                                           f       y_scale_4[12]/D (GTP_DFF_E)

 Data arrival time                                                 700.054         Logic Levels: 0  
                                                                                   Logic: 2.063ns(65.638%), Route: 1.080ns(34.362%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 cmos2_pclk                                              0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000     690.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.411 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398     692.809         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306     693.115 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464     693.579         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.579 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146     696.725         pclk_in_test2    
                                                                           r       y_scale_4[12]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     696.725                          
 clock uncertainty                                      -0.050     696.675                          

 Setup time                                              0.034     696.709                          

 Data required time                                                696.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.709                          
 Data arrival time                                                 700.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
Endpoint    : y_scale_4[13]/D (GTP_DFF_E)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 sys_clk                                                 0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     690.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     692.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     692.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     693.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     693.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     693.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     696.911         core_clk         
                                                                           r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)

                                   tco                   2.063     698.974 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DOA[4] (GTP_DRM18K)
                                   net (fanout=4)        1.080     700.054         y_scale_reg[13]  
                                                                           f       y_scale_4[13]/D (GTP_DFF_E)

 Data arrival time                                                 700.054         Logic Levels: 0  
                                                                                   Logic: 2.063ns(65.638%), Route: 1.080ns(34.362%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 cmos2_pclk                                              0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000     690.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.411 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398     692.809         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306     693.115 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464     693.579         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.579 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146     696.725         pclk_in_test2    
                                                                           r       y_scale_4[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     696.725                          
 clock uncertainty                                      -0.050     696.675                          

 Setup time                                              0.034     696.709                          

 Data required time                                                696.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.709                          
 Data arrival time                                                 700.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[2]/CLK (GTP_DFF_CE)
Endpoint    : TARGET_H_NUM_4[2]/D (GTP_DFF_E)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 sys_clk                                                 0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1190.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008    1192.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1192.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1193.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1193.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1193.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146    1196.911         core_clk         
                                                                           r       u_key_config/h_num_reg[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323    1197.234 f       u_key_config/h_num_reg[2]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670    1197.904         TARGET_H_NUM_reg[2]
                                                                           f       TARGET_H_NUM_4[2]/D (GTP_DFF_E)

 Data arrival time                                                1197.904         Logic Levels: 0  
                                                                                   Logic: 0.323ns(32.528%), Route: 0.670ns(67.472%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 cmos2_pclk                                              0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000    1190.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398    1192.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306    1192.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464    1193.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146    1196.525         pclk_in_test2    
                                                                           r       TARGET_H_NUM_4[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1196.525                          
 clock uncertainty                                       0.050    1196.575                          

 Hold time                                               0.047    1196.622                          

 Data required time                                               1196.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.622                          
 Data arrival time                                                1197.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[3]/CLK (GTP_DFF_CE)
Endpoint    : TARGET_H_NUM_4[3]/D (GTP_DFF_E)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 sys_clk                                                 0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1190.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008    1192.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1192.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1193.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1193.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1193.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146    1196.911         core_clk         
                                                                           r       u_key_config/h_num_reg[3]/CLK (GTP_DFF_CE)

                                   tco                   0.323    1197.234 f       u_key_config/h_num_reg[3]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693    1197.927         TARGET_H_NUM_reg[3]
                                                                           f       TARGET_H_NUM_4[3]/D (GTP_DFF_E)

 Data arrival time                                                1197.927         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.791%), Route: 0.693ns(68.209%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 cmos2_pclk                                              0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000    1190.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398    1192.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306    1192.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464    1193.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146    1196.525         pclk_in_test2    
                                                                           r       TARGET_H_NUM_4[3]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1196.525                          
 clock uncertainty                                       0.050    1196.575                          

 Hold time                                               0.047    1196.622                          

 Data required time                                               1196.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.622                          
 Data arrival time                                                1197.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[4]/CLK (GTP_DFF_CE)
Endpoint    : TARGET_H_NUM_4[4]/D (GTP_DFF_E)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 sys_clk                                                 0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1190.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008    1192.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1192.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1193.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1193.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1193.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146    1196.911         core_clk         
                                                                           r       u_key_config/h_num_reg[4]/CLK (GTP_DFF_CE)

                                   tco                   0.323    1197.234 f       u_key_config/h_num_reg[4]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693    1197.927         TARGET_H_NUM_reg[4]
                                                                           f       TARGET_H_NUM_4[4]/D (GTP_DFF_E)

 Data arrival time                                                1197.927         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.791%), Route: 0.693ns(68.209%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 cmos2_pclk                                              0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000    1190.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398    1192.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306    1192.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464    1193.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146    1196.525         pclk_in_test2    
                                                                           r       TARGET_H_NUM_4[4]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1196.525                          
 clock uncertainty                                       0.050    1196.575                          

 Hold time                                               0.047    1196.622                          

 Data required time                                               1196.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.622                          
 Data arrival time                                                1197.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       scaler_4/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       7.459         scaler_4/ram_fifo_ctrl_inst/cnt_row [1]
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.292       7.751 f       scaler_4/ram_fifo_ctrl_inst/N1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.751         scaler_4/ram_fifo_ctrl_inst/_N10020
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.781 r       scaler_4/ram_fifo_ctrl_inst/N1_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.781         scaler_4/ram_fifo_ctrl_inst/_N10021
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.811 r       scaler_4/ram_fifo_ctrl_inst/N1_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.811         scaler_4/ram_fifo_ctrl_inst/_N10022
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.841 r       scaler_4/ram_fifo_ctrl_inst/N1_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.841         scaler_4/ram_fifo_ctrl_inst/_N10023
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.871 r       scaler_4/ram_fifo_ctrl_inst/N1_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.871         scaler_4/ram_fifo_ctrl_inst/_N10024
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.901 r       scaler_4/ram_fifo_ctrl_inst/N1_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.901         scaler_4/ram_fifo_ctrl_inst/_N10025
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.931 r       scaler_4/ram_fifo_ctrl_inst/N1_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.931         scaler_4/ram_fifo_ctrl_inst/_N10026
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.167 r       scaler_4/ram_fifo_ctrl_inst/N1_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       8.772         scaler_4/ram_fifo_ctrl_inst/current_row [9]
                                                                                   scaler_4/ram_fifo_ctrl_inst/N62.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.363       9.135 f       scaler_4/ram_fifo_ctrl_inst/N62.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.135         scaler_4/ram_fifo_ctrl_inst/N62.co [8]
                                                                                   scaler_4/ram_fifo_ctrl_inst/N62.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.371 r       scaler_4/ram_fifo_ctrl_inst/N62.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       9.976         scaler_4/ram_fifo_ctrl_inst/N62
                                                                                   scaler_4/ram_fifo_ctrl_inst/N65/I2 (GTP_LUT3)
                                   td                    0.185      10.161 r       scaler_4/ram_fifo_ctrl_inst/N65/Z (GTP_LUT3)
                                   net (fanout=39)       0.865      11.026         fifo_rd_en_4     
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      11.259 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.259         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.289 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.289         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.319 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.319         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.349 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.349         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.379 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.379         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.409 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.409         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.439 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.439         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.469 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.469         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.499 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.499         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.735 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      12.376         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/I2 (GTP_LUT3)
                                   td                    0.185      12.561 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      13.025         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/I1 (GTP_LUT5CARRY)
                                   td                    0.363      13.388 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.388         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  13.388         Logic Levels: 23 
                                                                                   Logic: 3.078ns(44.849%), Route: 3.785ns(55.151%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  13.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.921                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       scaler_4/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       7.459         scaler_4/ram_fifo_ctrl_inst/cnt_row [1]
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.292       7.751 f       scaler_4/ram_fifo_ctrl_inst/N1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.751         scaler_4/ram_fifo_ctrl_inst/_N10020
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.781 r       scaler_4/ram_fifo_ctrl_inst/N1_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.781         scaler_4/ram_fifo_ctrl_inst/_N10021
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.811 r       scaler_4/ram_fifo_ctrl_inst/N1_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.811         scaler_4/ram_fifo_ctrl_inst/_N10022
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.841 r       scaler_4/ram_fifo_ctrl_inst/N1_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.841         scaler_4/ram_fifo_ctrl_inst/_N10023
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.871 r       scaler_4/ram_fifo_ctrl_inst/N1_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.871         scaler_4/ram_fifo_ctrl_inst/_N10024
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.901 r       scaler_4/ram_fifo_ctrl_inst/N1_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.901         scaler_4/ram_fifo_ctrl_inst/_N10025
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.931 r       scaler_4/ram_fifo_ctrl_inst/N1_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.931         scaler_4/ram_fifo_ctrl_inst/_N10026
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.167 r       scaler_4/ram_fifo_ctrl_inst/N1_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       8.772         scaler_4/ram_fifo_ctrl_inst/current_row [9]
                                                                                   scaler_4/ram_fifo_ctrl_inst/N62.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.363       9.135 f       scaler_4/ram_fifo_ctrl_inst/N62.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.135         scaler_4/ram_fifo_ctrl_inst/N62.co [8]
                                                                                   scaler_4/ram_fifo_ctrl_inst/N62.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.371 r       scaler_4/ram_fifo_ctrl_inst/N62.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       9.976         scaler_4/ram_fifo_ctrl_inst/N62
                                                                                   scaler_4/ram_fifo_ctrl_inst/N65/I2 (GTP_LUT3)
                                   td                    0.185      10.161 r       scaler_4/ram_fifo_ctrl_inst/N65/Z (GTP_LUT3)
                                   net (fanout=39)       0.865      11.026         fifo_rd_en_4     
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      11.259 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.259         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.289 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.289         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.319 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.319         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.349 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.349         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.379 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.379         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.409 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.409         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.439 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.439         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.469 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.469         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.499 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.499         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.529 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.529         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9499
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.765 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605      12.370         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/I4 (GTP_LUT5)
                                   td                    0.258      12.628 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.628         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [10]
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)

 Data arrival time                                                  12.628         Logic Levels: 23 
                                                                                   Logic: 2.818ns(46.174%), Route: 3.285ns(53.826%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  12.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.681                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       scaler_4/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       7.459         scaler_4/ram_fifo_ctrl_inst/cnt_row [1]
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.292       7.751 f       scaler_4/ram_fifo_ctrl_inst/N1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.751         scaler_4/ram_fifo_ctrl_inst/_N10020
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.781 r       scaler_4/ram_fifo_ctrl_inst/N1_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.781         scaler_4/ram_fifo_ctrl_inst/_N10021
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.811 r       scaler_4/ram_fifo_ctrl_inst/N1_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.811         scaler_4/ram_fifo_ctrl_inst/_N10022
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.841 r       scaler_4/ram_fifo_ctrl_inst/N1_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.841         scaler_4/ram_fifo_ctrl_inst/_N10023
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.871 r       scaler_4/ram_fifo_ctrl_inst/N1_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.871         scaler_4/ram_fifo_ctrl_inst/_N10024
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.901 r       scaler_4/ram_fifo_ctrl_inst/N1_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.901         scaler_4/ram_fifo_ctrl_inst/_N10025
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.931 r       scaler_4/ram_fifo_ctrl_inst/N1_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.931         scaler_4/ram_fifo_ctrl_inst/_N10026
                                                                                   scaler_4/ram_fifo_ctrl_inst/N1_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.167 r       scaler_4/ram_fifo_ctrl_inst/N1_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       8.772         scaler_4/ram_fifo_ctrl_inst/current_row [9]
                                                                                   scaler_4/ram_fifo_ctrl_inst/N62.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.363       9.135 f       scaler_4/ram_fifo_ctrl_inst/N62.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.135         scaler_4/ram_fifo_ctrl_inst/N62.co [8]
                                                                                   scaler_4/ram_fifo_ctrl_inst/N62.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.371 r       scaler_4/ram_fifo_ctrl_inst/N62.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       9.976         scaler_4/ram_fifo_ctrl_inst/N62
                                                                                   scaler_4/ram_fifo_ctrl_inst/N65/I2 (GTP_LUT3)
                                   td                    0.185      10.161 r       scaler_4/ram_fifo_ctrl_inst/N65/Z (GTP_LUT3)
                                   net (fanout=39)       0.865      11.026         fifo_rd_en_4     
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      11.259 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.259         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.289 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.289         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.319 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.319         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.349 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.349         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.379 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.379         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.409 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.409         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.439 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.439         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.469 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.469         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.705 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      12.346         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/I0 (GTP_LUT5)
                                   td                    0.258      12.604 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.604         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [9]
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)

 Data arrival time                                                  12.604         Logic Levels: 21 
                                                                                   Logic: 2.758ns(45.369%), Route: 3.321ns(54.631%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  12.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.705                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/de_o/D (GTP_DFF)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       cmos2_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos2_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos2_8_16bit/de_out2
                                                                           f       cmos2_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       cmos2_8_16bit/pdata_out2[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos2_8_16bit/pdata_out2[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos2_8_16bit/pdata_out2 [0]
                                                                           f       cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       cmos2_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[1]/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_o[1]/D (GTP_DFF)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       cmos2_8_16bit/pdata_out2[1]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos2_8_16bit/pdata_out2[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos2_8_16bit/pdata_out2 [1]
                                                                           f       cmos2_8_16bit/pdata_o[1]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       cmos2_8_16bit/pdata_o[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   scaler_4/ram_fifo_ctrl_inst/N61_3/I1 (GTP_LUT4)
                                   td                    0.258   11407.934 f       scaler_4/ram_fifo_ctrl_inst/N61_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.464   11408.398         scaler_4/ram_fifo_ctrl_inst/N61
                                                                                   scaler_4/ram_fifo_ctrl_inst/N65/I1 (GTP_LUT3)
                                   td                    0.300   11408.698 f       scaler_4/ram_fifo_ctrl_inst/N65/Z (GTP_LUT3)
                                   net (fanout=39)       0.865   11409.563         fifo_rd_en_4     
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233   11409.796 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.796         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.826 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.826         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.856 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.856         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.886 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.886         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.916 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.916         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.946 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.946         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.976 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.976         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11410.006 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11410.006         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11410.036 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11410.036         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236   11410.272 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641   11410.913         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/I2 (GTP_LUT3)
                                   td                    0.185   11411.098 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464   11411.562         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/I1 (GTP_LUT5CARRY)
                                   td                    0.363   11411.925 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11411.925         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                               11411.925         Logic Levels: 16 
                                                                                   Logic: 2.679ns(33.168%), Route: 5.398ns(66.832%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos2_pclk                                              0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146   11406.725         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Setup time                                              0.034   11406.709                          

 Data required time                                              11406.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.709                          
 Data arrival time                                               11411.925                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.216                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   scaler_4/ram_fifo_ctrl_inst/N61_3/I1 (GTP_LUT4)
                                   td                    0.258   11407.934 f       scaler_4/ram_fifo_ctrl_inst/N61_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.464   11408.398         scaler_4/ram_fifo_ctrl_inst/N61
                                                                                   scaler_4/ram_fifo_ctrl_inst/N65/I1 (GTP_LUT3)
                                   td                    0.300   11408.698 f       scaler_4/ram_fifo_ctrl_inst/N65/Z (GTP_LUT3)
                                   net (fanout=39)       0.865   11409.563         fifo_rd_en_4     
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233   11409.796 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.796         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.826 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.826         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.856 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.856         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.886 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.886         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.916 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.916         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.946 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.946         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.976 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.976         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11410.006 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11410.006         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11410.036 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11410.036         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11410.066 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11410.066         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9499
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236   11410.302 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605   11410.907         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/I4 (GTP_LUT5)
                                   td                    0.258   11411.165 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   11411.165         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [10]
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)

 Data arrival time                                               11411.165         Logic Levels: 16 
                                                                                   Logic: 2.419ns(33.060%), Route: 4.898ns(66.940%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos2_pclk                                              0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146   11406.725         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Setup time                                              0.034   11406.709                          

 Data required time                                              11406.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.709                          
 Data arrival time                                               11411.165                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.456                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   scaler_4/ram_fifo_ctrl_inst/N61_3/I1 (GTP_LUT4)
                                   td                    0.258   11407.934 f       scaler_4/ram_fifo_ctrl_inst/N61_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.464   11408.398         scaler_4/ram_fifo_ctrl_inst/N61
                                                                                   scaler_4/ram_fifo_ctrl_inst/N65/I1 (GTP_LUT3)
                                   td                    0.300   11408.698 f       scaler_4/ram_fifo_ctrl_inst/N65/Z (GTP_LUT3)
                                   net (fanout=39)       0.865   11409.563         fifo_rd_en_4     
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233   11409.796 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.796         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.826 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.826         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.856 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.856         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.886 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.886         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.916 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.916         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.946 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.946         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.976 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.976         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11410.006 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11410.006         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236   11410.242 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641   11410.883         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
                                                                                   scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/I0 (GTP_LUT5)
                                   td                    0.258   11411.141 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   11411.141         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [9]
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)

 Data arrival time                                               11411.141         Logic Levels: 14 
                                                                                   Logic: 2.359ns(32.346%), Route: 4.934ns(67.654%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos2_pclk                                              0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146   11406.725         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Setup time                                              0.034   11406.709                          

 Data required time                                              11406.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.709                          
 Data arrival time                                               11411.141                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.432                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : image_size_down_without_fifo_4/col_cnt[0]/R (GTP_DFF_RE)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   image_size_down_without_fifo_4/N43/I0 (GTP_LUT3)
                                   td                    0.250       7.260 r       image_size_down_without_fifo_4/N43/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       7.901         image_size_down_without_fifo_4/N43
                                                                           r       image_size_down_without_fifo_4/col_cnt[0]/R (GTP_DFF_RE)

 Data arrival time                                                   7.901         Logic Levels: 2  
                                                                                   Logic: 1.001ns(24.698%), Route: 3.052ns(75.302%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       image_size_down_without_fifo_4/col_cnt[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Hold time                                              -0.276       6.299                          

 Data required time                                                  6.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.299                          
 Data arrival time                                                   7.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.602                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : image_size_down_without_fifo_4/col_cnt[1]/R (GTP_DFF_RE)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   image_size_down_without_fifo_4/N43/I0 (GTP_LUT3)
                                   td                    0.250       7.260 r       image_size_down_without_fifo_4/N43/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       7.901         image_size_down_without_fifo_4/N43
                                                                           r       image_size_down_without_fifo_4/col_cnt[1]/R (GTP_DFF_RE)

 Data arrival time                                                   7.901         Logic Levels: 2  
                                                                                   Logic: 1.001ns(24.698%), Route: 3.052ns(75.302%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       image_size_down_without_fifo_4/col_cnt[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Hold time                                              -0.276       6.299                          

 Data required time                                                  6.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.299                          
 Data arrival time                                                   7.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.602                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : image_size_down_without_fifo_4/col_cnt[2]/R (GTP_DFF_RE)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   image_size_down_without_fifo_4/N43/I0 (GTP_LUT3)
                                   td                    0.250       7.260 r       image_size_down_without_fifo_4/N43/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       7.901         image_size_down_without_fifo_4/N43
                                                                           r       image_size_down_without_fifo_4/col_cnt[2]/R (GTP_DFF_RE)

 Data arrival time                                                   7.901         Logic Levels: 2  
                                                                                   Logic: 1.001ns(24.698%), Route: 3.052ns(75.302%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       image_size_down_without_fifo_4/col_cnt[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Hold time                                              -0.276       6.299                          

 Data required time                                                  6.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.299                          
 Data arrival time                                                   7.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.602                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124      17.768         vs_in_test       
                                                                                   N65/I0 (GTP_LUT2)
                                   td                    0.258      18.026 f       N65/Z (GTP_LUT2) 
                                   net (fanout=1)        0.464      18.490         N65              
                                                                                   scaler_1/ram_fifo_ctrl_inst/N65/I3 (GTP_LUT5)
                                   td                    0.300      18.790 f       scaler_1/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865      19.655         fifo_rd_en_1     
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      19.888 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.888         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8635
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.918 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.918         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.948 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.948         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8637
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.978 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.978         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.008 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.008         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8639
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.038 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.038         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.068 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.068         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8641
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.098 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.098         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.128 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.128         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8643
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.364 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      21.005         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/I2 (GTP_LUT3)
                                   td                    0.185      21.190 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      21.654         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/I1 (GTP_LUT5CARRY)
                                   td                    0.363      22.017 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.017         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170
                                                                           f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  22.017         Logic Levels: 14 
                                                                                   Logic: 2.144ns(37.601%), Route: 3.558ns(62.399%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  22.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.292                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124      17.768         vs_in_test       
                                                                                   N65/I0 (GTP_LUT2)
                                   td                    0.258      18.026 f       N65/Z (GTP_LUT2) 
                                   net (fanout=1)        0.464      18.490         N65              
                                                                                   scaler_1/ram_fifo_ctrl_inst/N65/I3 (GTP_LUT5)
                                   td                    0.300      18.790 f       scaler_1/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865      19.655         fifo_rd_en_1     
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      19.888 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.888         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8635
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.918 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.918         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.948 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.948         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8637
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.978 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.978         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.008 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.008         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8639
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.038 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.038         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.068 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.068         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8641
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.098 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.098         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.128 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.128         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8643
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.158 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.158         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8644
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.394 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605      20.999         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/I4 (GTP_LUT5)
                                   td                    0.258      21.257 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      21.257         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [10]
                                                                           f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)

 Data arrival time                                                  21.257         Logic Levels: 14 
                                                                                   Logic: 1.884ns(38.122%), Route: 3.058ns(61.878%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  21.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.052                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124      17.768         vs_in_test       
                                                                                   N65/I0 (GTP_LUT2)
                                   td                    0.258      18.026 f       N65/Z (GTP_LUT2) 
                                   net (fanout=1)        0.464      18.490         N65              
                                                                                   scaler_1/ram_fifo_ctrl_inst/N65/I3 (GTP_LUT5)
                                   td                    0.300      18.790 f       scaler_1/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865      19.655         fifo_rd_en_1     
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      19.888 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.888         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8635
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.918 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.918         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.948 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.948         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8637
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.978 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.978         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.008 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.008         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8639
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.038 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.038         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.068 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.068         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8641
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.098 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.098         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.334 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      20.975         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/I0 (GTP_LUT5)
                                   td                    0.258      21.233 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      21.233         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [9]
                                                                           f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)

 Data arrival time                                                  21.233         Logic Levels: 12 
                                                                                   Logic: 1.824ns(37.088%), Route: 3.094ns(62.912%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  21.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.076                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out2[0]/D (GTP_DFF)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos1_8_16bit/pdata_out1[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos1_8_16bit/pdata_out1 [0]
                                                                           f       cmos1_8_16bit/pdata_out2[0]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       cmos1_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out2[1]/D (GTP_DFF)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos1_8_16bit/pdata_out1[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos1_8_16bit/pdata_out1 [1]
                                                                           f       cmos1_8_16bit/pdata_out2[1]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       cmos1_8_16bit/pdata_out2[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out2[2]/D (GTP_DFF)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos1_8_16bit/pdata_out1[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos1_8_16bit/pdata_out1 [2]
                                                                           f       cmos1_8_16bit/pdata_out2[2]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       cmos1_8_16bit/pdata_out2[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
Endpoint    : y_scale_1[11]/D (GTP_DFF_SE)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 sys_clk                                                 0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     690.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     692.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     692.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     693.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     693.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     693.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     696.911         core_clk         
                                                                           r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)

                                   tco                   2.063     698.974 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DOA[2] (GTP_DRM18K)
                                   net (fanout=4)        1.080     700.054         y_scale_reg[11]  
                                                                           f       y_scale_1[11]/D (GTP_DFF_SE)

 Data arrival time                                                 700.054         Logic Levels: 0  
                                                                                   Logic: 2.063ns(65.638%), Route: 1.080ns(34.362%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 cmos1_pclk                                              0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000     690.200         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.411 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398     692.809         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306     693.115 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464     693.579         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.579 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146     696.725         pclk_in_test     
                                                                           r       y_scale_1[11]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     696.725                          
 clock uncertainty                                      -0.050     696.675                          

 Setup time                                              0.034     696.709                          

 Data required time                                                696.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.709                          
 Data arrival time                                                 700.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
Endpoint    : y_scale_1[12]/D (GTP_DFF_E)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 sys_clk                                                 0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     690.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     692.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     692.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     693.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     693.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     693.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     696.911         core_clk         
                                                                           r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)

                                   tco                   2.063     698.974 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DOA[3] (GTP_DRM18K)
                                   net (fanout=4)        1.080     700.054         y_scale_reg[12]  
                                                                           f       y_scale_1[12]/D (GTP_DFF_E)

 Data arrival time                                                 700.054         Logic Levels: 0  
                                                                                   Logic: 2.063ns(65.638%), Route: 1.080ns(34.362%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 cmos1_pclk                                              0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000     690.200         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.411 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398     692.809         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306     693.115 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464     693.579         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.579 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146     696.725         pclk_in_test     
                                                                           r       y_scale_1[12]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     696.725                          
 clock uncertainty                                      -0.050     696.675                          

 Setup time                                              0.034     696.709                          

 Data required time                                                696.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.709                          
 Data arrival time                                                 700.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
Endpoint    : y_scale_1[13]/D (GTP_DFF_E)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 sys_clk                                                 0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     690.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008     692.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     692.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     693.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     693.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     693.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146     696.911         core_clk         
                                                                           r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)

                                   tco                   2.063     698.974 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DOA[4] (GTP_DRM18K)
                                   net (fanout=4)        1.080     700.054         y_scale_reg[13]  
                                                                           f       y_scale_1[13]/D (GTP_DFF_E)

 Data arrival time                                                 700.054         Logic Levels: 0  
                                                                                   Logic: 2.063ns(65.638%), Route: 1.080ns(34.362%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 cmos1_pclk                                              0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000     690.200         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     691.411 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398     692.809         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306     693.115 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464     693.579         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     693.579 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146     696.725         pclk_in_test     
                                                                           r       y_scale_1[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     696.725                          
 clock uncertainty                                      -0.050     696.675                          

 Setup time                                              0.034     696.709                          

 Data required time                                                696.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.709                          
 Data arrival time                                                 700.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[2]/CLK (GTP_DFF_CE)
Endpoint    : TARGET_H_NUM_1[2]/D (GTP_DFF_E)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 sys_clk                                                 0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1190.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008    1192.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1192.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1193.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1193.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1193.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146    1196.911         core_clk         
                                                                           r       u_key_config/h_num_reg[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323    1197.234 f       u_key_config/h_num_reg[2]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670    1197.904         TARGET_H_NUM_reg[2]
                                                                           f       TARGET_H_NUM_1[2]/D (GTP_DFF_E)

 Data arrival time                                                1197.904         Logic Levels: 0  
                                                                                   Logic: 0.323ns(32.528%), Route: 0.670ns(67.472%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 cmos1_pclk                                              0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000    1190.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398    1192.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306    1192.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464    1193.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146    1196.525         pclk_in_test     
                                                                           r       TARGET_H_NUM_1[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1196.525                          
 clock uncertainty                                       0.050    1196.575                          

 Hold time                                               0.047    1196.622                          

 Data required time                                               1196.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.622                          
 Data arrival time                                                1197.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[3]/CLK (GTP_DFF_CE)
Endpoint    : TARGET_H_NUM_1[3]/D (GTP_DFF_E)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 sys_clk                                                 0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1190.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008    1192.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1192.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1193.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1193.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1193.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146    1196.911         core_clk         
                                                                           r       u_key_config/h_num_reg[3]/CLK (GTP_DFF_CE)

                                   tco                   0.323    1197.234 f       u_key_config/h_num_reg[3]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693    1197.927         TARGET_H_NUM_reg[3]
                                                                           f       TARGET_H_NUM_1[3]/D (GTP_DFF_E)

 Data arrival time                                                1197.927         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.791%), Route: 0.693ns(68.209%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 cmos1_pclk                                              0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000    1190.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398    1192.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306    1192.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464    1193.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146    1196.525         pclk_in_test     
                                                                           r       TARGET_H_NUM_1[3]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1196.525                          
 clock uncertainty                                       0.050    1196.575                          

 Hold time                                               0.047    1196.622                          

 Data required time                                               1196.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.622                          
 Data arrival time                                                1197.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[4]/CLK (GTP_DFF_CE)
Endpoint    : TARGET_H_NUM_1[4]/D (GTP_DFF_E)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 sys_clk                                                 0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1190.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008    1192.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1192.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1193.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1193.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1193.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146    1196.911         core_clk         
                                                                           r       u_key_config/h_num_reg[4]/CLK (GTP_DFF_CE)

                                   tco                   0.323    1197.234 f       u_key_config/h_num_reg[4]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693    1197.927         TARGET_H_NUM_reg[4]
                                                                           f       TARGET_H_NUM_1[4]/D (GTP_DFF_E)

 Data arrival time                                                1197.927         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.791%), Route: 0.693ns(68.209%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 cmos1_pclk                                              0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000    1190.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1191.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398    1192.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306    1192.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464    1193.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1193.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146    1196.525         pclk_in_test     
                                                                           r       TARGET_H_NUM_1[4]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1196.525                          
 clock uncertainty                                       0.050    1196.575                          

 Hold time                                               0.047    1196.622                          

 Data required time                                               1196.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.622                          
 Data arrival time                                                1197.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       7.459         scaler_1/ram_fifo_ctrl_inst/cnt_row [1]
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.292       7.751 f       scaler_1/ram_fifo_ctrl_inst/N1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.751         scaler_1/ram_fifo_ctrl_inst/_N10052
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.781 r       scaler_1/ram_fifo_ctrl_inst/N1_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.781         scaler_1/ram_fifo_ctrl_inst/_N10053
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.811 r       scaler_1/ram_fifo_ctrl_inst/N1_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.811         scaler_1/ram_fifo_ctrl_inst/_N10054
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.841 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.841         scaler_1/ram_fifo_ctrl_inst/_N10055
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.871 r       scaler_1/ram_fifo_ctrl_inst/N1_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.871         scaler_1/ram_fifo_ctrl_inst/_N10056
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.901 r       scaler_1/ram_fifo_ctrl_inst/N1_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.901         scaler_1/ram_fifo_ctrl_inst/_N10057
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.931 r       scaler_1/ram_fifo_ctrl_inst/N1_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.931         scaler_1/ram_fifo_ctrl_inst/_N10058
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.167 r       scaler_1/ram_fifo_ctrl_inst/N1_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       8.772         scaler_1/ram_fifo_ctrl_inst/current_row [9]
                                                                                   scaler_1/ram_fifo_ctrl_inst/N62.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.363       9.135 f       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.135         scaler_1/ram_fifo_ctrl_inst/N62.co [8]
                                                                                   scaler_1/ram_fifo_ctrl_inst/N62.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.371 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       9.976         scaler_1/ram_fifo_ctrl_inst/N62
                                                                                   scaler_1/ram_fifo_ctrl_inst/N65/I4 (GTP_LUT5)
                                   td                    0.185      10.161 r       scaler_1/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865      11.026         fifo_rd_en_1     
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      11.259 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.259         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8635
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.289 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.289         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.319 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.319         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8637
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.349 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.349         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.379 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.379         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8639
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.409 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.409         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.439 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.439         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8641
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.469 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.469         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.499 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.499         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8643
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.735 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      12.376         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/I2 (GTP_LUT3)
                                   td                    0.185      12.561 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      13.025         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/I1 (GTP_LUT5CARRY)
                                   td                    0.363      13.388 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.388         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170
                                                                           f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  13.388         Logic Levels: 23 
                                                                                   Logic: 3.078ns(44.849%), Route: 3.785ns(55.151%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  13.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.921                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       7.459         scaler_1/ram_fifo_ctrl_inst/cnt_row [1]
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.292       7.751 f       scaler_1/ram_fifo_ctrl_inst/N1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.751         scaler_1/ram_fifo_ctrl_inst/_N10052
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.781 r       scaler_1/ram_fifo_ctrl_inst/N1_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.781         scaler_1/ram_fifo_ctrl_inst/_N10053
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.811 r       scaler_1/ram_fifo_ctrl_inst/N1_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.811         scaler_1/ram_fifo_ctrl_inst/_N10054
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.841 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.841         scaler_1/ram_fifo_ctrl_inst/_N10055
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.871 r       scaler_1/ram_fifo_ctrl_inst/N1_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.871         scaler_1/ram_fifo_ctrl_inst/_N10056
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.901 r       scaler_1/ram_fifo_ctrl_inst/N1_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.901         scaler_1/ram_fifo_ctrl_inst/_N10057
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.931 r       scaler_1/ram_fifo_ctrl_inst/N1_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.931         scaler_1/ram_fifo_ctrl_inst/_N10058
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.167 r       scaler_1/ram_fifo_ctrl_inst/N1_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       8.772         scaler_1/ram_fifo_ctrl_inst/current_row [9]
                                                                                   scaler_1/ram_fifo_ctrl_inst/N62.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.363       9.135 f       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.135         scaler_1/ram_fifo_ctrl_inst/N62.co [8]
                                                                                   scaler_1/ram_fifo_ctrl_inst/N62.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.371 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       9.976         scaler_1/ram_fifo_ctrl_inst/N62
                                                                                   scaler_1/ram_fifo_ctrl_inst/N65/I4 (GTP_LUT5)
                                   td                    0.185      10.161 r       scaler_1/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865      11.026         fifo_rd_en_1     
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      11.259 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.259         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8635
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.289 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.289         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.319 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.319         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8637
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.349 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.349         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.379 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.379         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8639
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.409 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.409         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.439 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.439         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8641
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.469 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.469         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.499 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.499         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8643
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.529 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.529         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8644
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.765 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605      12.370         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/I4 (GTP_LUT5)
                                   td                    0.258      12.628 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.628         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [10]
                                                                           f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)

 Data arrival time                                                  12.628         Logic Levels: 23 
                                                                                   Logic: 2.818ns(46.174%), Route: 3.285ns(53.826%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  12.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.681                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_row[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       7.459         scaler_1/ram_fifo_ctrl_inst/cnt_row [1]
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.292       7.751 f       scaler_1/ram_fifo_ctrl_inst/N1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.751         scaler_1/ram_fifo_ctrl_inst/_N10052
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.781 r       scaler_1/ram_fifo_ctrl_inst/N1_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.781         scaler_1/ram_fifo_ctrl_inst/_N10053
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.811 r       scaler_1/ram_fifo_ctrl_inst/N1_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.811         scaler_1/ram_fifo_ctrl_inst/_N10054
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.841 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.841         scaler_1/ram_fifo_ctrl_inst/_N10055
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.871 r       scaler_1/ram_fifo_ctrl_inst/N1_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.871         scaler_1/ram_fifo_ctrl_inst/_N10056
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.901 r       scaler_1/ram_fifo_ctrl_inst/N1_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.901         scaler_1/ram_fifo_ctrl_inst/_N10057
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.931 r       scaler_1/ram_fifo_ctrl_inst/N1_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.931         scaler_1/ram_fifo_ctrl_inst/_N10058
                                                                                   scaler_1/ram_fifo_ctrl_inst/N1_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.167 r       scaler_1/ram_fifo_ctrl_inst/N1_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       8.772         scaler_1/ram_fifo_ctrl_inst/current_row [9]
                                                                                   scaler_1/ram_fifo_ctrl_inst/N62.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.363       9.135 f       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.135         scaler_1/ram_fifo_ctrl_inst/N62.co [8]
                                                                                   scaler_1/ram_fifo_ctrl_inst/N62.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.371 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       9.976         scaler_1/ram_fifo_ctrl_inst/N62
                                                                                   scaler_1/ram_fifo_ctrl_inst/N65/I4 (GTP_LUT5)
                                   td                    0.185      10.161 r       scaler_1/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865      11.026         fifo_rd_en_1     
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      11.259 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.259         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8635
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.289 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.289         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.319 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.319         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8637
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.349 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.349         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.379 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.379         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8639
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.409 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.409         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.439 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.439         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8641
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.469 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.469         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.705 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      12.346         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/I0 (GTP_LUT5)
                                   td                    0.258      12.604 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.604         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [9]
                                                                           f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)

 Data arrival time                                                  12.604         Logic Levels: 21 
                                                                                   Logic: 2.758ns(45.369%), Route: 3.321ns(54.631%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  12.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.705                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/de_o/D (GTP_DFF)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       cmos1_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos1_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos1_8_16bit/de_out2
                                                                           f       cmos1_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       cmos1_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       cmos1_8_16bit/pdata_out2[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos1_8_16bit/pdata_out2[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos1_8_16bit/pdata_out2 [0]
                                                                           f       cmos1_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       cmos1_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[1]/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_o[1]/D (GTP_DFF)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       cmos1_8_16bit/pdata_out2[1]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos1_8_16bit/pdata_out2[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos1_8_16bit/pdata_out2 [1]
                                                                           f       cmos1_8_16bit/pdata_o[1]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       cmos1_8_16bit/pdata_o[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   N65/I1 (GTP_LUT2)
                                   td                    0.185   11407.861 r       N65/Z (GTP_LUT2) 
                                   net (fanout=1)        0.464   11408.325         N65              
                                                                                   scaler_1/ram_fifo_ctrl_inst/N65/I3 (GTP_LUT5)
                                   td                    0.300   11408.625 f       scaler_1/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865   11409.490         fifo_rd_en_1     
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233   11409.723 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.723         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8635
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.753 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.753         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.783 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.783         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8637
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.813 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.813         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.843 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.843         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8639
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.873 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.873         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.903 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.903         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8641
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.933 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.933         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.963 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.963         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8643
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236   11410.199 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641   11410.840         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/I2 (GTP_LUT3)
                                   td                    0.185   11411.025 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464   11411.489         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/I1 (GTP_LUT5CARRY)
                                   td                    0.363   11411.852 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11411.852         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170
                                                                           f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                               11411.852         Logic Levels: 16 
                                                                                   Logic: 2.606ns(32.559%), Route: 5.398ns(67.441%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos1_pclk                                              0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146   11406.725         pclk_in_test     
                                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Setup time                                              0.034   11406.709                          

 Data required time                                              11406.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.709                          
 Data arrival time                                               11411.852                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.143                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   N65/I1 (GTP_LUT2)
                                   td                    0.185   11407.861 r       N65/Z (GTP_LUT2) 
                                   net (fanout=1)        0.464   11408.325         N65              
                                                                                   scaler_1/ram_fifo_ctrl_inst/N65/I3 (GTP_LUT5)
                                   td                    0.300   11408.625 f       scaler_1/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865   11409.490         fifo_rd_en_1     
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233   11409.723 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.723         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8635
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.753 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.753         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.783 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.783         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8637
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.813 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.813         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.843 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.843         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8639
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.873 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.873         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.903 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.903         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8641
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.933 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.933         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.963 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.963         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8643
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.993 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.993         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8644
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236   11410.229 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605   11410.834         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/I4 (GTP_LUT5)
                                   td                    0.258   11411.092 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   11411.092         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [10]
                                                                           f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/D (GTP_DFF_C)

 Data arrival time                                               11411.092         Logic Levels: 16 
                                                                                   Logic: 2.346ns(32.385%), Route: 4.898ns(67.615%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos1_pclk                                              0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146   11406.725         pclk_in_test     
                                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Setup time                                              0.034   11406.709                          

 Data required time                                              11406.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.709                          
 Data arrival time                                               11411.092                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.383                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   N65/I1 (GTP_LUT2)
                                   td                    0.185   11407.861 r       N65/Z (GTP_LUT2) 
                                   net (fanout=1)        0.464   11408.325         N65              
                                                                                   scaler_1/ram_fifo_ctrl_inst/N65/I3 (GTP_LUT5)
                                   td                    0.300   11408.625 f       scaler_1/ram_fifo_ctrl_inst/N65/Z (GTP_LUT5)
                                   net (fanout=39)       0.865   11409.490         fifo_rd_en_1     
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233   11409.723 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.723         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8635
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.753 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.753         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.783 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.783         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8637
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.813 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.813         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.843 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.843         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8639
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.873 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.873         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.903 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.903         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8641
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030   11409.933 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000   11409.933         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236   11410.169 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641   11410.810         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
                                                                                   scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/I0 (GTP_LUT5)
                                   td                    0.258   11411.068 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N89_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   11411.068         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rgnext [9]
                                                                           f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/D (GTP_DFF_C)

 Data arrival time                                               11411.068         Logic Levels: 14 
                                                                                   Logic: 2.286ns(31.662%), Route: 4.934ns(68.338%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos1_pclk                                              0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146   11406.725         pclk_in_test     
                                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Setup time                                              0.034   11406.709                          

 Data required time                                              11406.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.709                          
 Data arrival time                                               11411.068                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.359                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : image_size_down_without_fifo_1/col_cnt[0]/R (GTP_DFF_RE)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   image_size_down_without_fifo_1/N43/I0 (GTP_LUT3)
                                   td                    0.250       7.260 r       image_size_down_without_fifo_1/N43/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       7.901         image_size_down_without_fifo_1/N43
                                                                           r       image_size_down_without_fifo_1/col_cnt[0]/R (GTP_DFF_RE)

 Data arrival time                                                   7.901         Logic Levels: 2  
                                                                                   Logic: 1.001ns(24.698%), Route: 3.052ns(75.302%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       image_size_down_without_fifo_1/col_cnt[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Hold time                                              -0.276       6.299                          

 Data required time                                                  6.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.299                          
 Data arrival time                                                   7.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.602                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : image_size_down_without_fifo_1/col_cnt[1]/R (GTP_DFF_RE)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   image_size_down_without_fifo_1/N43/I0 (GTP_LUT3)
                                   td                    0.250       7.260 r       image_size_down_without_fifo_1/N43/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       7.901         image_size_down_without_fifo_1/N43
                                                                           r       image_size_down_without_fifo_1/col_cnt[1]/R (GTP_DFF_RE)

 Data arrival time                                                   7.901         Logic Levels: 2  
                                                                                   Logic: 1.001ns(24.698%), Route: 3.052ns(75.302%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       image_size_down_without_fifo_1/col_cnt[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Hold time                                              -0.276       6.299                          

 Data required time                                                  6.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.299                          
 Data arrival time                                                   7.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.602                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : image_size_down_without_fifo_1/col_cnt[2]/R (GTP_DFF_RE)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   image_size_down_without_fifo_1/N43/I0 (GTP_LUT3)
                                   td                    0.250       7.260 r       image_size_down_without_fifo_1/N43/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       7.901         image_size_down_without_fifo_1/N43
                                                                           r       image_size_down_without_fifo_1/col_cnt[2]/R (GTP_DFF_RE)

 Data arrival time                                                   7.901         Logic Levels: 2  
                                                                                   Logic: 1.001ns(24.698%), Route: 3.052ns(75.302%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       image_size_down_without_fifo_1/col_cnt[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Hold time                                              -0.276       6.299                          

 Data required time                                                  6.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.299                          
 Data arrival time                                                   7.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1741)     2.373       7.117         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.117         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1741)     2.373       7.117         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.117         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1741)     2.373       7.117         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.117         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2297)     2.721       9.961         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   9.961         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.787%), Route: 2.721ns(89.213%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2297)     2.721       9.961         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   9.961         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.787%), Route: 2.721ns(89.213%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2297)     2.721       9.961         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   9.961         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.787%), Route: 2.721ns(89.213%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.870         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.870 r       N52_0/Z (GTP_INV)
                                   net (fanout=331)      2.320       8.190         N52_0            
                                                                           r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.190         Logic Levels: 3  
                                                                                   Logic: 0.864ns(19.899%), Route: 3.478ns(80.101%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.122      16.439                          

 Data required time                                                 16.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.439                          
 Data arrival time                                                   8.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.249                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.870         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.870 r       N52_0/Z (GTP_INV)
                                   net (fanout=331)      2.320       8.190         N52_0            
                                                                           r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.190         Logic Levels: 3  
                                                                                   Logic: 0.864ns(19.899%), Route: 3.478ns(80.101%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.122      16.439                          

 Data required time                                                 16.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.439                          
 Data arrival time                                                   8.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.249                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.870         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.870 r       N52_0/Z (GTP_INV)
                                   net (fanout=331)      2.320       8.190         N52_0            
                                                                           r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.190         Logic Levels: 3  
                                                                                   Logic: 0.864ns(19.899%), Route: 3.478ns(80.101%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146      16.911         core_clk         
                                                                           r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.122      16.439                          

 Data required time                                                 16.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.439                          
 Data arrival time                                                   8.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.249                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : hue_factor[3]/C (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.204         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.204 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      1.806       7.010         N52_0            
                                                                           f       hue_factor[3]/C (GTP_DFF_CE)

 Data arrival time                                                   7.010         Logic Levels: 2  
                                                                                   Logic: 0.751ns(23.751%), Route: 2.411ns(76.249%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       hue_factor[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Removal time                                           -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.000                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : hue_factor[4]/C (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.204         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.204 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      1.806       7.010         N52_0            
                                                                           f       hue_factor[4]/C (GTP_DFF_CE)

 Data arrival time                                                   7.010         Logic Levels: 2  
                                                                                   Logic: 0.751ns(23.751%), Route: 2.411ns(76.249%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       hue_factor[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Removal time                                           -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.000                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : hue_factor[5]/C (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.204         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.204 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      1.806       7.010         N52_0            
                                                                           f       hue_factor[5]/C (GTP_DFF_CE)

 Data arrival time                                                   7.010         Logic Levels: 2  
                                                                                   Logic: 0.751ns(23.751%), Route: 2.411ns(76.249%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       hue_factor[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Removal time                                           -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.000                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[13]/CLK (GTP_DFF_E)
Endpoint    : scaler_2/u_calculator/dst_row_ce_3/C (GTP_DFF_CE)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       y_scale_2[13]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       y_scale_2[13]/Q (GTP_DFF_E)
                                   net (fanout=6)        0.693       5.437         y_scale_2[13]    
                                                                                   scaler_2/N1_mux3_inv/I0 (GTP_LUT4)
                                   td                    0.290       5.727 f       scaler_2/N1_mux3_inv/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       6.485         scaler_2/u_calculator/N112
                                                                                   scaler_2/u_calculator/N46_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.718 f       scaler_2/u_calculator/N46_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.718         scaler_2/u_calculator/N46_1.co [1]
                                                                                   scaler_2/u_calculator/N46_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.748 r       scaler_2/u_calculator/N46_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.748         scaler_2/u_calculator/N46_1.co [2]
                                                                                   scaler_2/u_calculator/N46_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.778 r       scaler_2/u_calculator/N46_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.778         scaler_2/u_calculator/N46_1.co [3]
                                                                                   scaler_2/u_calculator/N46_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.808 r       scaler_2/u_calculator/N46_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.808         scaler_2/u_calculator/N46_1.co [4]
                                                                                   scaler_2/u_calculator/N46_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.838 r       scaler_2/u_calculator/N46_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.838         scaler_2/u_calculator/N46_1.co [5]
                                                                                   scaler_2/u_calculator/N46_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.868 r       scaler_2/u_calculator/N46_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.868         scaler_2/u_calculator/N46_1.co [6]
                                                                                   scaler_2/u_calculator/N46_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.898 r       scaler_2/u_calculator/N46_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.898         scaler_2/u_calculator/N46_1.co [7]
                                                                                   scaler_2/u_calculator/N46_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.928 r       scaler_2/u_calculator/N46_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.928         scaler_2/u_calculator/N46_1.co [8]
                                                                                   scaler_2/u_calculator/N46_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.958 r       scaler_2/u_calculator/N46_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.958         scaler_2/u_calculator/N46_1.co [9]
                                                                                   scaler_2/u_calculator/N46_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.194 r       scaler_2/u_calculator/N46_1.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       7.799         scaler_2/u_calculator/N47 [10]
                                                                                   scaler_2/u_calculator/N180_inv/I2 (GTP_LUT3)
                                   td                    0.172       7.971 f       scaler_2/u_calculator/N180_inv/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       8.435         scaler_2/u_calculator/N180
                                                                           f       scaler_2/u_calculator/dst_row_ce_3/C (GTP_DFF_CE)

 Data arrival time                                                   8.435         Logic Levels: 12 
                                                                                   Logic: 1.500ns(37.313%), Route: 2.520ns(62.687%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 pixclk_in                                               0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000      13.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204      17.915         nt_pixclk_in     
                                                                           r       scaler_2/u_calculator/dst_row_ce_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.915                          
 clock uncertainty                                      -0.050      17.865                          

 Recovery time                                          -0.542      17.323                          

 Data required time                                                 17.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.323                          
 Data arrival time                                                   8.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.888                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[13]/CLK (GTP_DFF_E)
Endpoint    : scaler_2/u_calculator/dst_row_sel_3/C (GTP_DFF_CE)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       y_scale_2[13]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       y_scale_2[13]/Q (GTP_DFF_E)
                                   net (fanout=6)        0.693       5.437         y_scale_2[13]    
                                                                                   scaler_2/N1_mux3_inv/I0 (GTP_LUT4)
                                   td                    0.290       5.727 f       scaler_2/N1_mux3_inv/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       6.485         scaler_2/u_calculator/N112
                                                                                   scaler_2/u_calculator/N46_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.718 f       scaler_2/u_calculator/N46_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.718         scaler_2/u_calculator/N46_1.co [1]
                                                                                   scaler_2/u_calculator/N46_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.748 r       scaler_2/u_calculator/N46_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.748         scaler_2/u_calculator/N46_1.co [2]
                                                                                   scaler_2/u_calculator/N46_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.778 r       scaler_2/u_calculator/N46_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.778         scaler_2/u_calculator/N46_1.co [3]
                                                                                   scaler_2/u_calculator/N46_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.808 r       scaler_2/u_calculator/N46_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.808         scaler_2/u_calculator/N46_1.co [4]
                                                                                   scaler_2/u_calculator/N46_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.838 r       scaler_2/u_calculator/N46_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.838         scaler_2/u_calculator/N46_1.co [5]
                                                                                   scaler_2/u_calculator/N46_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.868 r       scaler_2/u_calculator/N46_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.868         scaler_2/u_calculator/N46_1.co [6]
                                                                                   scaler_2/u_calculator/N46_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.898 r       scaler_2/u_calculator/N46_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.898         scaler_2/u_calculator/N46_1.co [7]
                                                                                   scaler_2/u_calculator/N46_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.928 r       scaler_2/u_calculator/N46_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.928         scaler_2/u_calculator/N46_1.co [8]
                                                                                   scaler_2/u_calculator/N46_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.958 r       scaler_2/u_calculator/N46_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.958         scaler_2/u_calculator/N46_1.co [9]
                                                                                   scaler_2/u_calculator/N46_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.194 r       scaler_2/u_calculator/N46_1.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       7.799         scaler_2/u_calculator/N47 [10]
                                                                                   scaler_2/u_calculator/N181/I2 (GTP_LUT3)
                                   td                    0.172       7.971 f       scaler_2/u_calculator/N181/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       8.435         scaler_2/u_calculator/N181
                                                                           f       scaler_2/u_calculator/dst_row_sel_3/C (GTP_DFF_CE)

 Data arrival time                                                   8.435         Logic Levels: 12 
                                                                                   Logic: 1.500ns(37.313%), Route: 2.520ns(62.687%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 pixclk_in                                               0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000      13.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204      17.915         nt_pixclk_in     
                                                                           r       scaler_2/u_calculator/dst_row_sel_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.915                          
 clock uncertainty                                      -0.050      17.865                          

 Recovery time                                          -0.542      17.323                          

 Data required time                                                 17.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.323                          
 Data arrival time                                                   8.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.888                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[13]/CLK (GTP_DFF_E)
Endpoint    : scaler_2/u_calculator/dst_row_ce_2/C (GTP_DFF_CE)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       y_scale_2[13]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       y_scale_2[13]/Q (GTP_DFF_E)
                                   net (fanout=6)        0.693       5.437         y_scale_2[13]    
                                                                                   scaler_2/N1_mux3_inv/I0 (GTP_LUT4)
                                   td                    0.290       5.727 f       scaler_2/N1_mux3_inv/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       6.485         scaler_2/u_calculator/N112
                                                                                   scaler_2/u_calculator/N46_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.718 f       scaler_2/u_calculator/N46_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.718         scaler_2/u_calculator/N46_1.co [1]
                                                                                   scaler_2/u_calculator/N46_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.748 r       scaler_2/u_calculator/N46_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.748         scaler_2/u_calculator/N46_1.co [2]
                                                                                   scaler_2/u_calculator/N46_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.778 r       scaler_2/u_calculator/N46_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.778         scaler_2/u_calculator/N46_1.co [3]
                                                                                   scaler_2/u_calculator/N46_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.808 r       scaler_2/u_calculator/N46_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.808         scaler_2/u_calculator/N46_1.co [4]
                                                                                   scaler_2/u_calculator/N46_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.838 r       scaler_2/u_calculator/N46_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.838         scaler_2/u_calculator/N46_1.co [5]
                                                                                   scaler_2/u_calculator/N46_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.868 r       scaler_2/u_calculator/N46_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.868         scaler_2/u_calculator/N46_1.co [6]
                                                                                   scaler_2/u_calculator/N46_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.898 r       scaler_2/u_calculator/N46_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.898         scaler_2/u_calculator/N46_1.co [7]
                                                                                   scaler_2/u_calculator/N46_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.928 r       scaler_2/u_calculator/N46_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.928         scaler_2/u_calculator/N46_1.co [8]
                                                                                   scaler_2/u_calculator/N46_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.164 r       scaler_2/u_calculator/N46_1.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       7.769         scaler_2/u_calculator/N47 [9]
                                                                                   scaler_2/u_calculator/N177_inv/I2 (GTP_LUT3)
                                   td                    0.172       7.941 f       scaler_2/u_calculator/N177_inv/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       8.405         scaler_2/u_calculator/N177
                                                                           f       scaler_2/u_calculator/dst_row_ce_2/C (GTP_DFF_CE)

 Data arrival time                                                   8.405         Logic Levels: 11 
                                                                                   Logic: 1.470ns(36.842%), Route: 2.520ns(63.158%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 pixclk_in                                               0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000      13.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204      17.915         nt_pixclk_in     
                                                                           r       scaler_2/u_calculator/dst_row_ce_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.915                          
 clock uncertainty                                      -0.050      17.865                          

 Recovery time                                          -0.542      17.323                          

 Data required time                                                 17.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.323                          
 Data arrival time                                                   8.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.918                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       frame_buf/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       4.744         frame_buf/rd_buf/ddr_rstn_2d
                                                                                   frame_buf/rd_buf/N72_1/I (GTP_INV)
                                   td                    0.000       4.744 f       frame_buf/rd_buf/N72_1/Z (GTP_INV)
                                   net (fanout=24)       1.432       6.176         frame_buf/rd_buf/N72_1
                                                                           f       frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.176         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.683%), Route: 1.432ns(81.317%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.026       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                   6.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.787                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       frame_buf/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       4.744         frame_buf/rd_buf/ddr_rstn_2d
                                                                                   frame_buf/rd_buf/N72_1/I (GTP_INV)
                                   td                    0.000       4.744 f       frame_buf/rd_buf/N72_1/Z (GTP_INV)
                                   net (fanout=24)       1.432       6.176         frame_buf/rd_buf/N72_1
                                                                           f       frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.176         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.683%), Route: 1.432ns(81.317%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.026       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                   6.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.787                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       frame_buf/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       4.744         frame_buf/rd_buf/ddr_rstn_2d
                                                                                   frame_buf/rd_buf/N72_1/I (GTP_INV)
                                   td                    0.000       4.744 f       frame_buf/rd_buf/N72_1/Z (GTP_INV)
                                   net (fanout=24)       1.432       6.176         frame_buf/rd_buf/N72_1
                                                                           f       frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.176         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.683%), Route: 1.432ns(81.317%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.026       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                   6.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.787                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scaler_2/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 sys_clk                                                 0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429    2202.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2202.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119    2203.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329    2204.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605    2204.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235    2205.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553    2205.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300    2205.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806    2207.676         nt_rstn_out      
                                                                                   N76/I1 (GTP_LUT2)
                                   td                    0.185    2207.861 r       N76/Z (GTP_LUT2) 
                                   net (fanout=380)      1.964    2209.825         N76              
                                                                           r       scaler_2/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                                2209.825         Logic Levels: 3  
                                                                                   Logic: 1.049ns(17.551%), Route: 4.928ns(82.449%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 pixclk_in                                               0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    2200.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204    2204.915         nt_pixclk_in     
                                                                           r       scaler_2/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000    2204.915                          
 clock uncertainty                                      -0.050    2204.865                          

 Recovery time                                          -1.063    2203.802                          

 Data required time                                               2203.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.802                          
 Data arrival time                                                2209.825                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.023                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scaler_2/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 sys_clk                                                 0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429    2202.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2202.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119    2203.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329    2204.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605    2204.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235    2205.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553    2205.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300    2205.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806    2207.676         nt_rstn_out      
                                                                                   N76/I1 (GTP_LUT2)
                                   td                    0.185    2207.861 r       N76/Z (GTP_LUT2) 
                                   net (fanout=380)      1.964    2209.825         N76              
                                                                           r       scaler_2/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                                2209.825         Logic Levels: 3  
                                                                                   Logic: 1.049ns(17.551%), Route: 4.928ns(82.449%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 pixclk_in                                               0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    2200.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204    2204.915         nt_pixclk_in     
                                                                           r       scaler_2/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000    2204.915                          
 clock uncertainty                                      -0.050    2204.865                          

 Recovery time                                          -1.063    2203.802                          

 Data required time                                               2203.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.802                          
 Data arrival time                                                2209.825                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.023                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scaler_3/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 sys_clk                                                 0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429    2202.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2202.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119    2203.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329    2204.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605    2204.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235    2205.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553    2205.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300    2205.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806    2207.676         nt_rstn_out      
                                                                                   N76/I1 (GTP_LUT2)
                                   td                    0.185    2207.861 r       N76/Z (GTP_LUT2) 
                                   net (fanout=380)      1.964    2209.825         N76              
                                                                           r       scaler_3/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                                2209.825         Logic Levels: 3  
                                                                                   Logic: 1.049ns(17.551%), Route: 4.928ns(82.449%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 pixclk_in                                               0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    2200.500         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    2201.711 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204    2204.915         nt_pixclk_in     
                                                                           r       scaler_3/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000    2204.915                          
 clock uncertainty                                      -0.050    2204.865                          

 Recovery time                                          -1.063    2203.802                          

 Data required time                                               2203.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.802                          
 Data arrival time                                                2209.825                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.023                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_hsv_rgb/I2[0]/C (GTP_DFF_C)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.204         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.204 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      1.806       7.010         N52_0            
                                                                           f       u_hsv_rgb/I2[0]/C (GTP_DFF_C)

 Data arrival time                                                   7.010         Logic Levels: 2  
                                                                                   Logic: 0.751ns(23.751%), Route: 2.411ns(76.249%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       u_hsv_rgb/I2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.796                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_hsv_rgb/I2[1]/C (GTP_DFF_C)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.204         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.204 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      1.806       7.010         N52_0            
                                                                           f       u_hsv_rgb/I2[1]/C (GTP_DFF_C)

 Data arrival time                                                   7.010         Logic Levels: 2  
                                                                                   Logic: 0.751ns(23.751%), Route: 2.411ns(76.249%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       u_hsv_rgb/I2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.796                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_hsv_rgb/I2[2]/C (GTP_DFF_C)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.204         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.204 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      1.806       7.010         N52_0            
                                                                           f       u_hsv_rgb/I2[2]/C (GTP_DFF_C)

 Data arrival time                                                   7.010         Logic Levels: 2  
                                                                                   Logic: 0.751ns(23.751%), Route: 2.411ns(76.249%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1049)     3.204       4.415         nt_pixclk_in     
                                                                           r       u_hsv_rgb/I2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.796                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_data_gen/des_addr_0[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   u_top_sd_rw/N36/I1 (GTP_LUT2)
                                   td                    0.172       7.848 f       u_top_sd_rw/N36/Z (GTP_LUT2)
                                   net (fanout=317)      1.179       9.027         u_top_sd_rw/N36  
                                                                           f       u_top_sd_rw/u_data_gen/des_addr_0[1]/C (GTP_DFF_CE)

 Data arrival time                                                   9.027         Logic Levels: 3  
                                                                                   Logic: 1.036ns(20.004%), Route: 4.143ns(79.996%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/des_addr_0[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.802                          
 clock uncertainty                                      -0.150      23.652                          

 Recovery time                                          -0.542      23.110                          

 Data required time                                                 23.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.110                          
 Data arrival time                                                   9.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.083                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_data_gen/des_addr_0[2]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   u_top_sd_rw/N36/I1 (GTP_LUT2)
                                   td                    0.172       7.848 f       u_top_sd_rw/N36/Z (GTP_LUT2)
                                   net (fanout=317)      1.179       9.027         u_top_sd_rw/N36  
                                                                           f       u_top_sd_rw/u_data_gen/des_addr_0[2]/C (GTP_DFF_CE)

 Data arrival time                                                   9.027         Logic Levels: 3  
                                                                                   Logic: 1.036ns(20.004%), Route: 4.143ns(79.996%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/des_addr_0[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.802                          
 clock uncertainty                                      -0.150      23.652                          

 Recovery time                                          -0.542      23.110                          

 Data required time                                                 23.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.110                          
 Data arrival time                                                   9.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.083                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_data_gen/des_addr_0[3]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   u_top_sd_rw/N36/I1 (GTP_LUT2)
                                   td                    0.172       7.848 f       u_top_sd_rw/N36/Z (GTP_LUT2)
                                   net (fanout=317)      1.179       9.027         u_top_sd_rw/N36  
                                                                           f       u_top_sd_rw/u_data_gen/des_addr_0[3]/C (GTP_DFF_CE)

 Data arrival time                                                   9.027         Logic Levels: 3  
                                                                                   Logic: 1.036ns(20.004%), Route: 4.143ns(79.996%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      22.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.068      23.802         clk_ref          
                                                                           r       u_top_sd_rw/u_data_gen/des_addr_0[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.802                          
 clock uncertainty                                      -0.150      23.652                          

 Recovery time                                          -0.542      23.110                          

 Data required time                                                 23.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.110                          
 Data arrival time                                                   9.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.083                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.469  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.317
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.204         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.204 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      2.320       7.524         N52_0            
                                                                           f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.524         Logic Levels: 2  
                                                                                   Logic: 0.751ns(20.430%), Route: 2.925ns(79.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583       4.317         clk_ref          
                                                                           r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.317                          
 clock uncertainty                                       0.150       4.467                          

 Removal time                                           -0.053       4.414                          

 Data required time                                                  4.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.414                          
 Data arrival time                                                   7.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.110                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.469  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.317
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.204         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.204 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      2.320       7.524         N52_0            
                                                                           f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.524         Logic Levels: 2  
                                                                                   Logic: 0.751ns(20.430%), Route: 2.925ns(79.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583       4.317         clk_ref          
                                                                           r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.317                          
 clock uncertainty                                       0.150       4.467                          

 Removal time                                           -0.053       4.414                          

 Data required time                                                  4.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.414                          
 Data arrival time                                                   7.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.110                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.469  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.317
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.204         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.204 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      2.320       7.524         N52_0            
                                                                           f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.524         Logic Levels: 2  
                                                                                   Logic: 0.751ns(20.430%), Route: 2.925ns(79.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.734 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=203)      1.583       4.317         clk_ref          
                                                                           r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.317                          
 clock uncertainty                                       0.150       4.467                          

 Removal time                                           -0.053       4.414                          

 Data required time                                                  4.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.414                          
 Data arrival time                                                   7.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.110                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   u_top_sd_rw/N36/I1 (GTP_LUT2)
                                   td                    0.172       7.848 f       u_top_sd_rw/N36/Z (GTP_LUT2)
                                   net (fanout=317)      1.179       9.027         u_top_sd_rw/N36  
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   9.027         Logic Levels: 3  
                                                                                   Logic: 1.036ns(20.004%), Route: 4.143ns(79.996%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                      -0.150      13.350                          

 Recovery time                                          -0.542      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   9.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.781                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   u_top_sd_rw/N36/I1 (GTP_LUT2)
                                   td                    0.172       7.848 f       u_top_sd_rw/N36/Z (GTP_LUT2)
                                   net (fanout=317)      1.179       9.027         u_top_sd_rw/N36  
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   9.027         Logic Levels: 3  
                                                                                   Logic: 1.036ns(20.004%), Route: 4.143ns(79.996%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                      -0.150      13.350                          

 Recovery time                                          -0.542      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   9.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.781                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300       5.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.676         nt_rstn_out      
                                                                                   u_top_sd_rw/N36/I1 (GTP_LUT2)
                                   td                    0.172       7.848 f       u_top_sd_rw/N36/Z (GTP_LUT2)
                                   net (fanout=317)      1.179       9.027         u_top_sd_rw/N36  
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   9.027         Logic Levels: 3  
                                                                                   Logic: 1.036ns(20.004%), Route: 4.143ns(79.996%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      12.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.500                          
 clock uncertainty                                      -0.150      13.350                          

 Recovery time                                          -0.542      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   9.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.781                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429     102.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323     104.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605     104.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428     105.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806     107.010         nt_rstn_out      
                                                                                   u_top_sd_rw/N36/I1 (GTP_LUT2)
                                   td                    0.172     107.182 f       u_top_sd_rw/N36/Z (GTP_LUT2)
                                   net (fanout=317)      1.179     108.361         u_top_sd_rw/N36  
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                 108.361         Logic Levels: 2  
                                                                                   Logic: 0.923ns(20.452%), Route: 3.590ns(79.548%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 sys_clk                                                 0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      90.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      91.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      92.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      92.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      93.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      93.500                          
 clock uncertainty                                       0.150      93.650                          

 Removal time                                           -0.251      93.399                          

 Data required time                                                 93.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 93.399                          
 Data arrival time                                                 108.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.962                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429     102.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323     104.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605     104.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428     105.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806     107.010         nt_rstn_out      
                                                                                   u_top_sd_rw/N36/I1 (GTP_LUT2)
                                   td                    0.172     107.182 f       u_top_sd_rw/N36/Z (GTP_LUT2)
                                   net (fanout=317)      1.179     108.361         u_top_sd_rw/N36  
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                 108.361         Logic Levels: 2  
                                                                                   Logic: 0.923ns(20.452%), Route: 3.590ns(79.548%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 sys_clk                                                 0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      90.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      91.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      92.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      92.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      93.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      93.500                          
 clock uncertainty                                       0.150      93.650                          

 Removal time                                           -0.251      93.399                          

 Data required time                                                 93.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 93.399                          
 Data arrival time                                                 108.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.962                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429     102.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323     104.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605     104.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428     105.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806     107.010         nt_rstn_out      
                                                                                   u_top_sd_rw/N36/I1 (GTP_LUT2)
                                   td                    0.172     107.182 f       u_top_sd_rw/N36/Z (GTP_LUT2)
                                   net (fanout=317)      1.179     108.361         u_top_sd_rw/N36  
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                 108.361         Logic Levels: 2  
                                                                                   Logic: 0.923ns(20.452%), Route: 3.590ns(79.548%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 sys_clk                                                 0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      90.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      91.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429      92.640         nt_sys_clk       
                                                                                   u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      92.729 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      93.500         u_top_sd_rw/clk_ref_180deg
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      93.500                          
 clock uncertainty                                       0.150      93.650                          

 Removal time                                           -0.251      93.399                          

 Data required time                                                 93.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 93.399                          
 Data arrival time                                                 108.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.962                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       6.482         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [10]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/I0 (GTP_LUT5)
                                   td                    0.318       6.800 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.264         u_top_sd_rw/ethernet_test/eth_udp_test/_N89443
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/I4 (GTP_LUT5)
                                   td                    0.258       7.522 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.986         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/I4 (GTP_LUT5)
                                   td                    0.185       8.171 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       8.916         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/state_fsm[8:0]_12/I4 (GTP_LUT5)
                                   td                    0.185       9.101 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_fsm[8:0]_12/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       9.706         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/I1 (GTP_LUT5M)
                                   td                    0.365      10.071 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      10.624         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N93/I3 (GTP_LUT4)
                                   td                    0.185      10.809 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/Z (GTP_LUT4)
                                   net (fanout=28)       1.259      12.068         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  12.068         Logic Levels: 6  
                                                                                   Logic: 1.825ns(28.216%), Route: 4.643ns(71.784%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196    1005.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Recovery time                                          -0.122    1005.428                          

 Data required time                                               1005.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.428                          
 Data arrival time                                                  12.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       6.482         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [10]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/I0 (GTP_LUT5)
                                   td                    0.318       6.800 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.264         u_top_sd_rw/ethernet_test/eth_udp_test/_N89443
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/I4 (GTP_LUT5)
                                   td                    0.258       7.522 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.986         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/I4 (GTP_LUT5)
                                   td                    0.185       8.171 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       8.916         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/state_fsm[8:0]_12/I4 (GTP_LUT5)
                                   td                    0.185       9.101 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_fsm[8:0]_12/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       9.706         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/I1 (GTP_LUT5M)
                                   td                    0.365      10.071 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      10.624         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N93/I3 (GTP_LUT4)
                                   td                    0.185      10.809 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/Z (GTP_LUT4)
                                   net (fanout=28)       1.259      12.068         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                  12.068         Logic Levels: 6  
                                                                                   Logic: 1.825ns(28.216%), Route: 4.643ns(71.784%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196    1005.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Recovery time                                          -0.118    1005.432                          

 Data required time                                               1005.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.432                          
 Data arrival time                                                  12.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[10]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       6.482         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [10]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/I0 (GTP_LUT5)
                                   td                    0.318       6.800 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.264         u_top_sd_rw/ethernet_test/eth_udp_test/_N89443
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/I4 (GTP_LUT5)
                                   td                    0.258       7.522 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.986         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/I4 (GTP_LUT5)
                                   td                    0.185       8.171 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       8.916         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/state_fsm[8:0]_12/I4 (GTP_LUT5)
                                   td                    0.185       9.101 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_fsm[8:0]_12/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       9.706         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/I1 (GTP_LUT5M)
                                   td                    0.365      10.071 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      10.624         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N93/I3 (GTP_LUT4)
                                   td                    0.172      10.796 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/Z (GTP_LUT4)
                                   net (fanout=28)       0.745      11.541         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
                                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  11.541         Logic Levels: 6  
                                                                                   Logic: 1.812ns(30.500%), Route: 4.129ns(69.500%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196    1005.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Recovery time                                          -0.542    1005.008                          

 Data required time                                               1005.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.008                          
 Data arrival time                                                  11.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/CLK (GTP_DFF_R)

                                   tco                   0.323       5.923 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/Q (GTP_DFF_R)
                                   net (fanout=11)       0.771       6.694         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N93/I1 (GTP_LUT4)
                                   td                    0.281       6.975 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/Z (GTP_LUT4)
                                   net (fanout=28)       0.745       7.720         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.720         Logic Levels: 1  
                                                                                   Logic: 0.604ns(28.491%), Route: 1.516ns(71.509%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.258       5.342                          

 Data required time                                                  5.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.342                          
 Data arrival time                                                   7.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/CLK (GTP_DFF_R)

                                   tco                   0.323       5.923 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/Q (GTP_DFF_R)
                                   net (fanout=11)       0.771       6.694         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N93/I1 (GTP_LUT4)
                                   td                    0.281       6.975 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/Z (GTP_LUT4)
                                   net (fanout=28)       0.745       7.720         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.720         Logic Levels: 1  
                                                                                   Logic: 0.604ns(28.491%), Route: 1.516ns(71.509%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.258       5.342                          

 Data required time                                                  5.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.342                          
 Data arrival time                                                   7.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/CLK (GTP_DFF_R)
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/C (GTP_DFF_CE)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/CLK (GTP_DFF_R)

                                   tco                   0.323       5.923 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/Q (GTP_DFF_R)
                                   net (fanout=11)       0.771       6.694         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
                                                                                   u_top_sd_rw/ethernet_test/eth_udp_test/N93/I1 (GTP_LUT4)
                                   td                    0.281       6.975 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/Z (GTP_LUT4)
                                   net (fanout=28)       0.745       7.720         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.720         Logic Levels: 1  
                                                                                   Logic: 0.604ns(28.491%), Route: 1.516ns(71.509%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2520)     2.196       5.600         u_top_sd_rw/rgmii_clk
                                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.258       5.342                          

 Data required time                                                  5.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.342                          
 Data arrival time                                                   7.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.378                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235       5.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.281       5.851 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.851         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.851 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      1.806       7.657         N52_0            
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   7.657         Logic Levels: 3  
                                                                                   Logic: 0.845ns(22.184%), Route: 2.964ns(77.816%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429     102.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.848         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     103.848                          
 clock uncertainty                                      -0.150     103.698                          

 Recovery time                                          -0.542     103.156                          

 Data required time                                                103.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.156                          
 Data arrival time                                                   7.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.499                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      0.000       5.204         nt_rstn_out      
                                                                                   N52_0/I (GTP_INV)
                                   td                    0.000       5.204 f       N52_0/Z (GTP_INV)
                                   net (fanout=331)      1.806       7.010         N52_0            
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   7.010         Logic Levels: 2  
                                                                                   Logic: 0.751ns(23.751%), Route: 2.411ns(76.249%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.848                          
 clock uncertainty                                       0.000       3.848                          

 Removal time                                           -0.251       3.597                          

 Data required time                                                  3.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.597                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.413                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       frame_buf/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         frame_buf/wr_buf_4/ddr_rstn_2d
                                                                                   frame_buf/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.848 r       frame_buf/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=8)        1.285       8.133         frame_buf/wr_buf_4/N5_1
                                                                           r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.133         Logic Levels: 1  
                                                                                   Logic: 0.323ns(20.087%), Route: 1.285ns(79.913%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   8.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.024                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       frame_buf/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         frame_buf/wr_buf_4/ddr_rstn_2d
                                                                                   frame_buf/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.848 r       frame_buf/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=8)        1.285       8.133         frame_buf/wr_buf_4/N5_1
                                                                           r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.133         Logic Levels: 1  
                                                                                   Logic: 0.323ns(20.087%), Route: 1.285ns(79.913%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   8.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.024                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       frame_buf/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         frame_buf/wr_buf_4/ddr_rstn_2d
                                                                                   frame_buf/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.848 r       frame_buf/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=8)        1.285       8.133         frame_buf/wr_buf_4/N5_1
                                                                           r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.133         Logic Levels: 1  
                                                                                   Logic: 0.323ns(20.087%), Route: 1.285ns(79.913%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   8.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.024                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       frame_buf/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         frame_buf/wr_buf_4/ddr_rstn_2d
                                                                                   frame_buf/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       frame_buf/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=8)        1.285       8.139         frame_buf/wr_buf_4/N5_1
                                                                           f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.139         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.384%), Route: 1.285ns(79.616%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.667                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       frame_buf/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         frame_buf/wr_buf_4/ddr_rstn_2d
                                                                                   frame_buf/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       frame_buf/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=8)        1.285       8.139         frame_buf/wr_buf_4/N5_1
                                                                           f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.139         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.384%), Route: 1.285ns(79.616%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.667                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       frame_buf/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         frame_buf/wr_buf_4/ddr_rstn_2d
                                                                                   frame_buf/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       frame_buf/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=8)        1.285       8.139         frame_buf/wr_buf_4/N5_1
                                                                           f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.139         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.384%), Route: 1.285ns(79.616%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.667                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876      17.520         vs_in_test2      
                                                                                   N121/I0 (GTP_LUT2)
                                   td                    0.258      17.778 f       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.643      19.421         N121             
                                                                           f       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                                  19.421         Logic Levels: 1  
                                                                                   Logic: 0.587ns(18.899%), Route: 2.519ns(81.101%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -1.063      29.212                          

 Data required time                                                 29.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.212                          
 Data arrival time                                                  19.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.791                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876      17.520         vs_in_test2      
                                                                                   N121/I0 (GTP_LUT2)
                                   td                    0.258      17.778 f       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.643      19.421         N121             
                                                                           f       scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                                  19.421         Logic Levels: 1  
                                                                                   Logic: 0.587ns(18.899%), Route: 2.519ns(81.101%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -1.063      29.212                          

 Data required time                                                 29.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.212                          
 Data arrival time                                                  19.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.791                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTX (GTP_APM_E1)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876      17.520         vs_in_test2      
                                                                                   N121/I0 (GTP_LUT2)
                                   td                    0.258      17.778 f       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.643      19.421         N121             
                                                                           f       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTX (GTP_APM_E1)

 Data arrival time                                                  19.421         Logic Levels: 1  
                                                                                   Logic: 0.587ns(18.899%), Route: 2.519ns(81.101%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -1.050      29.225                          

 Data required time                                                 29.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.225                          
 Data arrival time                                                  19.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.804                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.323      28.538 f       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876      29.414         vs_in_test2      
                                                                                   N121/I0 (GTP_LUT2)
                                   td                    0.250      29.664 r       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.129      30.793         N121             
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                  30.793         Logic Levels: 1  
                                                                                   Logic: 0.573ns(22.227%), Route: 2.005ns(77.773%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Removal time                                           -0.258      30.117                          

 Data required time                                                 30.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.117                          
 Data arrival time                                                  30.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.676                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.323      28.538 f       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876      29.414         vs_in_test2      
                                                                                   N121/I0 (GTP_LUT2)
                                   td                    0.250      29.664 r       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.129      30.793         N121             
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                  30.793         Logic Levels: 1  
                                                                                   Logic: 0.573ns(22.227%), Route: 2.005ns(77.773%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Removal time                                           -0.258      30.117                          

 Data required time                                                 30.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.117                          
 Data arrival time                                                  30.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.676                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.323      28.538 f       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=64)       0.876      29.414         vs_in_test2      
                                                                                   N121/I0 (GTP_LUT2)
                                   td                    0.250      29.664 r       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.129      30.793         N121             
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  30.793         Logic Levels: 1  
                                                                                   Logic: 0.573ns(22.227%), Route: 2.005ns(77.773%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146      30.325         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Removal time                                           -0.258      30.117                          

 Data required time                                                 30.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.117                          
 Data arrival time                                                  30.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.676                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   N121/I1 (GTP_LUT2)
                                   td                    0.185   11407.861 r       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.643   11409.504         N121             
                                                                           r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                               11409.504         Logic Levels: 3  
                                                                                   Logic: 1.049ns(18.547%), Route: 4.607ns(81.453%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos2_pclk                                              0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146   11406.725         pclk_in_test2    
                                                                           r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Recovery time                                          -1.063   11405.612                          

 Data required time                                              11405.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.612                          
 Data arrival time                                               11409.504                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.892                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   N121/I1 (GTP_LUT2)
                                   td                    0.185   11407.861 r       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.643   11409.504         N121             
                                                                           r       scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                               11409.504         Logic Levels: 3  
                                                                                   Logic: 1.049ns(18.547%), Route: 4.607ns(81.453%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos2_pclk                                              0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146   11406.725         pclk_in_test2    
                                                                           r       scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Recovery time                                          -1.063   11405.612                          

 Data required time                                              11405.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.612                          
 Data arrival time                                               11409.504                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.892                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTX (GTP_APM_E1)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   N121/I1 (GTP_LUT2)
                                   td                    0.185   11407.861 r       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.643   11409.504         N121             
                                                                           r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTX (GTP_APM_E1)

 Data arrival time                                               11409.504         Logic Levels: 3  
                                                                                   Logic: 1.049ns(18.547%), Route: 4.607ns(81.453%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos2_pclk                                              0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146   11406.725         pclk_in_test2    
                                                                           r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Recovery time                                          -1.050   11405.625                          

 Data required time                                              11405.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.625                          
 Data arrival time                                               11409.504                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.879                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   N121/I1 (GTP_LUT2)
                                   td                    0.172       7.182 f       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.129       8.311         N121             
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   8.311         Logic Levels: 2  
                                                                                   Logic: 0.923ns(20.681%), Route: 3.540ns(79.319%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Removal time                                           -0.251       6.324                          

 Data required time                                                  6.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.324                          
 Data arrival time                                                   8.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.987                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   N121/I1 (GTP_LUT2)
                                   td                    0.172       7.182 f       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.129       8.311         N121             
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.311         Logic Levels: 2  
                                                                                   Logic: 0.923ns(20.681%), Route: 3.540ns(79.319%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Removal time                                           -0.251       6.324                          

 Data required time                                                  6.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.324                          
 Data arrival time                                                   8.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.987                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   N121/I1 (GTP_LUT2)
                                   td                    0.172       7.182 f       N121/Z (GTP_LUT2)
                                   net (fanout=201)      1.129       8.311         N121             
                                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.311         Logic Levels: 2  
                                                                                   Logic: 0.923ns(20.681%), Route: 3.540ns(79.319%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=406)      3.146       6.525         pclk_in_test2    
                                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Removal time                                           -0.251       6.324                          

 Data required time                                                  6.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.324                          
 Data arrival time                                                   8.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.987                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[13]/CLK (GTP_DFF_E)
Endpoint    : scaler_1/u_calculator/dst_row_ce_10/C (GTP_DFF_CE)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       y_scale_1[13]/CLK (GTP_DFF_E)

                                   tco                   0.329       6.854 r       y_scale_1[13]/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       7.688         y_scale_1[13]    
                                                                                   scaler_1/u_calculator/N147_inv/I0 (GTP_LUT4)
                                   td                    0.290       7.978 f       scaler_1/u_calculator/N147_inv/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       8.736         scaler_1/u_calculator/N147
                                                                                   scaler_1/u_calculator/N56_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.969 f       scaler_1/u_calculator/N56_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.969         scaler_1/u_calculator/N56_1.co [1]
                                                                                   scaler_1/u_calculator/N56_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.999 r       scaler_1/u_calculator/N56_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.999         scaler_1/u_calculator/N56_1.co [2]
                                                                                   scaler_1/u_calculator/N56_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.029 r       scaler_1/u_calculator/N56_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.029         scaler_1/u_calculator/N56_1.co [3]
                                                                                   scaler_1/u_calculator/N56_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.059 r       scaler_1/u_calculator/N56_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.059         scaler_1/u_calculator/N56_1.co [4]
                                                                                   scaler_1/u_calculator/N56_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.089 r       scaler_1/u_calculator/N56_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.089         scaler_1/u_calculator/N56_1.co [5]
                                                                                   scaler_1/u_calculator/N56_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.119 r       scaler_1/u_calculator/N56_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.119         scaler_1/u_calculator/N56_1.co [6]
                                                                                   scaler_1/u_calculator/N56_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.149 r       scaler_1/u_calculator/N56_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.149         scaler_1/u_calculator/N56_1.co [7]
                                                                                   scaler_1/u_calculator/N56_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.179 r       scaler_1/u_calculator/N56_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.179         scaler_1/u_calculator/N56_1.co [8]
                                                                                   scaler_1/u_calculator/N56_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.209 r       scaler_1/u_calculator/N56_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.209         scaler_1/u_calculator/N56_1.co [9]
                                                                                   scaler_1/u_calculator/N56_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.445 r       scaler_1/u_calculator/N56_1.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605      10.050         scaler_1/u_calculator/N57 [10]
                                                                                   scaler_1/u_calculator/N253_inv/I2 (GTP_LUT3)
                                   td                    0.172      10.222 f       scaler_1/u_calculator/N253_inv/Z (GTP_LUT3)
                                   net (fanout=2)        0.464      10.686         scaler_1/u_calculator/N253
                                                                           f       scaler_1/u_calculator/dst_row_ce_10/C (GTP_DFF_CE)

 Data arrival time                                                  10.686         Logic Levels: 12 
                                                                                   Logic: 1.500ns(36.049%), Route: 2.661ns(63.951%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scaler_1/u_calculator/dst_row_ce_10/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.542      29.733                          

 Data required time                                                 29.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.733                          
 Data arrival time                                                  10.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.047                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[13]/CLK (GTP_DFF_E)
Endpoint    : scaler_1/u_calculator/dst_row_sel_10/C (GTP_DFF_CE)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       y_scale_1[13]/CLK (GTP_DFF_E)

                                   tco                   0.329       6.854 r       y_scale_1[13]/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       7.688         y_scale_1[13]    
                                                                                   scaler_1/u_calculator/N147_inv/I0 (GTP_LUT4)
                                   td                    0.290       7.978 f       scaler_1/u_calculator/N147_inv/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       8.736         scaler_1/u_calculator/N147
                                                                                   scaler_1/u_calculator/N56_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.969 f       scaler_1/u_calculator/N56_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.969         scaler_1/u_calculator/N56_1.co [1]
                                                                                   scaler_1/u_calculator/N56_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.999 r       scaler_1/u_calculator/N56_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.999         scaler_1/u_calculator/N56_1.co [2]
                                                                                   scaler_1/u_calculator/N56_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.029 r       scaler_1/u_calculator/N56_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.029         scaler_1/u_calculator/N56_1.co [3]
                                                                                   scaler_1/u_calculator/N56_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.059 r       scaler_1/u_calculator/N56_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.059         scaler_1/u_calculator/N56_1.co [4]
                                                                                   scaler_1/u_calculator/N56_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.089 r       scaler_1/u_calculator/N56_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.089         scaler_1/u_calculator/N56_1.co [5]
                                                                                   scaler_1/u_calculator/N56_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.119 r       scaler_1/u_calculator/N56_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.119         scaler_1/u_calculator/N56_1.co [6]
                                                                                   scaler_1/u_calculator/N56_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.149 r       scaler_1/u_calculator/N56_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.149         scaler_1/u_calculator/N56_1.co [7]
                                                                                   scaler_1/u_calculator/N56_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.179 r       scaler_1/u_calculator/N56_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.179         scaler_1/u_calculator/N56_1.co [8]
                                                                                   scaler_1/u_calculator/N56_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.209 r       scaler_1/u_calculator/N56_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.209         scaler_1/u_calculator/N56_1.co [9]
                                                                                   scaler_1/u_calculator/N56_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.445 r       scaler_1/u_calculator/N56_1.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605      10.050         scaler_1/u_calculator/N57 [10]
                                                                                   scaler_1/u_calculator/N254/I2 (GTP_LUT3)
                                   td                    0.172      10.222 f       scaler_1/u_calculator/N254/Z (GTP_LUT3)
                                   net (fanout=2)        0.464      10.686         scaler_1/u_calculator/N254
                                                                           f       scaler_1/u_calculator/dst_row_sel_10/C (GTP_DFF_CE)

 Data arrival time                                                  10.686         Logic Levels: 12 
                                                                                   Logic: 1.500ns(36.049%), Route: 2.661ns(63.951%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scaler_1/u_calculator/dst_row_sel_10/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.542      29.733                          

 Data required time                                                 29.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.733                          
 Data arrival time                                                  10.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.047                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[13]/CLK (GTP_DFF_E)
Endpoint    : scaler_1/u_calculator/dst_row_ce_9/C (GTP_DFF_CE)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       y_scale_1[13]/CLK (GTP_DFF_E)

                                   tco                   0.329       6.854 r       y_scale_1[13]/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       7.688         y_scale_1[13]    
                                                                                   scaler_1/u_calculator/N147_inv/I0 (GTP_LUT4)
                                   td                    0.290       7.978 f       scaler_1/u_calculator/N147_inv/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       8.736         scaler_1/u_calculator/N147
                                                                                   scaler_1/u_calculator/N56_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.969 f       scaler_1/u_calculator/N56_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.969         scaler_1/u_calculator/N56_1.co [1]
                                                                                   scaler_1/u_calculator/N56_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.999 r       scaler_1/u_calculator/N56_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.999         scaler_1/u_calculator/N56_1.co [2]
                                                                                   scaler_1/u_calculator/N56_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.029 r       scaler_1/u_calculator/N56_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.029         scaler_1/u_calculator/N56_1.co [3]
                                                                                   scaler_1/u_calculator/N56_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.059 r       scaler_1/u_calculator/N56_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.059         scaler_1/u_calculator/N56_1.co [4]
                                                                                   scaler_1/u_calculator/N56_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.089 r       scaler_1/u_calculator/N56_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.089         scaler_1/u_calculator/N56_1.co [5]
                                                                                   scaler_1/u_calculator/N56_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.119 r       scaler_1/u_calculator/N56_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.119         scaler_1/u_calculator/N56_1.co [6]
                                                                                   scaler_1/u_calculator/N56_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.149 r       scaler_1/u_calculator/N56_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.149         scaler_1/u_calculator/N56_1.co [7]
                                                                                   scaler_1/u_calculator/N56_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.179 r       scaler_1/u_calculator/N56_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.179         scaler_1/u_calculator/N56_1.co [8]
                                                                                   scaler_1/u_calculator/N56_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.415 r       scaler_1/u_calculator/N56_1.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605      10.020         scaler_1/u_calculator/N57 [9]
                                                                                   scaler_1/u_calculator/N250_inv/I2 (GTP_LUT3)
                                   td                    0.172      10.192 f       scaler_1/u_calculator/N250_inv/Z (GTP_LUT3)
                                   net (fanout=2)        0.464      10.656         scaler_1/u_calculator/N250
                                                                           f       scaler_1/u_calculator/dst_row_ce_9/C (GTP_DFF_CE)

 Data arrival time                                                  10.656         Logic Levels: 11 
                                                                                   Logic: 1.470ns(35.585%), Route: 2.661ns(64.415%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scaler_1/u_calculator/dst_row_ce_9/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.542      29.733                          

 Data required time                                                 29.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.733                          
 Data arrival time                                                  10.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.077                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       frame_buf/wr_buf_1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       frame_buf/wr_buf_1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         frame_buf/wr_buf_1/ddr_rstn_2d
                                                                                   frame_buf/wr_buf_1/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       frame_buf/wr_buf_1/N5_1/Z (GTP_INV)
                                   net (fanout=8)        1.285       8.139         frame_buf/wr_buf_1/N5_1
                                                                           f       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.139         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.384%), Route: 1.285ns(79.616%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.667                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       frame_buf/wr_buf_1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       frame_buf/wr_buf_1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         frame_buf/wr_buf_1/ddr_rstn_2d
                                                                                   frame_buf/wr_buf_1/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       frame_buf/wr_buf_1/N5_1/Z (GTP_INV)
                                   net (fanout=8)        1.285       8.139         frame_buf/wr_buf_1/N5_1
                                                                           f       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.139         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.384%), Route: 1.285ns(79.616%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.667                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       frame_buf/wr_buf_1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       frame_buf/wr_buf_1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         frame_buf/wr_buf_1/ddr_rstn_2d
                                                                                   frame_buf/wr_buf_1/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       frame_buf/wr_buf_1/N5_1/Z (GTP_INV)
                                   net (fanout=8)        1.285       8.139         frame_buf/wr_buf_1/N5_1
                                                                           f       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.139         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.384%), Route: 1.285ns(79.616%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.667                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124      17.768         vs_in_test       
                                                                                   N53/I0 (GTP_LUT2)
                                   td                    0.258      18.026 f       N53/Z (GTP_LUT2) 
                                   net (fanout=179)      1.618      19.644         N53              
                                                                           f       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                                  19.644         Logic Levels: 1  
                                                                                   Logic: 0.587ns(17.633%), Route: 2.742ns(82.367%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -1.063      29.212                          

 Data required time                                                 29.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.212                          
 Data arrival time                                                  19.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.568                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124      17.768         vs_in_test       
                                                                                   N53/I0 (GTP_LUT2)
                                   td                    0.258      18.026 f       N53/Z (GTP_LUT2) 
                                   net (fanout=179)      1.618      19.644         N53              
                                                                           f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                                  19.644         Logic Levels: 1  
                                                                                   Logic: 0.587ns(17.633%), Route: 2.742ns(82.367%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -1.063      29.212                          

 Data required time                                                 29.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.212                          
 Data arrival time                                                  19.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.568                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTX (GTP_APM_E1)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124      17.768         vs_in_test       
                                                                                   N53/I0 (GTP_LUT2)
                                   td                    0.258      18.026 f       N53/Z (GTP_LUT2) 
                                   net (fanout=179)      1.618      19.644         N53              
                                                                           f       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTX (GTP_APM_E1)

 Data arrival time                                                  19.644         Logic Levels: 1  
                                                                                   Logic: 0.587ns(17.633%), Route: 2.742ns(82.367%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -1.050      29.225                          

 Data required time                                                 29.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.225                          
 Data arrival time                                                  19.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.581                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : scaler_1/u_calculator/col_cnt_ce/C (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.323      28.538 f       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124      29.662         vs_in_test       
                                                                                   scaler_1/u_calculator/N203_inv/I1 (GTP_LUT3)
                                   td                    0.281      29.943 r       scaler_1/u_calculator/N203_inv/Z (GTP_LUT3)
                                   net (fanout=2)        0.464      30.407         scaler_1/u_calculator/N203
                                                                           r       scaler_1/u_calculator/col_cnt_ce/C (GTP_DFF_C)

 Data arrival time                                                  30.407         Logic Levels: 1  
                                                                                   Logic: 0.604ns(27.555%), Route: 1.588ns(72.445%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scaler_1/u_calculator/col_cnt_ce/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Removal time                                           -0.258      30.117                          

 Data required time                                                 30.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.117                          
 Data arrival time                                                  30.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : scaler_1/u_calculator/col_cnt_ce_1/C (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.323      28.538 f       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124      29.662         vs_in_test       
                                                                                   scaler_1/u_calculator/N206_inv/I1 (GTP_LUT3)
                                   td                    0.281      29.943 r       scaler_1/u_calculator/N206_inv/Z (GTP_LUT3)
                                   net (fanout=2)        0.464      30.407         scaler_1/u_calculator/N206
                                                                           r       scaler_1/u_calculator/col_cnt_ce_1/C (GTP_DFF_C)

 Data arrival time                                                  30.407         Logic Levels: 1  
                                                                                   Logic: 0.604ns(27.555%), Route: 1.588ns(72.445%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scaler_1/u_calculator/col_cnt_ce_1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Removal time                                           -0.258      30.117                          

 Data required time                                                 30.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.117                          
 Data arrival time                                                  30.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : scaler_1/u_calculator/col_cnt_ce_2/C (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.323      28.538 f       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=108)      1.124      29.662         vs_in_test       
                                                                                   scaler_1/u_calculator/N209_inv/I1 (GTP_LUT3)
                                   td                    0.281      29.943 r       scaler_1/u_calculator/N209_inv/Z (GTP_LUT3)
                                   net (fanout=2)        0.464      30.407         scaler_1/u_calculator/N209
                                                                           r       scaler_1/u_calculator/col_cnt_ce_2/C (GTP_DFF_C)

 Data arrival time                                                  30.407         Logic Levels: 1  
                                                                                   Logic: 0.604ns(27.555%), Route: 1.588ns(72.445%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146      30.325         pclk_in_test     
                                                                           r       scaler_1/u_calculator/col_cnt_ce_2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Removal time                                           -0.258      30.117                          

 Data required time                                                 30.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.117                          
 Data arrival time                                                  30.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   N53/I1 (GTP_LUT2)
                                   td                    0.185   11407.861 r       N53/Z (GTP_LUT2) 
                                   net (fanout=179)      1.618   11409.479         N53              
                                                                           r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                               11409.479         Logic Levels: 3  
                                                                                   Logic: 1.049ns(18.629%), Route: 4.582ns(81.371%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos1_pclk                                              0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146   11406.725         pclk_in_test     
                                                                           r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Recovery time                                          -1.063   11405.612                          

 Data required time                                              11405.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.612                          
 Data arrival time                                               11409.479                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.867                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   N53/I1 (GTP_LUT2)
                                   td                    0.185   11407.861 r       N53/Z (GTP_LUT2) 
                                   net (fanout=179)      1.618   11409.479         N53              
                                                                           r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/RSTM (GTP_APM_E1)

 Data arrival time                                               11409.479         Logic Levels: 3  
                                                                                   Logic: 1.049ns(18.629%), Route: 4.582ns(81.371%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos1_pclk                                              0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146   11406.725         pclk_in_test     
                                                                           r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Recovery time                                          -1.063   11405.612                          

 Data required time                                              11405.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.612                          
 Data arrival time                                               11409.479                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.867                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTX (GTP_APM_E1)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 sys_clk                                                 0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11400.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429   11402.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   11402.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119   11403.848         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   11404.177 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   11404.782         rstn_1ms[1]      
                                                                                   N521_3/I1 (GTP_LUT3)
                                   td                    0.235   11405.017 f       N521_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553   11405.570         _N86339          
                                                                                   N521_15/I1 (GTP_LUT5)
                                   td                    0.300   11405.870 f       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806   11407.676         nt_rstn_out      
                                                                                   N53/I1 (GTP_LUT2)
                                   td                    0.185   11407.861 r       N53/Z (GTP_LUT2) 
                                   net (fanout=179)      1.618   11409.479         N53              
                                                                           r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/RSTX (GTP_APM_E1)

 Data arrival time                                               11409.479         Logic Levels: 3  
                                                                                   Logic: 1.049ns(18.629%), Route: 4.582ns(81.371%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 cmos1_pclk                                              0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000   11400.200         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11401.411 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398   11402.809         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306   11403.115 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464   11403.579         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000   11403.579 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146   11406.725         pclk_in_test     
                                                                           r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK (GTP_APM_E1)
 clock pessimism                                         0.000   11406.725                          
 clock uncertainty                                      -0.050   11406.675                          

 Recovery time                                          -1.050   11405.625                          

 Data required time                                              11405.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.625                          
 Data arrival time                                               11409.479                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.854                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : scaler_1/u_calculator/col_cnt_ce_4/C (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   scaler_1/u_calculator/N182_inv/I0 (GTP_LUT3)
                                   td                    0.237       7.247 f       scaler_1/u_calculator/N182_inv/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       7.711         scaler_1/u_calculator/N182
                                                                           f       scaler_1/u_calculator/col_cnt_ce_4/C (GTP_DFF_C)

 Data arrival time                                                   7.711         Logic Levels: 2  
                                                                                   Logic: 0.988ns(25.576%), Route: 2.875ns(74.424%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       scaler_1/u_calculator/col_cnt_ce_4/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Removal time                                           -0.251       6.324                          

 Data required time                                                  6.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.324                          
 Data arrival time                                                   7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.387                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : scaler_1/u_calculator/col_cnt_ce_5/C (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   scaler_1/u_calculator/N185_inv/I0 (GTP_LUT3)
                                   td                    0.237       7.247 f       scaler_1/u_calculator/N185_inv/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       7.711         scaler_1/u_calculator/N185
                                                                           f       scaler_1/u_calculator/col_cnt_ce_5/C (GTP_DFF_C)

 Data arrival time                                                   7.711         Logic Levels: 2  
                                                                                   Logic: 0.988ns(25.576%), Route: 2.875ns(74.424%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       scaler_1/u_calculator/col_cnt_ce_5/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Removal time                                           -0.251       6.324                          

 Data required time                                                  6.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.324                          
 Data arrival time                                                   7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.387                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : scaler_1/u_calculator/col_cnt_sel_4/C (GTP_DFF_C)
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  3.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.429       2.640         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.729 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.848         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.171 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.776         rstn_1ms[14]     
                                                                                   N521_15/I2 (GTP_LUT5)
                                   td                    0.428       5.204 r       N521_15/Z (GTP_LUT5)
                                   net (fanout=113)      1.806       7.010         nt_rstn_out      
                                                                                   scaler_1/u_calculator/N183/I0 (GTP_LUT3)
                                   td                    0.237       7.247 f       scaler_1/u_calculator/N183/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       7.711         scaler_1/u_calculator/N183
                                                                           f       scaler_1/u_calculator/col_cnt_sel_4/C (GTP_DFF_C)

 Data arrival time                                                   7.711         Logic Levels: 2  
                                                                                   Logic: 0.988ns(25.576%), Route: 2.875ns(74.424%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=428)      3.146       6.525         pclk_in_test     
                                                                           r       scaler_1/u_calculator/col_cnt_sel_4/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.050       6.575                          

 Removal time                                           -0.251       6.324                          

 Data required time                                                  6.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.324                          
 Data arrival time                                                   7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.387                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[1]/CLK (GTP_DFF_CE)
Endpoint    : b_out[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_key_config/v_num_reg[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_key_config/v_num_reg[1]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.758       7.998         TARGET_V_NUM_reg[1]
                                                                                   N305_0.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.293       8.291 f       N305_0.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.291         N305_0.co [2]    
                                                                                   N305_0.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.321 r       N305_0.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.321         N305_0.co [3]    
                                                                                   N305_0.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.351 r       N305_0.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.351         N305_0.co [4]    
                                                                                   N305_0.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.381 r       N305_0.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.381         N305_0.co [5]    
                                                                                   N305_0.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.411 r       N305_0.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.411         N305_0.co [6]    
                                                                                   N305_0.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.441 r       N305_0.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.441         N305_0.co [7]    
                                                                                   N305_0.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.471 r       N305_0.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.471         N305_0.co [8]    
                                                                                   N305_0.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.501 r       N305_0.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.501         N305_0.co [9]    
                                                                                   N305_0.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.531 r       N305_0.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.531         N305_0.co [10]   
                                                                                   N305_0.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.767 r       N305_0.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       9.320         N305[11]         
                                                                                   N306.lt_5/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.553 f       N306.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.553         N306.co [10]     
                                                                                   N306.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.789 r       N306.lt_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.253         N306             
                                                                                   N316_1/I0 (GTP_LUT2)
                                   td                    0.185      10.438 r       N316_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      10.902         _N65390          
                                                                                   N316_0/I3 (GTP_LUT5)
                                   td                    0.185      11.087 r       N316_0/Z (GTP_LUT5)
                                   net (fanout=24)       0.870      11.957         N316             
                                                                                   N321_9[16]/I4 (GTP_LUT5)
                                   td                    0.172      12.129 f       N321_9[16]/Z (GTP_LUT5)
                                   net (fanout=1)        1.091      13.220         nt_b_out[0]      
                                                                                   b_out_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803      16.023 f       b_out_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      16.023         b_out[0]         
 b_out[0]                                                                  f       b_out[0] (port)  

 Data arrival time                                                  16.023         Logic Levels: 16 
                                                                                   Logic: 4.912ns(53.907%), Route: 4.200ns(46.093%)
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[1]/CLK (GTP_DFF_CE)
Endpoint    : b_out[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_key_config/v_num_reg[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_key_config/v_num_reg[1]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.758       7.998         TARGET_V_NUM_reg[1]
                                                                                   N305_0.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.293       8.291 f       N305_0.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.291         N305_0.co [2]    
                                                                                   N305_0.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.321 r       N305_0.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.321         N305_0.co [3]    
                                                                                   N305_0.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.351 r       N305_0.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.351         N305_0.co [4]    
                                                                                   N305_0.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.381 r       N305_0.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.381         N305_0.co [5]    
                                                                                   N305_0.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.411 r       N305_0.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.411         N305_0.co [6]    
                                                                                   N305_0.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.441 r       N305_0.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.441         N305_0.co [7]    
                                                                                   N305_0.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.471 r       N305_0.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.471         N305_0.co [8]    
                                                                                   N305_0.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.501 r       N305_0.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.501         N305_0.co [9]    
                                                                                   N305_0.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.531 r       N305_0.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.531         N305_0.co [10]   
                                                                                   N305_0.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.767 r       N305_0.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       9.320         N305[11]         
                                                                                   N306.lt_5/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.553 f       N306.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.553         N306.co [10]     
                                                                                   N306.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.789 r       N306.lt_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.253         N306             
                                                                                   N316_1/I0 (GTP_LUT2)
                                   td                    0.185      10.438 r       N316_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      10.902         _N65390          
                                                                                   N316_0/I3 (GTP_LUT5)
                                   td                    0.185      11.087 r       N316_0/Z (GTP_LUT5)
                                   net (fanout=24)       0.870      11.957         N316             
                                                                                   N321_9[17]/I4 (GTP_LUT5)
                                   td                    0.172      12.129 f       N321_9[17]/Z (GTP_LUT5)
                                   net (fanout=1)        1.091      13.220         nt_b_out[1]      
                                                                                   b_out_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803      16.023 f       b_out_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      16.023         b_out[1]         
 b_out[1]                                                                  f       b_out[1] (port)  

 Data arrival time                                                  16.023         Logic Levels: 16 
                                                                                   Logic: 4.912ns(53.907%), Route: 4.200ns(46.093%)
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[1]/CLK (GTP_DFF_CE)
Endpoint    : b_out[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5731)     3.146       6.911         core_clk         
                                                                           r       u_key_config/v_num_reg[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_key_config/v_num_reg[1]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.758       7.998         TARGET_V_NUM_reg[1]
                                                                                   N305_0.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.293       8.291 f       N305_0.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.291         N305_0.co [2]    
                                                                                   N305_0.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.321 r       N305_0.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.321         N305_0.co [3]    
                                                                                   N305_0.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.351 r       N305_0.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.351         N305_0.co [4]    
                                                                                   N305_0.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.381 r       N305_0.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.381         N305_0.co [5]    
                                                                                   N305_0.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.411 r       N305_0.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.411         N305_0.co [6]    
                                                                                   N305_0.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.441 r       N305_0.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.441         N305_0.co [7]    
                                                                                   N305_0.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.471 r       N305_0.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.471         N305_0.co [8]    
                                                                                   N305_0.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.501 r       N305_0.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.501         N305_0.co [9]    
                                                                                   N305_0.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.531 r       N305_0.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.531         N305_0.co [10]   
                                                                                   N305_0.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.767 r       N305_0.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       9.320         N305[11]         
                                                                                   N306.lt_5/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.553 f       N306.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.553         N306.co [10]     
                                                                                   N306.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.789 r       N306.lt_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.253         N306             
                                                                                   N316_1/I0 (GTP_LUT2)
                                   td                    0.185      10.438 r       N316_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      10.902         _N65390          
                                                                                   N316_0/I3 (GTP_LUT5)
                                   td                    0.185      11.087 r       N316_0/Z (GTP_LUT5)
                                   net (fanout=24)       0.870      11.957         N316             
                                                                                   N321_9[18]/I4 (GTP_LUT5)
                                   td                    0.172      12.129 f       N321_9[18]/Z (GTP_LUT5)
                                   net (fanout=1)        1.091      13.220         nt_b_out[2]      
                                                                                   b_out_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803      16.023 f       b_out_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      16.023         b_out[2]         
 b_out[2]                                                                  f       b_out[2] (port)  

 Data arrival time                                                  16.023         Logic Levels: 16 
                                                                                   Logic: 4.912ns(53.907%), Route: 4.200ns(46.093%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[0] (port)
Endpoint    : cmos1_d_d0[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[0]                                           0.000       0.000 r       cmos1_data[0] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[0]    
                                                                                   cmos1_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[0] 
                                                                           r       cmos1_d_d0[0]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[1] (port)
Endpoint    : cmos1_d_d0[1]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[1]                                           0.000       0.000 r       cmos1_data[1] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[1]    
                                                                                   cmos1_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[1] 
                                                                           r       cmos1_d_d0[1]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[2] (port)
Endpoint    : cmos1_d_d0[2]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[2]                                           0.000       0.000 r       cmos1_data[2] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[2]    
                                                                                   cmos1_data_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[2] 
                                                                           r       cmos1_d_d0[2]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          power_on_delay_inst/camera_pwnd_reg/CLK
 9.380       10.000          0.620           Low Pulse Width                           power_on_delay_inst/camera_pwnd_reg/CLK
 9.380       10.000          0.620           High Pulse Width                          power_on_delay_inst/camera_rstn_reg/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.612       6.750           1.138           High Pulse Width                          N592/CLK     
 5.612       6.750           1.138           Low Pulse Width                           N592/CLK     
 5.612       6.750           1.138           Low Pulse Width                           scaler_2/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK
====================================================================================================

{coms1_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[1]/CLK
====================================================================================================

{coms2_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos2_8_16bit/cnt[1]/CLK
====================================================================================================

{sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.862       10.000          1.138           High Pulse Width                          u_top_sd_rw/u_data_gen/N37996/CLK
 8.862       10.000          1.138           Low Pulse Width                           u_top_sd_rw/u_data_gen/N37996/CLK
 9.102       10.000          0.898           Low Pulse Width                           u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
====================================================================================================

{sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[1]/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width                          u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK
 498.100     500.000         1.900           Low Pulse Width                           u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/WCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           Low Pulse Width                           coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k_cnt[0]/CLK
====================================================================================================

{coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.762      11.900          1.138           High Pulse Width                          scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK
 10.762      11.900          1.138           Low Pulse Width                           scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK
 10.762      11.900          1.138           High Pulse Width                          scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/CLK
====================================================================================================

{coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.762      11.900          1.138           High Pulse Width                          scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK
 10.762      11.900          1.138           Low Pulse Width                           scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/CLK
 10.762      11.900          1.138           High Pulse Width                          scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                     
+-------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/user/Desktop/end_test/full_screen/compile/hdmi_ddr_ov5640_top_comp.adf               
|            | C:/Users/user/Desktop/end_test/full_screen/source/hdmi_ddr_ov5640_top.fdc                     
| Output     | C:/Users/user/Desktop/end_test/full_screen/synthesize/hdmi_ddr_ov5640_top_syn.adf             
|            | C:/Users/user/Desktop/end_test/full_screen/synthesize/hdmi_ddr_ov5640_top_syn.vm              
|            | C:/Users/user/Desktop/end_test/full_screen/synthesize/hdmi_ddr_ov5640_top_controlsets.txt     
|            | C:/Users/user/Desktop/end_test/full_screen/synthesize/snr.db                                  
|            | C:/Users/user/Desktop/end_test/full_screen/synthesize/hdmi_ddr_ov5640_top.snr                 
+-------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 579 MB
Total CPU  time to synthesize completion : 0h:0m:57s
Process Total CPU  time to synthesize completion : 0h:0m:57s
Total real time to synthesize completion : 0h:1m:1s
