# SPDX-License-Identifier: (GPL-2.0 or BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/nvmem/nxp,s32cc-siul2-nvmem.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: NXP S32CC SIUL2 NVMEM driver

maintainers:
  - Catalin Udma <catalin-dan.udma@nxp.com>

description: |
  The drivers provides a unique interface to access non volatile SoC
  information from SIUL2 module, for example SoC Revision

allOf:
  - $ref: "nvmem.yaml#"

properties:
  compatible:
    description: |-
      Each compatible string provides an interface for
      SIUL2_0 or SIUL2_1 module.
      const: nxp,s32cc-siul2_0-nvmem
      const: nxp,s32g2-siul2_0-nvmem
      const: nxp,s32cc-siul2_1-nvmem

  reg:
    description:
      Address and Size of the SIUL2 MCU ID Registers (MIDR1 & MIDR2).
    maxItems: 1

  '#address-cells':
    const: 1

  '#size-cells':
    const: 1

required:
  - compatible
  - reg
  - '#address-cells'
  - '#size-cells'

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/nvmem/s32cc-siul2-nvmem.h>

    nvram: nvram@4009C000 {
      compatible = "nxp,s32cc-siul2_0-nvmem";
      reg = <0x0 10>;
      #address-cells = <1>;
      #size-cells = <1>;
      status = "okay";
      soc_major: soc_major@0 {
        reg = <SOC_MAJOR_OFFSET NVRAM_CELL_SIZE>;
      };
      soc_minor: soc_minor@1 {
        reg = <SOC_MINOR_OFFSET NVRAM_CELL_SIZE>;
      };
      pcie_dev_id: pcie_dev_id@2 {
        reg = <PCIE_DEV_ID_OFFSET NVRAM_CELL_SIZE>;
      };
    };
