State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	00000000000000000011111010000011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	11101
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	12
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	12
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	12
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	00000000000000000011111010000011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	1
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	11101
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	2
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	8
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	11
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	12
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	13
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	14
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	15
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	16
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	17
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	18
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	19
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	20
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	21
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	22
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	23
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	24
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	25
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	26
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	27
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	28
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	29
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	30
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	31
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	32
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	33
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	34
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	35
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	36
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	37
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	38
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	39
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	40
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	41
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	42
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	43
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	44
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	45
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	46
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	47
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	48
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	49
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	50
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	51
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	52
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	53
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	54
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	55
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	56
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	57
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	58
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	59
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	60
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	61
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	62
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	63
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	64
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	65
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	66
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	67
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	68
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	69
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	70
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	71
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	72
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	73
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	74
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	75
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	76
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	77
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	78
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	79
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	80
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	81
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	82
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	83
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	84
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	85
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	86
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	87
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	88
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	89
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	90
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	91
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	92
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	93
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	94
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	95
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	96
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	97
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	98
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	99
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	100
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	101
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	102
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	103
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	104
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	105
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	106
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	107
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	108
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	109
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	110
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	111
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	112
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	113
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	114
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	115
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	116
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	117
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	118
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	119
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	120
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	121
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	122
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	123
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	124
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	125
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	126
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	127
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	128
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	129
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	130
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	131
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	132
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	133
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	134
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	135
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	136
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	137
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	138
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	139
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	140
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	141
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	142
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	143
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	144
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	145
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	146
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	147
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	148
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	149
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	150
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	151
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	152
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	153
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	154
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	155
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	156
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	157
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	158
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	159
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	160
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	161
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	162
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	163
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	164
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	165
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	166
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	167
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	168
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	169
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	170
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	171
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	172
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	173
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	174
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	175
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	176
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	177
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	178
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	179
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	180
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	181
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	182
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	183
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	184
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	185
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	186
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	187
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	188
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	189
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	190
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	191
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	192
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	193
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	194
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	195
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	196
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	197
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	198
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	199
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	200
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	201
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	202
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	203
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	204
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	205
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	206
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	207
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	208
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	209
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	210
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	211
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	212
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	213
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	214
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	215
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	216
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	217
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	218
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	219
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	220
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	221
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	222
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	223
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	224
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	225
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	226
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	227
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	228
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	229
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	230
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	231
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	232
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	233
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	234
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	235
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	236
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	237
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	238
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	239
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	240
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	241
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	242
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	243
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	244
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	245
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	246
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	247
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	248
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	249
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	250
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	251
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	252
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	253
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	254
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	255
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	256
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	257
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	258
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	259
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	260
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	261
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	262
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	263
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	264
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	265
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	266
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	267
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	268
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	269
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	270
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	271
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	272
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	273
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	274
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	275
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	276
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	277
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	278
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	279
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	280
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	281
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	282
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	283
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	284
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	285
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	286
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	287
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	288
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	289
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	290
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	291
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	292
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	293
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	294
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	295
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	296
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	297
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	298
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	299
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	300
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	301
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	302
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	303
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	304
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	305
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	306
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	307
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	308
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	309
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	310
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	311
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	312
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	313
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	314
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	315
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	316
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	317
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	318
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	319
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	320
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	321
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	322
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	323
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	324
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	325
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	326
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	327
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	328
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	329
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	330
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	331
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	332
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	333
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	334
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	335
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	336
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	337
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	338
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	339
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	340
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	341
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	342
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	343
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	344
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	345
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	346
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	347
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	348
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	349
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	350
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	351
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	352
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	353
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	354
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	355
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	356
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	357
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	358
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	359
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	360
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	361
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	362
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	363
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	364
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	365
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	366
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	367
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	368
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	369
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	370
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	371
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	372
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	373
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	374
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	375
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	376
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	377
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	378
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	379
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	380
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	381
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	382
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	383
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	384
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	385
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	386
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	387
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	388
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	389
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	390
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	391
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	392
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	393
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	394
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	395
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	396
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	397
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	398
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	399
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	400
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	401
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	402
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	403
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	404
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	405
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	406
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	407
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	408
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	409
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	410
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	411
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	412
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	413
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	414
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	415
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	416
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	417
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	418
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	419
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	420
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	421
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	422
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	423
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	424
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	425
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	426
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	427
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	428
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	429
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	430
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	431
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	432
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	433
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	434
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	435
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	436
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	437
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	438
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	439
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	440
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	441
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	442
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	443
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	444
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	445
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	446
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	447
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	448
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	449
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	450
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	451
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	452
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	453
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	454
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	455
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	456
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	457
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	458
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	459
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	460
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	461
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	462
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	463
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	464
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	465
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	466
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	467
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	468
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	469
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	470
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	471
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	472
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	473
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	474
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	475
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	476
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	477
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	478
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	479
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	480
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	481
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	482
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	483
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	484
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	485
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	486
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	487
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	488
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	489
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	490
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	491
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	492
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	493
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	494
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	495
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	496
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	497
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	498
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	499
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	500
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	501
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	502
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	503
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	504
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	505
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	506
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	507
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	508
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	509
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	510
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	511
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	512
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	513
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	514
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	515
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	516
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	517
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	518
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	519
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	520
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	521
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	522
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	523
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	524
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	525
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	526
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	527
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	528
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	529
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	530
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	531
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	532
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	533
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	534
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	535
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	536
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	537
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	538
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	539
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	540
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	541
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	542
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	543
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	544
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	545
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	546
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	547
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	548
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	549
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	550
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	551
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	552
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	553
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	554
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	555
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	556
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	557
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	558
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	559
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	560
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	561
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	562
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	563
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	564
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	565
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	566
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	567
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	568
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	569
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	570
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	571
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	572
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	573
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	574
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	575
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	576
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	577
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	578
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	579
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	580
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	581
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	582
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	583
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	584
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	585
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	586
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	587
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	588
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	589
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	590
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	591
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	592
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	593
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	594
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	595
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	596
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	597
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	598
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	599
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	600
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	601
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	602
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	603
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	604
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	605
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	606
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	607
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	608
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	609
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	610
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	611
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	612
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	613
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	614
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	615
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	616
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	617
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	618
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	619
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	620
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	621
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	622
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	623
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	624
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	625
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	626
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	627
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	628
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	629
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	630
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	631
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	632
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	633
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	634
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	635
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	636
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	637
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	638
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	639
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	640
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	641
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	642
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	643
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	644
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	645
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	646
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	647
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	648
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	649
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	650
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	651
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	652
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	653
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	654
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	655
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	656
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	657
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	658
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	659
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	660
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	661
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	662
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	663
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	664
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	665
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	666
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	667
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	668
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	669
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	670
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	671
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	672
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	673
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	674
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	675
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	676
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	677
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	678
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	679
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	680
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	681
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	682
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	683
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	684
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	685
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	686
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	687
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	688
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	689
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	690
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	691
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	692
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	693
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	694
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	695
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	696
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	697
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	698
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	699
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	700
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	701
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	702
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	703
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	704
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	705
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	706
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	707
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	708
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	709
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	710
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	711
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	712
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	713
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	714
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	715
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	716
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	717
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	718
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	719
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	720
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	721
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	722
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	723
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	724
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	725
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	726
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	727
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	728
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	729
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	730
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	731
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	732
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	733
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	734
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	735
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	736
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	737
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	738
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	739
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	740
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	741
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	742
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	743
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	744
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	745
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	746
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	747
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	748
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	749
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	750
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	751
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	752
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	753
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	754
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	755
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	756
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	757
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	758
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	759
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	760
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	761
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	762
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	763
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	764
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	765
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	766
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	767
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	768
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	769
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	770
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	771
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	772
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	773
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	774
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	775
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	776
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	777
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	778
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	779
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	780
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	781
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	782
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	783
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	784
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	785
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	786
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	787
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	788
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	789
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	790
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	791
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	792
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	793
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	794
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	795
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	796
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	797
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	798
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	799
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	800
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	801
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	802
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	803
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	804
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	805
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	806
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	807
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	808
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	809
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	810
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	811
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	812
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	813
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	814
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	815
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	816
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	817
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	818
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	819
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	820
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	821
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	822
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	823
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	824
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	825
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	826
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	827
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	828
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	829
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	830
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	831
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	832
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	833
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	834
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	835
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	836
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	837
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	838
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	839
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	840
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	841
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	842
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	843
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	844
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	845
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	846
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	847
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	848
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	849
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	850
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	851
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	852
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	853
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	854
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	855
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	856
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	857
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	858
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	859
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	860
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	861
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	862
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	863
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	864
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	865
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	866
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	867
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	868
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	869
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	870
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	871
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	872
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	873
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	874
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	875
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	876
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	877
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	878
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	879
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	880
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	881
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	882
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	883
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	884
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	885
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	886
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	887
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	888
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	889
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	890
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	891
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	892
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	893
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	894
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	895
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	896
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	897
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	898
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	899
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	900
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	901
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	902
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	903
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	904
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	905
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	906
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	907
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	908
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	909
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	910
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	911
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	912
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	913
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	914
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	915
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	916
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	917
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	918
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	919
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	920
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	921
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	922
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	923
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	924
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	925
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	926
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	927
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	928
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	929
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	930
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	931
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	932
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	933
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	934
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	935
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	936
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	937
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	938
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	939
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	940
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	941
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	942
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	943
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	944
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	945
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	946
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	947
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	948
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	949
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	950
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	951
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	952
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	953
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	954
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	955
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	956
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	957
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	958
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	959
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	960
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	961
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	962
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	963
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	964
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	965
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	966
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	967
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	968
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	969
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	970
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	971
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	972
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	973
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	974
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	975
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	976
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	977
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	978
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	979
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	980
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	981
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	982
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	983
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	984
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	985
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	986
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	987
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	988
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	989
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	990
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	991
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	992
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	993
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	994
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	995
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	996
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	997
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	998
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	999
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1000
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1001
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1002
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1003
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1004
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1005
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1006
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1007
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1008
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1009
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1010
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1011
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1012
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1013
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1014
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1015
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1016
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1017
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1018
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1019
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1020
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1021
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1022
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1023
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1024
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1025
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1026
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1027
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1028
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1029
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1030
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1031
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1032
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1033
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1034
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1035
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1036
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1037
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1038
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1039
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1040
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1041
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1042
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1043
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1044
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1045
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1046
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1047
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1048
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1049
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1050
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1051
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1052
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1053
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1054
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1055
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1056
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1057
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1058
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1059
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1060
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1061
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1062
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1063
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1064
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1065
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1066
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1067
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1068
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1069
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1070
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1071
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1072
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1073
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1074
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1075
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1076
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1077
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1078
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1079
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1080
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1081
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1082
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1083
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1084
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1085
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1086
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1087
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1088
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1089
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1090
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1091
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1092
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1093
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1094
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1095
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1096
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1097
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1098
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1099
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1100
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1101
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1102
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1103
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1104
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1105
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1106
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1107
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1108
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1109
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1110
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1111
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1112
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1113
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1114
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1115
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1116
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1117
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1118
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1119
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1120
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1121
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1122
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1123
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1124
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1125
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1126
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1127
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1128
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1129
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1130
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1131
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1132
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1133
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1134
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1135
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1136
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1137
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1138
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1139
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1140
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1141
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1142
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1143
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1144
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1145
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1146
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1147
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1148
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1149
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1150
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1151
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1152
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1153
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1154
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1155
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1156
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1157
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1158
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1159
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1160
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1161
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1162
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1163
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1164
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1165
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1166
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1167
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1168
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1169
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1170
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1171
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1172
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1173
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1174
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1175
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1176
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1177
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1178
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1179
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1180
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1181
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1182
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1183
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1184
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1185
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1186
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1187
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1188
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1189
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1190
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1191
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1192
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1193
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1194
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1195
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1196
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1197
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1198
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1199
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1200
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1201
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1202
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1203
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1204
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1205
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1206
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1207
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1208
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1209
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1210
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1211
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1212
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1213
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1214
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1215
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1216
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1217
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1218
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1219
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1220
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1221
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1222
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1223
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1224
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1225
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1226
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1227
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1228
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1229
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1230
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1231
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1232
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1233
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1234
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1235
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1236
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1237
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1238
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1239
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1240
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1241
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1242
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1243
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1244
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1245
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1246
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1247
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1248
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1249
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1250
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1251
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1252
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1253
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1254
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1255
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1256
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1257
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1258
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1259
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1260
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1261
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1262
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1263
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1264
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1265
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1266
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1267
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1268
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1269
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1270
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1271
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1272
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1273
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1274
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1275
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1276
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1277
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1278
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1279
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1280
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1281
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1282
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1283
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1284
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1285
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1286
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1287
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1288
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1289
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1290
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1291
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1292
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1293
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1294
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1295
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1296
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1297
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1298
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1299
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1300
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1301
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1302
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1303
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1304
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1305
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1306
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1307
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1308
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1309
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1310
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1311
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1312
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1313
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1314
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1315
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1316
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1317
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1318
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1319
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1320
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1321
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1322
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1323
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1324
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1325
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1326
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1327
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1328
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1329
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1330
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1331
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1332
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1333
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1334
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1335
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	1336
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	00000000000000000011111010000011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	1
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	11101
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	2
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	8
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	11
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	12
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	13
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	14
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	15
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	16
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	17
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	18
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	19
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	20
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	21
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	22
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	23
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	24
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	25
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	26
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	27
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	28
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	29
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	30
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	31
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	32
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	33
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	34
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	35
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	36
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	37
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	38
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	39
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	40
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	41
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	42
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	43
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	44
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	45
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	46
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	47
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	48
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	49
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	50
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	51
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	52
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	53
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	54
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	55
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	56
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	57
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	58
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	59
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	60
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	61
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	62
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	63
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	64
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	65
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	66
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	67
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	68
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	69
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	70
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	71
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	72
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	73
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	74
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	75
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	76
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	77
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	78
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	79
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	80
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	81
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	82
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	83
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	84
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	85
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	86
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	87
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	88
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	89
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	90
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	91
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	92
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	93
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	94
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	95
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	96
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	97
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	98
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	99
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	100
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	101
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	102
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	103
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	104
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	105
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	106
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	107
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	108
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	109
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	110
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	111
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	112
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	113
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	114
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	115
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	116
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	117
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	118
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	119
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	120
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	121
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	122
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	123
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	124
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	125
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	126
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	127
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	128
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	129
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	130
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	131
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	132
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	133
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	134
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	135
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	136
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	137
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	138
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	139
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	140
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	141
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	142
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	143
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	144
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	145
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	146
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	147
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	148
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	149
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	150
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	151
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	152
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	153
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	154
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	155
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	156
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	157
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	158
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	159
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	160
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	161
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	162
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	163
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	164
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	165
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	166
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	167
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	168
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	169
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	170
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	171
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	172
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	173
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	174
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	175
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	176
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	177
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	178
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	179
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	180
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	181
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	182
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	183
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	184
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	185
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	186
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	187
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	188
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	189
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	190
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	191
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	192
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	193
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	194
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	195
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	196
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	197
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	198
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	199
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	200
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	201
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	202
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	203
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	204
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	205
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	206
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	207
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	208
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	209
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	210
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	211
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	212
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	213
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	214
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	215
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	216
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	217
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	218
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	219
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	220
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	221
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	222
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	223
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	224
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	225
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	226
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	227
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	228
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	229
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	230
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	231
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	232
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	233
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	234
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	235
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	236
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	237
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	238
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	239
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	240
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	241
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	242
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	243
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	244
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	245
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	246
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	247
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	248
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	249
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	250
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	251
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	252
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	253
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	254
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	255
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	256
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	257
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	258
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	259
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	260
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	261
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	262
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	263
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	264
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	265
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	266
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	267
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	268
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	269
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	270
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	271
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	272
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	273
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	274
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	275
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	276
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	277
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	278
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	279
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	280
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	281
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	282
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	283
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	284
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	285
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	286
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	287
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	288
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	289
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	290
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	291
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	292
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	293
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	294
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	295
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	296
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	297
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	298
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	299
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	300
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	301
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	302
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	303
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	304
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	305
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	306
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	307
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	308
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	309
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	310
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	311
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	312
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	313
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	314
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	315
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	316
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	317
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	318
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	319
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	320
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	321
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	322
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	323
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	324
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	325
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	326
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	327
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	328
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	329
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	330
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	331
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	332
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	333
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	334
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	335
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	336
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	337
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	338
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	339
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	340
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	341
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	342
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	343
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	344
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	345
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	346
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	347
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	348
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	349
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	350
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	351
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	352
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	353
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	354
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	355
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	356
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	357
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	358
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	359
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	360
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	361
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	362
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	363
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	364
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	365
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	366
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	367
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	368
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	369
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	370
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	371
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	372
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	373
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	374
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	375
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	376
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	377
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	378
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	379
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	380
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	381
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	382
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	383
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	384
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	385
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	386
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	387
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	388
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	389
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	390
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	391
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	392
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	393
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	394
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	395
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	396
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	397
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	398
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	399
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	400
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	401
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	402
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	403
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	404
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	405
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	406
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	407
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	408
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	409
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	410
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	411
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	412
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	413
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	414
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	415
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	416
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	417
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	418
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	419
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	420
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	421
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	422
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	423
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	424
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	425
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	426
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	427
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	428
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	429
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	430
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	431
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	432
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	433
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	434
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	435
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	436
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	437
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	438
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	439
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	440
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	441
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	442
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	443
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	444
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	445
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	446
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	447
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	448
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	449
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	450
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	451
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	452
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	453
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	454
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	455
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	456
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	457
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	458
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	459
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	460
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	461
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	462
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	463
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	464
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	465
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	466
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	467
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	468
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	469
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	470
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	471
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	472
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	473
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	474
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	475
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	476
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	477
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	478
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	479
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	480
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	481
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	482
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	483
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	484
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	485
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	486
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	487
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	488
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	489
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	490
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	491
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	492
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	493
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	494
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	495
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	496
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	497
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	498
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	499
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	500
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	501
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	502
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	503
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	504
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	505
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	506
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	507
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	508
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	509
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	510
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	511
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	512
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	513
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	514
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	515
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	516
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	517
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	518
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	519
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	520
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	521
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	522
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	523
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	524
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	525
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	526
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	527
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	528
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	529
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	530
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	531
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	532
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	533
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	534
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	535
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	536
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	537
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	538
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	539
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	540
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	541
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	542
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	543
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	544
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	545
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	546
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	547
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	548
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	549
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	550
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	551
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	552
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	553
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	554
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	555
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	556
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	557
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	558
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	559
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	560
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	561
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	562
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	563
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	564
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	565
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	566
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	567
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	568
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	569
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	570
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	571
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	572
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	573
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	574
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	575
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	576
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	577
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	578
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	579
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	580
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	581
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	582
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	583
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	584
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	585
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	586
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	587
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	588
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	589
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	590
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	591
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	592
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	593
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	594
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	595
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	596
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	597
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	598
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	599
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	600
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	601
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	602
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	603
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	604
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	605
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	606
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	607
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	608
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	609
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	610
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	611
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	612
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	613
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	614
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	615
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	616
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	617
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	618
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	619
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	620
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	621
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	622
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	623
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	624
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	625
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	626
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	627
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	628
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	629
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	630
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	631
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	632
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	633
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	634
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	635
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	636
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	637
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	638
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	639
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	640
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	641
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	642
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	643
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	644
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	645
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	646
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	647
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	648
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	649
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	650
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	651
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	652
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	653
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	654
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	655
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	656
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	657
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	658
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	659
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	660
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	661
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	662
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	663
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	664
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	665
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	666
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	667
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	668
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	669
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	670
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	671
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	672
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	673
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	674
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	675
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	676
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	677
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	678
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	679
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	680
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	681
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	682
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	683
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	684
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	685
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	686
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	687
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	688
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	689
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	690
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	691
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	692
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	693
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	694
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	695
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	696
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	697
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	698
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	699
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	700
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	701
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	702
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	703
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	704
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	705
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	706
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	707
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	708
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	709
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	710
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	711
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	712
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	713
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	714
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	715
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	716
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	717
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	718
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	719
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	720
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	721
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	722
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	723
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	724
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	725
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	726
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	727
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	728
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	729
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	730
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	731
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	732
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	733
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	734
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	735
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	736
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	737
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	738
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	739
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	740
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	741
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	742
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	743
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	744
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	745
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	746
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	747
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	748
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	749
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	750
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	751
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	752
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	753
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	754
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	755
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	756
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	757
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	758
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	759
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	760
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	761
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	762
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	763
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	764
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	765
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	766
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	767
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	768
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	769
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	770
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	771
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	772
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	773
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	774
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	775
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	776
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	777
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	778
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	779
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	780
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	781
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	782
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	783
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	784
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	785
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	786
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	787
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	788
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	789
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	790
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	791
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	792
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	793
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	794
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	795
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	796
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	797
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	798
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	799
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	800
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	801
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	802
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	803
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	804
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	805
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	806
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	807
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	808
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	809
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	810
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	811
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	812
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	813
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	814
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	815
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	816
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	817
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	818
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	819
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	820
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	821
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	822
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	823
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	824
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	825
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	826
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	827
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	828
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	829
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	830
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	831
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	832
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	833
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	834
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	835
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	836
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	837
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	838
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	839
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	840
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	841
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	842
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	843
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	844
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	845
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	846
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	847
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	848
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	849
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	850
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	851
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	852
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	853
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	854
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	855
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	856
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	857
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	858
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	859
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	860
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	861
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	862
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	863
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	864
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	865
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	866
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	867
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	868
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	869
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	870
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	871
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	872
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	873
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	874
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	875
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	876
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	877
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	878
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	879
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	880
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	881
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	882
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	883
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	884
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	885
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	886
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	887
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	00000000000000000011111010000011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	1
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	11101
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	2
IF.PC:	8
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	12
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	12
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	12
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	12
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	00000000000000000011111010000011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	1
IF.PC:	4
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	11101
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	2
IF.PC:	8
IF.nop:	0
ID.Instr:	00000001110111101000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	12
IF.nop:	0
ID.Instr:	00000001110111100000111000110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	16
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000010
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11100
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	16
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000010
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11100
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11100
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000010
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	16
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000010
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11100
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11100
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	11100
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	16
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000010
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11100
EX.Rt:	11101
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	11100
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	11100
WB.Rt:	11101
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	1
