

================================================================
== Synthesis Summary Report of 'ImgSharpeningFilter'
================================================================
+ General Information: 
    * Date:           Sat Jan 17 21:36:40 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        ImgSharpeningFilter
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |        Modules        | Issue|      |      Latency     | Iteration|         | Trip |          |      |    |           |          |     |
    |        & Loops        | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +-----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ ImgSharpeningFilter  |     -|  0.74|        2|  16.000|         -|        3|     -|        no|     -|   -|  153 (~0%)|  228 (1%)|    -|
    +-----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_CTRL | 32         | 6             | 24     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface  | Register  | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_CTRL | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_CTRL | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_CTRL | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_CTRL | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                                    |
| s_axi_CTRL | data_in_0 | 0x18   | 32    | W      | Data signal of data_in_0         |                                                                                    |
| s_axi_CTRL | data_in_1 | 0x20   | 32    | W      | Data signal of data_in_1         |                                                                                    |
| s_axi_CTRL | data_in_2 | 0x28   | 32    | W      | Data signal of data_in_2         |                                                                                    |
+------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+------------+
| Argument  | Direction | Datatype   |
+-----------+-----------+------------+
| data_in_0 | in        | ap_uint<8> |
| data_in_1 | in        | ap_uint<8> |
| data_in_2 | in        | ap_uint<8> |
| return    | out       | ap_uint<8> |
+-----------+-----------+------------+

* SW-to-HW Mapping
+-----------+--------------+----------+-------------------------------------+
| Argument  | HW Interface | HW Type  | HW Info                             |
+-----------+--------------+----------+-------------------------------------+
| data_in_0 | s_axi_CTRL   | register | name=data_in_0 offset=0x18 range=32 |
| data_in_1 | s_axi_CTRL   | register | name=data_in_1 offset=0x20 range=32 |
| data_in_2 | s_axi_CTRL   | register | name=data_in_2 offset=0x28 range=32 |
| return    | s_axi_CTRL   | register | name=ap_return offset=0x10 range=32 |
+-----------+--------------+----------+-------------------------------------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+-------------+--------+----------+---------+
| Name                   | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+------------------------+-----+--------+-------------+--------+----------+---------+
| + ImgSharpeningFilter  | 0   |        |             |        |          |         |
|   add_ln49_2_fu_151_p2 |     |        | add_ln49_2  | add    | fabric   | 0       |
|   add_ln49_fu_98_p2    |     |        | add_ln49    | add    | fabric   | 0       |
|   add_ln49_1_fu_164_p2 |     |        | add_ln49_1  | add    | fabric   | 0       |
|   AddRes_2_fu_198_p3   |     |        | AddRes_2    | select | auto_sel | 0       |
|   icmp_ln55_fu_232_p2  |     |        | icmp_ln55   | setne  | auto     | 0       |
|   ap_return            |     |        | select_ln58 | select | auto_sel | 0       |
+------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                  | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                       |           |           |      |      |        |          |      |         | Banks            |
+-----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + ImgSharpeningFilter |           |           | 0    | 0    |        |          |      |         |                  |
|   CTRL_s_axi_U        | interface | s_axilite |      |      |        |          |      |         |                  |
+-----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------+--------------------------------------------------------------------------+
| Type      | Options                              | Location                                                                 |
+-----------+--------------------------------------+--------------------------------------------------------------------------+
| INTERFACE | s_axilite port=data_in_0 bundle=CTRL | ../../code/img_sharpening_filter.cpp:6 in imgsharpeningfilter, data_in_0 |
| INTERFACE | s_axilite port=data_in_1 bundle=CTRL | ../../code/img_sharpening_filter.cpp:7 in imgsharpeningfilter, data_in_1 |
| INTERFACE | s_axilite port=data_in_2 bundle=CTRL | ../../code/img_sharpening_filter.cpp:8 in imgsharpeningfilter, data_in_2 |
| INTERFACE | s_axilite port=return bundle=CTRL    | ../../code/img_sharpening_filter.cpp:9 in imgsharpeningfilter, return    |
| UNROLL    |                                      | ../../code/img_sharpening_filter.cpp:18 in imgsharpeningfilter           |
| UNROLL    |                                      | ../../code/img_sharpening_filter.cpp:20 in imgsharpeningfilter           |
| UNROLL    |                                      | ../../code/img_sharpening_filter.cpp:35 in imgsharpeningfilter           |
| UNROLL    |                                      | ../../code/img_sharpening_filter.cpp:37 in imgsharpeningfilter           |
| UNROLL    |                                      | ../../code/img_sharpening_filter.cpp:46 in imgsharpeningfilter           |
| UNROLL    |                                      | ../../code/img_sharpening_filter.cpp:48 in imgsharpeningfilter           |
+-----------+--------------------------------------+--------------------------------------------------------------------------+


