Analysis & Synthesis report for TestDrive
Sun Jun 04 18:20:04 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Jun 04 18:20:04 2017          ;
; Quartus II 64-Bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; TestDrive                                  ;
; Top-level Entity Name       ; topo                                       ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; topo               ; TestDrive          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jun 04 18:20:00 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TestDrive -c TestDrive
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file comparators/topo_comparators.vhd
    Info (12022): Found design unit 1: COMPARATORS-topo_COMPARATORS
    Info (12023): Found entity 1: COMPARATORS
Info (12021): Found 2 design units, including 1 entities, in source file debouncer/buttonsync.vhd
    Info (12022): Found design unit 1: ButtonSync-ButtonSyncImpl
    Info (12023): Found entity 1: ButtonSync
Info (12021): Found 2 design units, including 1 entities, in source file topo.vhd
    Info (12022): Found design unit 1: topo-topo_stru
    Info (12023): Found entity 1: topo
Info (12021): Found 2 design units, including 1 entities, in source file maps/map4.vhd
    Info (12022): Found design unit 1: map4-map4_struct
    Info (12023): Found entity 1: map4
Info (12021): Found 2 design units, including 1 entities, in source file maps/map3.vhd
    Info (12022): Found design unit 1: map3-map3_struct
    Info (12023): Found entity 1: map3
Info (12021): Found 2 design units, including 1 entities, in source file maps/map2.vhd
    Info (12022): Found design unit 1: map2-map2_struct
    Info (12023): Found entity 1: map2
Info (12021): Found 2 design units, including 1 entities, in source file maps/map1.vhd
    Info (12022): Found design unit 1: map1-map1_struct
    Info (12023): Found entity 1: map1
Info (12021): Found 2 design units, including 1 entities, in source file comparators/comparator1.vhd
    Info (12022): Found design unit 1: Comparator1-compare1
    Info (12023): Found entity 1: Comparator1
Info (12021): Found 2 design units, including 1 entities, in source file comparators/comparator2.vhd
    Info (12022): Found design unit 1: Comparator2-compare2
    Info (12023): Found entity 1: Comparator2
Info (12021): Found 2 design units, including 1 entities, in source file comparators/comparator3.vhd
    Info (12022): Found design unit 1: Comparator3-compare3
    Info (12023): Found entity 1: Comparator3
Info (12021): Found 2 design units, including 1 entities, in source file comparators/adder.vhd
    Info (12022): Found design unit 1: Adder-add
    Info (12023): Found entity 1: Adder
Info (12021): Found 2 design units, including 1 entities, in source file counters/fsm_clock.vhd
    Info (12022): Found design unit 1: FSM_Clock-bhv
    Info (12023): Found entity 1: FSM_Clock
Info (12021): Found 2 design units, including 1 entities, in source file maps/topo_maps.vhd
    Info (12022): Found design unit 1: topo_MAPS-topo_map
    Info (12023): Found entity 1: topo_MAPS
Info (12021): Found 2 design units, including 1 entities, in source file controller/fsm_control.vhd
    Info (12022): Found design unit 1: FSM_Control-bhv
    Info (12023): Found entity 1: FSM_Control
Info (12021): Found 2 design units, including 1 entities, in source file counters/conta_des.vhd
    Info (12022): Found design unit 1: CONTA_DES-bhv
    Info (12023): Found entity 1: CONTA_DES
Info (12021): Found 2 design units, including 1 entities, in source file counters/conta_asc.vhd
    Info (12022): Found design unit 1: CONTA_ASC-bhv
    Info (12023): Found entity 1: CONTA_ASC
Info (12021): Found 2 design units, including 1 entities, in source file counters/conta_bonus.vhd
    Info (12022): Found design unit 1: CONTA_BONUS-bhv
    Info (12023): Found entity 1: CONTA_BONUS
Info (12021): Found 2 design units, including 1 entities, in source file counters/topo_counters.vhd
    Info (12022): Found design unit 1: topo_COUNTERS-topo_stru
    Info (12023): Found entity 1: topo_COUNTERS
Info (12021): Found 2 design units, including 1 entities, in source file registers/fsm_position.vhd
    Info (12022): Found design unit 1: FSM_Position-bhv
    Info (12023): Found entity 1: FSM_Position
Info (12021): Found 2 design units, including 1 entities, in source file registers/fsm_speed.vhd
    Info (12022): Found design unit 1: FSM_Speed-bhv
    Info (12023): Found entity 1: FSM_Speed
Info (12021): Found 2 design units, including 1 entities, in source file registers/reg_in.vhd
    Info (12022): Found design unit 1: REG_IN_15-bhv
    Info (12023): Found entity 1: REG_IN_15
Info (12021): Found 2 design units, including 1 entities, in source file registers/topo_registers.vhd
    Info (12022): Found design unit 1: topo_REGISTERS-topo
    Info (12023): Found entity 1: topo_REGISTERS
Info (12021): Found 2 design units, including 1 entities, in source file selectors and decoders/mux8x1.vhd
    Info (12022): Found design unit 1: mux8x1-mux
    Info (12023): Found entity 1: mux8x1
Info (12021): Found 2 design units, including 1 entities, in source file selectors and decoders/mux4x1_32.vhd
    Info (12022): Found design unit 1: mux4x1_32-mux
    Info (12023): Found entity 1: mux4x1_32
Info (12021): Found 2 design units, including 1 entities, in source file selectors and decoders/mux16x1.vhd
    Info (12022): Found design unit 1: mux16x1-mux
    Info (12023): Found entity 1: mux16x1
Info (12021): Found 2 design units, including 1 entities, in source file selectors and decoders/mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-mux
    Info (12023): Found entity 1: mux2x1
Info (12021): Found 2 design units, including 1 entities, in source file selectors and decoders/decod7seg.vhd
    Info (12022): Found design unit 1: Decod7seg-decod_bhv
    Info (12023): Found entity 1: Decod7seg
Info (12021): Found 2 design units, including 1 entities, in source file selectors and decoders/mux4x1_30.vhd
    Info (12022): Found design unit 1: mux4x1_30-mux
    Info (12023): Found entity 1: mux4x1_30
Info (12021): Found 2 design units, including 1 entities, in source file selectors and decoders/topo_selectors.vhd
    Info (12022): Found design unit 1: topo_SELECTORS-topo
    Info (12023): Found entity 1: topo_SELECTORS
Info (12127): Elaborating entity "topo" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at topo.vhd(141): used implicit default value for signal "sREGROM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(159): object "sREGOUT" assigned a value but never read
Info (12128): Elaborating entity "topo_REGISTERS" for hierarchy "topo_REGISTERS:L0"
Warning (10541): VHDL Signal Declaration warning at topo_REGISTERS.vhd(14): used implicit default value for signal "SPEED" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "FSM_Position" for hierarchy "topo_REGISTERS:L0|FSM_Position:L0"
Warning (10492): VHDL Process Statement warning at FSM_Position.vhd(25): signal "enter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "FSM_Speed" for hierarchy "topo_REGISTERS:L0|FSM_Speed:L1"
Warning (10492): VHDL Process Statement warning at FSM_Speed.vhd(22): signal "EN_TIME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "topo_COUNTERS" for hierarchy "topo_COUNTERS:L1"
Info (12128): Elaborating entity "FSM_Clock" for hierarchy "topo_COUNTERS:L1|FSM_Clock:L0"
Warning (10492): VHDL Process Statement warning at FSM_Clock.vhd(18): signal "cont1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Clock.vhd(19): signal "cont2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Clock.vhd(20): signal "cont3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Clock.vhd(21): signal "cont4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Clock.vhd(22): signal "cont5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Clock.vhd(24): signal "cont1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Clock.vhd(31): signal "cont2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Clock.vhd(38): signal "cont3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Clock.vhd(45): signal "cont4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Clock.vhd(52): signal "cont5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "CONTA_DES" for hierarchy "topo_COUNTERS:L1|CONTA_DES:L1"
Warning (10492): VHDL Process Statement warning at CONTA_DES.vhd(20): signal "EN_TIME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "CONTA_ASC" for hierarchy "topo_COUNTERS:L1|CONTA_ASC:L2"
Warning (10492): VHDL Process Statement warning at CONTA_ASC.vhd(23): signal "enter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "CONTA_BONUS" for hierarchy "topo_COUNTERS:L1|CONTA_BONUS:L3"
Warning (10492): VHDL Process Statement warning at CONTA_BONUS.vhd(22): signal "enter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "topo_MAPS" for hierarchy "topo_MAPS:L3"
Info (12128): Elaborating entity "map1" for hierarchy "topo_MAPS:L3|map1:L0"
Info (12128): Elaborating entity "map2" for hierarchy "topo_MAPS:L3|map2:L1"
Info (12128): Elaborating entity "map3" for hierarchy "topo_MAPS:L3|map3:L2"
Info (12128): Elaborating entity "map4" for hierarchy "topo_MAPS:L3|map4:L3"
Info (12128): Elaborating entity "FSM_Control" for hierarchy "FSM_Control:L4"
Warning (10492): VHDL Process Statement warning at FSM_Control.vhd(50): signal "TARGET" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Control.vhd(50): signal "END_TIME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Control.vhd(50): signal "END_BONUS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "topo_SELECTORS" for hierarchy "topo_SELECTORS:L5"
Warning (10541): VHDL Signal Declaration warning at topo_SELECTORS.vhd(47): used implicit default value for signal "REG_OUT_EXIT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at topo_SELECTORS.vhd(52): used implicit default value for signal "signalspeed" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Error (10393): VHDL error at topo_SELECTORS.vhd(113): left bound (30) of slice must belong to range (9 downto 0) of corresponding object File: C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/topo_SELECTORS.vhd Line: 113
Error (10658): VHDL Operator error at topo_SELECTORS.vhd(113): failed to evaluate call to operator ""&"" File: C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/topo_SELECTORS.vhd Line: 113
Error (12152): Can't elaborate user hierarchy "topo_SELECTORS:L5" File: C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd Line: 208
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 24 warnings
    Error: Peak virtual memory: 596 megabytes
    Error: Processing ended: Sun Jun 04 18:20:04 2017
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:04


