s1(23Nov2022:17:00:34):  ncverilog Lab5_Team25_Greatest_Common_Divisor.v +access+r 
s2(23Nov2022:17:01:13):  ncverilog Lab5_Team25_Greatest_Common_Divisor.v +access+r 
s3(23Nov2022:21:46:00):  ncverilog Lab5_Team25_Greatest_Common_Divisor.v +access+r 
s4(23Nov2022:21:46:15):  ncverilog Lab5_Team25_Greatest_Common_Divisor.v +access+r 
s5(23Nov2022:22:38:10):  ncverilog Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s6(23Nov2022:22:38:30):  ncverilog Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s7(23Nov2022:22:38:58):  ncverilog Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s8(23Nov2022:22:39:27):  ncverilog Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s9(23Nov2022:22:39:47):  ncverilog Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s10(24Nov2022:12:43:51):  ncverilog Lab5_Team25_Booth_Multiplier_4bit_t.v Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s11(24Nov2022:19:32:28):  ncverilog Lab5_Team25_Booth_Multiplier_4bit_t.v Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s12(24Nov2022:19:36:18):  ncverilog Lab5_Team25_Booth_Multiplier_4bit_t.v Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s13(24Nov2022:19:58:35):  ncverilog Lab5_Team25_Booth_Multiplier_4bit_t.v Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s14(24Nov2022:19:58:58):  ncverilog Lab5_Team25_Booth_Multiplier_4bit_t.v Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s15(24Nov2022:19:59:13):  ncverilog Lab5_Team25_Booth_Multiplier_4bit_t.v Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s16(24Nov2022:20:01:43):  ncverilog Lab5_Team25_Booth_Multiplier_4bit_t.v Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
s17(24Nov2022:20:04:20):  ncverilog Lab5_Team25_Booth_Multiplier_4bit_t.v Lab5_Team25_Booth_Multiplier_4bit.v +access+r 
