(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-08-17T09:23:30Z")
 (DESIGN "lesgo_g6")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "lesgo_g6")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb p_controller_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_creg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb color_sensor_ready.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_b_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_f_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_r_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_l_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN9_0.main_7 (3.559:3.559:3.559))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN9_1.main_7 (3.948:3.948:3.948))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_7 (4.505:4.505:4.505))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN9_0.main_6 (4.756:4.756:4.756))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN9_1.main_6 (5.311:5.311:5.311))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_6 (5.330:5.330:5.330))
    (INTERCONNECT MODIN12_0.q MODIN12_0.main_5 (2.781:2.781:2.781))
    (INTERCONNECT MODIN12_0.q MODIN12_1.main_5 (3.696:3.696:3.696))
    (INTERCONNECT MODIN12_0.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_5 (2.790:2.790:2.790))
    (INTERCONNECT MODIN12_1.q MODIN12_0.main_4 (4.885:4.885:4.885))
    (INTERCONNECT MODIN12_1.q MODIN12_1.main_4 (2.619:2.619:2.619))
    (INTERCONNECT MODIN12_1.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_4 (4.306:4.306:4.306))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN12_0.main_7 (4.681:4.681:4.681))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN12_1.main_7 (2.312:2.312:2.312))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_7 (4.108:4.108:4.108))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN12_0.main_6 (3.712:3.712:3.712))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN12_1.main_6 (2.969:2.969:2.969))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_6 (3.696:3.696:3.696))
    (INTERCONNECT MODIN6_0.q MODIN6_0.main_5 (6.137:6.137:6.137))
    (INTERCONNECT MODIN6_0.q MODIN6_1.main_5 (6.117:6.117:6.117))
    (INTERCONNECT MODIN6_0.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_5 (5.248:5.248:5.248))
    (INTERCONNECT MODIN6_1.q MODIN6_0.main_4 (3.951:3.951:3.951))
    (INTERCONNECT MODIN6_1.q MODIN6_1.main_4 (4.503:4.503:4.503))
    (INTERCONNECT MODIN6_1.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_4 (3.882:3.882:3.882))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN6_0.main_7 (4.779:4.779:4.779))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN6_1.main_7 (4.219:4.219:4.219))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_7 (2.337:2.337:2.337))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN6_0.main_6 (3.400:3.400:3.400))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN6_1.main_6 (3.409:3.409:3.409))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_6 (2.311:2.311:2.311))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_5 (2.886:2.886:2.886))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_5 (2.892:2.892:2.892))
    (INTERCONNECT MODIN9_0.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_5 (2.893:2.893:2.893))
    (INTERCONNECT MODIN9_1.q MODIN9_0.main_4 (4.080:4.080:4.080))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_4 (4.653:4.653:4.653))
    (INTERCONNECT MODIN9_1.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_4 (3.255:3.255:3.255))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_f_isr.interrupt (6.540:6.540:6.540))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN12_0.main_0 (10.372:10.372:10.372))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN12_1.main_0 (12.295:12.295:12.295))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN6_0.main_3 (16.388:16.388:16.388))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN6_1.main_3 (15.685:15.685:15.685))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN9_0.main_0 (13.178:13.178:13.178))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN9_1.main_0 (13.159:13.159:13.159))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_3 (13.142:13.142:13.142))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.reset (13.088:13.088:13.088))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (18.840:18.840:18.840))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (19.538:19.538:19.538))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:timer_enable\\.main_5 (13.131:13.131:13.131))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:trig_disable\\.main_3 (13.131:13.131:13.131))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_0 (13.163:13.163:13.163))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.reset (12.757:12.757:12.757))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (12.860:12.860:12.860))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (12.857:12.857:12.857))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:timer_enable\\.main_0 (13.182:13.182:13.182))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:trig_disable\\.main_0 (13.182:13.182:13.182))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_0 (19.546:19.546:19.546))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_0 (18.324:18.324:18.324))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_0 (18.322:18.322:18.322))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.reset (14.993:14.993:14.993))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (15.070:15.070:15.070))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (16.396:16.396:16.396))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:timer_enable\\.main_0 (12.301:12.301:12.301))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:trig_disable\\.main_0 (12.301:12.301:12.301))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_0 (11.882:11.882:11.882))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.reset (11.884:11.884:11.884))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (11.330:11.330:11.330))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (10.773:10.773:10.773))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:timer_enable\\.main_0 (10.489:10.489:10.489))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:trig_disable\\.main_0 (10.489:10.489:10.489))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp us_trigger\(0\).pin_input (14.690:14.690:14.690))
    (INTERCONNECT us_f_echo\(0\).fb MODIN9_0.main_1 (7.840:7.840:7.840))
    (INTERCONNECT us_f_echo\(0\).fb MODIN9_1.main_1 (7.394:7.394:7.394))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_0 (7.840:7.840:7.840))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_1 (7.394:7.394:7.394))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capture_last\\.main_0 (7.394:7.394:7.394))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:run_mode\\.main_0 (8.389:8.389:8.389))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:timer_enable\\.main_1 (8.389:8.389:8.389))
    (INTERCONNECT us_r_echo\(0\).fb MODIN12_0.main_1 (7.646:7.646:7.646))
    (INTERCONNECT us_r_echo\(0\).fb MODIN12_1.main_1 (5.731:5.731:5.731))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_0 (7.646:7.646:7.646))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_1 (7.250:7.250:7.250))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capture_last\\.main_0 (5.731:5.731:5.731))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:run_mode\\.main_0 (8.200:8.200:8.200))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:timer_enable\\.main_1 (8.200:8.200:8.200))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_35.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT us_b_echo\(0\).fb MODIN6_0.main_0 (6.817:6.817:6.817))
    (INTERCONNECT us_b_echo\(0\).fb MODIN6_1.main_0 (7.377:7.377:7.377))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_0 (6.817:6.817:6.817))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_0 (8.260:8.260:8.260))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capture_last\\.main_0 (7.377:7.377:7.377))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:run_mode\\.main_0 (8.260:8.260:8.260))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:timer_enable\\.main_0 (5.122:5.122:5.122))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_b_isr.interrupt (6.017:6.017:6.017))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN12_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN12_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN6_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN6_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_l_isr.interrupt (6.372:6.372:6.372))
    (INTERCONNECT motor_l_phaseB\(0\).fb \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.main_0 (7.347:7.347:7.347))
    (INTERCONNECT motor_l_phaseA\(0\).fb \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.766:6.766:6.766))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.interrupt color_sensor_ready.interrupt (7.768:7.768:7.768))
    (INTERCONNECT motor_r_phaseA\(0\).fb \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.526:6.526:6.526))
    (INTERCONNECT motor_r_phaseB\(0\).fb \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.629:5.629:5.629))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:Stsreg\\.interrupt \\motor_r_quaddec\:isr\\.interrupt (8.468:8.468:8.468))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:Stsreg\\.interrupt \\motor_l_quaddec\:isr\\.interrupt (7.786:7.786:7.786))
    (INTERCONNECT \\motor_r_pwm\:PWMHW\\.cmp motor_r_en\(0\).pin_input (8.726:8.726:8.726))
    (INTERCONNECT \\motor_l_pwm\:PWMHW\\.cmp motor_l_en\(0\).pin_input (7.862:7.862:7.862))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_0 (3.300:3.300:3.300))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:reload\\.main_0 (3.301:3.301:3.301))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.175:4.175:4.175))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.reset (5.689:5.689:5.689))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.ar_0 (4.175:4.175:4.175))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (5.124:5.124:5.124))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (4.196:4.196:4.196))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:status_0\\.ar_0 (3.276:3.276:3.276))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.ar_0 (4.175:4.175:4.175))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:hwCapture\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:prevCapture\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:reload\\.main_1 (2.917:2.917:2.917))
    (INTERCONNECT \\p_controller_timer\:TimerHW\\.irq p_controller_isr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT color_sensor_out\(0\).fb \\color_sensor_counter\:CounterUDB\:count_enable\\.main_3 (7.727:7.727:7.727))
    (INTERCONNECT color_sensor_out\(0\).fb \\color_sensor_counter\:CounterUDB\:count_stored_i\\.main_0 (6.858:6.858:6.858))
    (INTERCONNECT Net_544.q Tx_1\(0\).pin_input (7.333:7.333:7.333))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (6.770:6.770:6.770))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (6.770:6.770:6.770))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (6.770:6.770:6.770))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (7.621:7.621:7.621))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (6.120:6.120:6.120))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (6.135:6.135:6.135))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (6.120:6.120:6.120))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_0 (8.880:8.880:8.880))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_1 (8.880:8.880:8.880))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capture_last\\.main_0 (9.274:9.274:9.274))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_1 (9.274:9.274:9.274))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_1 (9.835:9.835:9.835))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:run_mode\\.main_0 (5.612:5.612:5.612))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:timer_enable\\.main_1 (5.612:5.612:5.612))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_r_isr.interrupt (5.471:5.471:5.471))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (3.834:3.834:3.834))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (3.834:3.834:3.834))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (7.127:7.127:7.127))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (4.725:4.725:4.725))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (4.725:4.725:4.725))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (3.273:3.273:3.273))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (7.185:7.185:7.185))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (4.548:4.548:4.548))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (4.548:4.548:4.548))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (4.890:4.890:4.890))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (5.418:5.418:5.418))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (4.890:4.890:4.890))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (4.890:4.890:4.890))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (5.418:5.418:5.418))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (7.184:7.184:7.184))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.831:2.831:2.831))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.828:2.828:2.828))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (2.828:2.828:2.828))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.828:2.828:2.828))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (2.825:2.825:2.825))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (2.825:2.825:2.825))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.825:2.825:2.825))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (2.558:2.558:2.558))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (2.551:2.551:2.551))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (2.558:2.558:2.558))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (2.558:2.558:2.558))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (2.688:2.688:2.688))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (2.684:2.684:2.684))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.249:2.249:2.249))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.233:2.233:2.233))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (6.371:6.371:6.371))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.358:6.358:6.358))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.250:2.250:2.250))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (5.013:5.013:5.013))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (5.013:5.013:5.013))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (5.535:5.535:5.535))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (5.013:5.013:5.013))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (5.013:5.013:5.013))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (5.535:5.535:5.535))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (5.535:5.535:5.535))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (7.330:7.330:7.330))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (3.464:3.464:3.464))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (3.464:3.464:3.464))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (3.999:3.999:3.999))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (3.464:3.464:3.464))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (3.464:3.464:3.464))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (3.999:3.999:3.999))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (3.999:3.999:3.999))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.701:2.701:2.701))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.701:2.701:2.701))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (2.710:2.710:2.710))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (2.701:2.701:2.701))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.701:2.701:2.701))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.710:2.710:2.710))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (2.710:2.710:2.710))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (6.042:6.042:6.042))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.876:2.876:2.876))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (6.239:6.239:6.239))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (6.179:6.179:6.179))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (4.892:4.892:4.892))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (2.643:2.643:2.643))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (2.643:2.643:2.643))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (4.325:4.325:4.325))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (4.499:4.499:4.499))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.931:5.931:5.931))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (5.439:5.439:5.439))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (4.499:4.499:4.499))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (5.439:5.439:5.439))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (5.439:5.439:5.439))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (4.499:4.499:4.499))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (2.309:2.309:2.309))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (7.721:7.721:7.721))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (7.721:7.721:7.721))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (8.283:8.283:8.283))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (7.721:7.721:7.721))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (7.721:7.721:7.721))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (8.283:8.283:8.283))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (8.283:8.283:8.283))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (3.463:3.463:3.463))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (4.229:4.229:4.229))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (3.632:3.632:3.632))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (3.632:3.632:3.632))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (6.399:6.399:6.399))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (4.765:4.765:4.765))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (4.029:4.029:4.029))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.754:4.754:4.754))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (5.639:5.639:5.639))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (4.029:4.029:4.029))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (5.639:5.639:5.639))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (5.639:5.639:5.639))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (4.029:4.029:4.029))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (4.743:4.743:4.743))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (3.520:3.520:3.520))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.550:3.550:3.550))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (3.520:3.520:3.520))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (3.520:3.520:3.520))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (3.544:3.544:3.544))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (3.374:3.374:3.374))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (2.309:2.309:2.309))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (3.374:3.374:3.374))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (2.309:2.309:2.309))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.309:2.309:2.309))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (3.374:3.374:3.374))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (3.387:3.387:3.387))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_544.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\color_sensor_counter\:CounterUDB\:prevCompare\\.main_0 (2.229:2.229:2.229))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\color_sensor_counter\:CounterUDB\:status_0\\.main_0 (2.229:2.229:2.229))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\color_sensor_counter\:CounterUDB\:count_enable\\.main_0 (2.341:2.341:2.341))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (3.075:3.075:3.075))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (3.076:3.076:3.076))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (4.125:4.125:4.125))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (4.123:4.123:4.123))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_stored_i\\.q \\color_sensor_counter\:CounterUDB\:count_enable\\.main_2 (2.916:2.916:2.916))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:disable_run_i\\.q \\color_sensor_counter\:CounterUDB\:count_enable\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:disable_run_i\\.q \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (4.194:4.194:4.194))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (4.194:4.194:4.194))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (5.245:5.245:5.245))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (5.245:5.245:5.245))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (5.535:5.535:5.535))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.q \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_3 (2.319:2.319:2.319))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.q \\color_sensor_counter\:CounterUDB\:overflow_status\\.main_1 (2.319:2.319:2.319))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_status\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.913:2.913:2.913))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_2 (3.752:3.752:3.752))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.main_0 (3.733:3.733:3.733))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:overflow_status\\.main_0 (3.752:3.752:3.752))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:reload\\.main_3 (3.733:3.733:3.733))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCapture\\.q \\color_sensor_counter\:CounterUDB\:hwCapture\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCapture\\.q \\color_sensor_counter\:CounterUDB\:reload\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCompare\\.q \\color_sensor_counter\:CounterUDB\:status_0\\.main_1 (2.227:2.227:2.227))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (3.410:3.410:3.410))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (3.411:3.411:3.411))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (4.803:4.803:4.803))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (5.319:5.319:5.319))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:status_0\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.862:2.862:2.862))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.307:4.307:4.307))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.854:2.854:2.854))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.858:2.858:2.858))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_35.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\color_sensor_pwm\:PWMUDB\:status_0\\.main_1 (3.208:3.208:3.208))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.q \\color_sensor_pwm\:PWMUDB\:status_0\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q Net_35.main_0 (5.589:5.589:5.589))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_1 (3.173:3.173:3.173))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (5.598:5.598:5.598))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (5.598:5.598:5.598))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:status_2\\.main_0 (3.173:3.173:3.173))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_1 (3.173:3.173:3.173))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:status_0\\.q \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.916:2.916:2.916))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:status_2\\.q \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_2 (3.668:3.668:3.668))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_2 (4.332:4.332:4.332))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.934:2.934:2.934))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.934:2.934:2.934))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:status_2\\.main_1 (4.332:4.332:4.332))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_2 (4.332:4.332:4.332))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:trig_disable\\.q \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_3 (2.313:2.313:2.313))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:trig_disable\\.q \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_3 (2.313:2.313:2.313))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.340:2.340:2.340))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.859:3.859:3.859))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.403:4.403:4.403))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.231:3.231:3.231))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.231:3.231:3.231))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Net_1275\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.296:2.296:2.296))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.620:2.620:2.620))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Net_530\\.main_2 (3.412:3.412:3.412))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Net_611\\.main_2 (3.412:3.412:3.412))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (4.186:4.186:4.186))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.641:3.641:3.641))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.540:5.540:5.540))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_1 (3.504:3.504:3.504))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.462:4.462:4.462))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_0 (3.504:3.504:3.504))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (3.905:3.905:3.905))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Net_1275\\.main_0 (3.504:3.504:3.504))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (5.954:5.954:5.954))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.312:2.312:2.312))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.298:2.298:2.298))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.630:3.630:3.630))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.630:3.630:3.630))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Net_1203_split\\.main_1 (4.175:4.175:4.175))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203_split\\.q \\motor_l_quaddec\:Net_1203\\.main_5 (2.289:2.289:2.289))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (5.028:5.028:5.028))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.060:4.060:4.060))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_1251\\.main_0 (2.619:2.619:2.619))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_1251_split\\.main_0 (4.464:4.464:4.464))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_530\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_611\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251_split\\.q \\motor_l_quaddec\:Net_1251\\.main_7 (2.909:2.909:2.909))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_0 (3.065:3.065:3.065))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (2.977:2.977:2.977))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1203_split\\.main_0 (7.474:7.474:7.474))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1251\\.main_1 (8.872:8.872:8.872))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1251_split\\.main_1 (3.068:3.068:3.068))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1260\\.main_0 (3.065:3.065:3.065))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_2 (9.432:9.432:9.432))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_0 (9.553:9.553:9.553))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_0 (9.553:9.553:9.553))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_0 (11.162:11.162:11.162))
    (INTERCONNECT \\motor_l_quaddec\:Net_1275\\.q \\motor_l_quaddec\:Net_530\\.main_0 (2.900:2.900:2.900))
    (INTERCONNECT \\motor_l_quaddec\:Net_1275\\.q \\motor_l_quaddec\:Net_611\\.main_0 (2.900:2.900:2.900))
    (INTERCONNECT \\motor_l_quaddec\:Net_530\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\motor_l_quaddec\:Net_611\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1203\\.main_2 (9.725:9.725:9.725))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1203_split\\.main_4 (8.216:8.216:8.216))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1251\\.main_4 (9.725:9.725:9.725))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1251_split\\.main_4 (7.905:7.905:7.905))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1260\\.main_1 (7.906:7.906:7.906))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_3 (11.131:11.131:11.131))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_3 (3.479:3.479:3.479))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_3 (3.479:3.479:3.479))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_3 (6.990:6.990:6.990))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_2 (2.301:2.301:2.301))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1203\\.main_0 (6.033:6.033:6.033))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1203_split\\.main_2 (5.456:5.456:5.456))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1251\\.main_2 (6.033:6.033:6.033))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1251_split\\.main_2 (2.779:2.779:2.779))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_1 (7.695:7.695:7.695))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_3 (2.791:2.791:2.791))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_1 (7.695:7.695:7.695))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_1 (9.762:9.762:9.762))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.main_0 (5.829:5.829:5.829))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_0 (5.829:5.829:5.829))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_2 (2.300:2.300:2.300))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1203\\.main_1 (7.699:7.699:7.699))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1203_split\\.main_3 (7.676:7.676:7.676))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1251\\.main_3 (7.699:7.699:7.699))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1251_split\\.main_3 (8.599:8.599:8.599))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_2 (9.342:9.342:9.342))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_3 (2.287:2.287:2.287))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_2 (9.342:9.342:9.342))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_2 (9.297:9.297:9.297))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1203\\.main_4 (8.022:8.022:8.022))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1203_split\\.main_6 (6.638:6.638:6.638))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1251\\.main_6 (8.022:8.022:8.022))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1251_split\\.main_6 (7.710:7.710:7.710))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1260\\.main_3 (7.710:7.710:7.710))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_5 (3.785:3.785:3.785))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_5 (3.785:3.785:3.785))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_5 (7.207:7.207:7.207))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1203\\.main_3 (8.680:8.680:8.680))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1203_split\\.main_5 (8.662:8.662:8.662))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1251\\.main_5 (8.680:8.680:8.680))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1251_split\\.main_5 (9.737:9.737:9.737))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1260\\.main_2 (9.735:9.735:9.735))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_4 (6.848:6.848:6.848))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_4 (6.848:6.848:6.848))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_4 (3.448:3.448:3.448))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (3.806:3.806:3.806))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.891:2.891:2.891))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.626:2.626:2.626))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.624:2.624:2.624))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (5.082:5.082:5.082))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_2 (4.120:4.120:4.120))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_0 (6.158:6.158:6.158))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Net_1275\\.main_1 (5.082:5.082:5.082))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_1 (4.405:4.405:4.405))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Net_530\\.main_2 (5.056:5.056:5.056))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Net_611\\.main_2 (5.056:5.056:5.056))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.627:2.627:2.627))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.631:2.631:2.631))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.908:2.908:2.908))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.369:4.369:4.369))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.836:5.836:5.836))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.326:5.326:5.326))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.326:5.326:5.326))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Net_1275\\.main_0 (5.326:5.326:5.326))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.904:2.904:2.904))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.826:5.826:5.826))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.125:3.125:3.125))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.125:3.125:3.125))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Net_1203_split\\.main_1 (2.229:2.229:2.229))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203_split\\.q \\motor_r_quaddec\:Net_1203\\.main_5 (2.222:2.222:2.222))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.400:4.400:4.400))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (3.994:3.994:3.994))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_1251\\.main_0 (2.522:2.522:2.522))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_1251_split\\.main_0 (4.981:4.981:4.981))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_530\\.main_1 (2.522:2.522:2.522))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_611\\.main_1 (2.522:2.522:2.522))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251_split\\.q \\motor_r_quaddec\:Net_1251\\.main_7 (2.877:2.877:2.877))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_0 (3.236:3.236:3.236))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (3.256:3.256:3.256))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1203_split\\.main_0 (5.644:5.644:5.644))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1251\\.main_1 (6.392:6.392:6.392))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1251_split\\.main_1 (3.231:3.231:3.231))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1260\\.main_0 (3.236:3.236:3.236))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_2 (8.230:8.230:8.230))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_0 (8.208:8.208:8.208))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_0 (8.208:8.208:8.208))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_0 (3.236:3.236:3.236))
    (INTERCONNECT \\motor_r_quaddec\:Net_1275\\.q \\motor_r_quaddec\:Net_530\\.main_0 (3.631:3.631:3.631))
    (INTERCONNECT \\motor_r_quaddec\:Net_1275\\.q \\motor_r_quaddec\:Net_611\\.main_0 (3.631:3.631:3.631))
    (INTERCONNECT \\motor_r_quaddec\:Net_530\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_0 (2.260:2.260:2.260))
    (INTERCONNECT \\motor_r_quaddec\:Net_611\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_1 (2.236:2.236:2.236))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1203\\.main_2 (7.345:7.345:7.345))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1203_split\\.main_4 (7.356:7.356:7.356))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1251\\.main_4 (7.345:7.345:7.345))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1251_split\\.main_4 (8.181:8.181:8.181))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1260\\.main_1 (8.195:8.195:8.195))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_3 (7.153:7.153:7.153))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_3 (3.154:3.154:3.154))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_3 (3.154:3.154:3.154))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_3 (8.195:8.195:8.195))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.287:2.287:2.287))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_0 (2.287:2.287:2.287))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.580:2.580:2.580))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_1 (2.581:2.581:2.581))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1203\\.main_0 (6.338:6.338:6.338))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1203_split\\.main_2 (6.349:6.349:6.349))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1251\\.main_2 (6.338:6.338:6.338))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1251_split\\.main_2 (5.718:5.718:5.718))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_1 (8.500:8.500:8.500))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_3 (2.290:2.290:2.290))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_1 (8.500:8.500:8.500))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_1 (6.272:6.272:6.272))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.781:2.781:2.781))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_0 (2.804:2.804:2.804))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1203\\.main_1 (4.178:4.178:4.178))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1203_split\\.main_3 (4.188:4.188:4.188))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1251\\.main_3 (4.178:4.178:4.178))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1251_split\\.main_3 (3.405:3.405:3.405))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_2 (7.543:7.543:7.543))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_3 (3.404:3.404:3.404))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_2 (7.543:7.543:7.543))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_2 (3.242:3.242:3.242))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1203\\.main_4 (7.006:7.006:7.006))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1203_split\\.main_6 (6.994:6.994:6.994))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1251\\.main_6 (7.006:7.006:7.006))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1251_split\\.main_6 (8.024:8.024:8.024))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1260\\.main_3 (8.044:8.044:8.044))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_5 (3.155:3.155:3.155))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_5 (3.155:3.155:3.155))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_5 (8.044:8.044:8.044))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1203\\.main_3 (5.715:5.715:5.715))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1203_split\\.main_5 (5.190:5.190:5.190))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1251\\.main_5 (5.715:5.715:5.715))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1251_split\\.main_5 (2.796:2.796:2.796))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1260\\.main_2 (2.790:2.790:2.790))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_4 (7.534:7.534:7.534))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_4 (7.534:7.534:7.534))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_4 (2.790:2.790:2.790))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_fifo_load\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.080:3.080:3.080))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_fifo_load\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.080:3.080:3.080))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_int_temp\\.q \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q MODIN6_0.main_1 (2.788:2.788:2.788))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q MODIN6_1.main_1 (2.790:2.790:2.790))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.788:2.788:2.788))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_1 (3.690:3.690:3.690))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_b_timer\:TimerUDB\:run_mode\\.main_1 (2.792:2.792:2.792))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_b_timer\:TimerUDB\:timer_enable\\.main_1 (2.779:2.779:2.779))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.675:3.675:3.675))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.103:3.103:3.103))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:status_tc\\.main_1 (5.747:5.747:5.747))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:timer_enable\\.main_4 (5.747:5.747:5.747))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:trig_disable\\.main_2 (5.747:5.747:5.747))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:status_tc\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (3.665:3.665:3.665))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (3.664:3.664:3.664))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:status_tc\\.q \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.330:2.330:2.330))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q MODIN6_0.main_2 (3.888:3.888:3.888))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q MODIN6_1.main_2 (3.901:3.901:3.901))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_2 (3.888:3.888:3.888))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_2 (2.803:2.803:2.803))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.975:4.975:4.975))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.978:4.978:4.978))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_2 (2.784:2.784:2.784))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_0 (2.784:2.784:2.784))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:trig_disable\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_6 (2.300:2.300:2.300))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:trig_disable\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_4 (2.300:2.300:2.300))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_fifo_load\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.788:2.788:2.788))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_fifo_load\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.805:2.805:2.805))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_int_temp\\.q \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.313:2.313:2.313))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q MODIN9_0.main_2 (3.058:3.058:3.058))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q MODIN9_1.main_2 (3.059:3.059:3.059))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.058:3.058:3.058))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_2 (2.955:2.955:2.955))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_f_timer\:TimerUDB\:run_mode\\.main_1 (2.896:2.896:2.896))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_f_timer\:TimerUDB\:timer_enable\\.main_2 (2.896:2.896:2.896))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.108:3.108:3.108))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.966:2.966:2.966))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:status_tc\\.main_1 (3.116:3.116:3.116))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:timer_enable\\.main_5 (3.116:3.116:3.116))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:trig_disable\\.main_3 (3.116:3.116:3.116))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:status_tc\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.289:2.289:2.289))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:status_tc\\.q \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q MODIN9_0.main_3 (3.814:3.814:3.814))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q MODIN9_1.main_3 (3.548:3.548:3.548))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_2 (3.814:3.814:3.814))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_3 (3.805:3.805:3.805))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.819:3.819:3.819))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.556:3.556:3.556))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_3 (3.811:3.811:3.811))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_1 (3.811:3.811:3.811))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:trig_disable\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_6 (2.300:2.300:2.300))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:trig_disable\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_4 (2.300:2.300:2.300))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_fifo_load\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.854:3.854:3.854))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_fifo_load\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (4.399:4.399:4.399))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_int_temp\\.q \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.940:2.940:2.940))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.059:3.059:3.059))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_4 (3.059:3.059:3.059))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_4 (2.934:2.934:2.934))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_4 (3.062:3.062:3.062))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_3 (5.469:5.469:5.469))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_3 (4.915:4.915:4.915))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_3 (5.472:5.472:5.472))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_2 (6.807:6.807:6.807))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_2 (6.250:6.250:6.250))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_2 (4.861:4.861:4.861))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_l_timer\:TimerUDB\:run_mode\\.main_1 (2.887:2.887:2.887))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_l_timer\:TimerUDB\:timer_enable\\.main_2 (2.887:2.887:2.887))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_0\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_7 (3.107:3.107:3.107))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_0\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_7 (2.941:2.941:2.941))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_0\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_7 (3.097:3.097:3.097))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_1\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_6 (4.120:4.120:4.120))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_1\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_6 (3.278:3.278:3.278))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_1\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_6 (4.681:4.681:4.681))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.792:2.792:2.792))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.799:2.799:2.799))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:status_tc\\.main_1 (3.675:3.675:3.675))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:timer_enable\\.main_5 (3.675:3.675:3.675))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:trig_disable\\.main_3 (3.675:3.675:3.675))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:status_tc\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.289:2.289:2.289))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:status_tc\\.q \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.910:2.910:2.910))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_2 (5.367:5.367:5.367))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_5 (5.367:5.367:5.367))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_5 (6.944:6.944:6.944))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_5 (6.940:6.940:6.940))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (5.828:5.828:5.828))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (5.847:5.847:5.847))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_3 (2.617:2.617:2.617))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_1 (2.617:2.617:2.617))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:trig_disable\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_6 (2.299:2.299:2.299))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:trig_disable\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_4 (2.299:2.299:2.299))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_fifo_load\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.624:2.624:2.624))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_fifo_load\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.626:2.626:2.626))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_int_temp\\.q \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q MODIN12_0.main_2 (3.536:3.536:3.536))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q MODIN12_1.main_2 (2.629:2.629:2.629))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.536:3.536:3.536))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_2 (3.556:3.556:3.556))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_r_timer\:TimerUDB\:run_mode\\.main_1 (2.897:2.897:2.897))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_r_timer\:TimerUDB\:timer_enable\\.main_2 (2.897:2.897:2.897))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.920:2.920:2.920))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.924:2.924:2.924))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:status_tc\\.main_1 (2.926:2.926:2.926))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:timer_enable\\.main_5 (2.926:2.926:2.926))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:trig_disable\\.main_3 (2.926:2.926:2.926))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:status_tc\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.289:2.289:2.289))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:status_tc\\.q \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (4.179:4.179:4.179))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q MODIN12_0.main_3 (4.542:4.542:4.542))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q MODIN12_1.main_3 (4.609:4.609:4.609))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_2 (4.542:4.542:4.542))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_3 (3.710:3.710:3.710))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.710:3.710:3.710))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (5.107:5.107:5.107))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_3 (4.132:4.132:4.132))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_1 (4.132:4.132:4.132))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:trig_disable\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_6 (2.297:2.297:2.297))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:trig_disable\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\motor_l_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\motor_r_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\p_controller_timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\us_trigger_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\).pad_out motor_l_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\).pad_out motor_r_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_trigger\(0\).pad_out us_trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\motor_l_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\motor_r_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\p_controller_timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\us_trigger_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\).pad_out motor_l_en\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\)_PAD motor_l_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\).pad_out motor_r_en\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\)_PAD motor_r_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_in1\(0\)_PAD motor_l_in1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_in2\(0\)_PAD motor_l_in2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_in1\(0\)_PAD motor_r_in1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_in2\(0\)_PAD motor_r_in2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_phaseA\(0\)_PAD motor_l_phaseA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_phaseB\(0\)_PAD motor_l_phaseB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_phaseA\(0\)_PAD motor_r_phaseA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_phaseB\(0\)_PAD motor_r_phaseB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_out\(0\)_PAD color_sensor_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_led\(0\)_PAD color_sensor_led\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s3\(0\)_PAD color_sensor_s3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s2\(0\)_PAD color_sensor_s2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s1\(0\)_PAD color_sensor_s1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s0\(0\)_PAD color_sensor_s0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_b_echo\(0\)_PAD us_b_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_f_echo\(0\)_PAD us_f_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_r_echo\(0\)_PAD us_r_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_l_echo\(0\)_PAD us_l_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_trigger\(0\).pad_out us_trigger\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT us_trigger\(0\)_PAD us_trigger\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
