// Seed: 1509335526
`timescale 1ps / 1ps
`define pp_0 0
`timescale 1 ps / 1ps
module module_0;
  type_4(
      id_0, id_0 | 1, id_0
  );
  logic id_3;
endmodule
