# Verilog
Code from ECE 352(verilog fundamentals and fpga prototyping) and ECE 551(digital system design)

EQUALIZER Project description(ECE 551 digital system design)
  ![image](https://github.com/Danjj21/Verilog/assets/104698571/ad4f160f-6f01-424f-a084-750ecb3e25ee)
