// Seed: 3765761983
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_5;
  assign id_3 = id_2;
  assign id_3 = {1, id_5, 1};
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output wire id_2,
    output wire id_3,
    input supply1 id_4,
    input tri1 id_5
    , id_11,
    input tri1 id_6
    , id_12,
    input wor id_7
    , id_13,
    output uwire id_8,
    input tri0 id_9
);
  wire id_14;
  module_0(
      id_13, id_11, id_13, id_13
  );
endmodule
