0.7
2020.2
Oct 13 2023
20:21:30
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_emulator_tasks.vh,1704997158,verilog,,,,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_top_level_tasks.vh,1704736197,verilog,,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_emulator_tasks.vh,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_selfcheck.vh,1704736197,verilog,,,,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_w_icons_top.v,1704831988,verilog,,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_selfcheck.vh;/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_top_level_tasks.vh;/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity/testcase.vh,tb_w_icons_top,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v,1704831987,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/spi_custom_logic.v,,rec_stim64ch_macro,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_master_emulator/source/rtl/verilog/spi_master_emulator.v,1704831987,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/spi_slave_common.v,,spi_master_emulator,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/spi_custom_logic.v,1704831988,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_master_emulator/source/rtl/verilog/spi_master_emulator.v,,spi_custom_logic,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/spi_slave_common.v,1704831987,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/spi_wrap.v,,spi_slave_common,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/spi_wrap.v,1704831987,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/stim_ctrls_wrap/source/rtl/verilog/stim_ctrl.v,,spi_wrap,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/w_icons_rf.v,1704831988,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_sync_rst.v,,w_icons_rf,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/stim_ctrls_wrap/source/rtl/verilog/stim_ctrl.v,1704736198,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/stim_ctrls_wrap/source/rtl/verilog/stim_ctrls_wrap.v,,stim_ctrl,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/stim_ctrls_wrap/source/rtl/verilog/stim_ctrls_wrap.v,1704831988,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_core.v,,stim_ctrls_wrap,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity/testcase.vh,1704996957,verilog,,,,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkbuf.v,1704736197,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkdiv_by_n.v,,common_clkbuf,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkdiv_by_n.v,1704736197,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkgate.v,,common_clkdiv_by_n,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkgate.v,1704736197,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_mux.v,,common_clkgate,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_mux.v,1704736197,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_reset_sync.v,,common_mux,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_reset_sync.v,1705013234,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_sync.v,,common_reset_sync,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_sync.v,1705013209,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/rec_ctrl.v,,common_sync,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/rec_ctrl.v,1704831987,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v,,rec_ctrl,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_core.v,1705012152,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_mgmt.v,,w_icons_core,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_mgmt.v,1704831988,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/w_icons_rf.v,,w_icons_mgmt,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_sync_rst.v,1704831987,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_top.v,,w_icons_sync_rst,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_top.v,1704832012,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_w_icons_top.v,,w_icons_top,,,../../../../project_1.srcs/sim_1/imports/verilog;../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
