library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity ShiftRegister_Demo is
	generic (size : positive := 4);
	port(clk : in std_logic;
	loadEn : in std_logic;
	dataIn : in std_logic_vector((size-1) downto 0);
	sIn : in std_logic;
	dataOut : out std_logic_vector((size-1) downto 0));
end ShiftRegister_Demo;