
---------- Begin Simulation Statistics ----------
final_tick                               154278133000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 325499                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715440                       # Number of bytes of host memory used
host_op_rate                                   326149                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   307.22                       # Real time elapsed on the host
host_tick_rate                              502174148                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.154278                       # Number of seconds simulated
sim_ticks                                154278133000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563893                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104254                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113471                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635697                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390174                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66033                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.542781                       # CPI: cycles per instruction
system.cpu.discardedOps                        196710                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628835                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485549                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033895                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        22096116                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.648180                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        154278133                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132182017                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        56913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       453199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          114                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       906970                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            115                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40183                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16726                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54977                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54977                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18340                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       203543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 203543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29056000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29056000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             73317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   73317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               73317                       # Request fanout histogram
system.membus.respLayer1.occupancy         1270824250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           773154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            222168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       472229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          466                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           231605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          231605                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           530                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       221638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1359217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1360743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       254976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    226633984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              226888960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           57023                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10286848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           510796                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021761                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 510557     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    238      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             510796                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4367066000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4079191995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4770999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  223                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               380227                       # number of demand (read+write) hits
system.l2.demand_hits::total                   380450                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 223                       # number of overall hits
system.l2.overall_hits::.cpu.data              380227                       # number of overall hits
system.l2.overall_hits::total                  380450                       # number of overall hits
system.l2.demand_misses::.cpu.inst                307                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73016                       # number of demand (read+write) misses
system.l2.demand_misses::total                  73323                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               307                       # number of overall misses
system.l2.overall_misses::.cpu.data             73016                       # number of overall misses
system.l2.overall_misses::total                 73323                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36220000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9713248000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9749468000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36220000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9713248000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9749468000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           453243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               453773                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          453243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              453773                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.579245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.161097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.161585                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.579245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.161097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.161585                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117980.456026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 133029.034732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132966.027031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 117980.456026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 133029.034732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132966.027031                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40183                       # number of writebacks
system.l2.writebacks::total                     40183                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             73317                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            73317                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29996000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8252397000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8282393000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29996000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8252397000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8282393000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.577358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.161086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.161572                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.577358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.161086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161572                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98026.143791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 113029.502404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112966.883533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98026.143791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 113029.502404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112966.883533                       # average overall mshr miss latency
system.l2.replacements                          57023                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       432046                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           432046                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       432046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       432046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          427                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              427                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          427                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            176628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                176628                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54977                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54977                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7579184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7579184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        231605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            231605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.237374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.237374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137860.996417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137860.996417                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54977                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54977                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6479644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6479644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.237374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.237374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117860.996417                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117860.996417                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36220000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36220000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.579245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.579245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117980.456026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117980.456026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29996000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29996000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.577358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.577358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98026.143791                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98026.143791                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        203599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            203599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2134064000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2134064000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       221638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        221638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.081389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118302.788403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118302.788403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18034                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18034                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1772753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1772753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.081367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98300.598869                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98300.598869                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16039.083295                       # Cycle average of tags in use
system.l2.tags.total_refs                      906841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     73407                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.353604                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.091397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        66.644615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15931.347283                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978948                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16382                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14582975                       # Number of tag accesses
system.l2.tags.data_accesses                 14582975                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18690816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18769152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10286848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10286848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           73011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               73317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40183                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40183                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            507758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         121150131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             121657889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       507758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           507758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66677291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66677291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66677291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           507758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        121150131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188335180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    292036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022152128750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9746                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              429778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151074                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       73317                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40183                       # Number of write requests accepted
system.mem_ctrls.readBursts                    293268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160732                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10112                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10321052250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1466300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15819677250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35194.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53944.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   262998                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144900                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                293268                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160732                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   57983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   64496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    630.537295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   511.840263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.508466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          652      1.41%      1.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1303      2.83%      4.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16837     36.54%     40.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          640      1.39%     42.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3949      8.57%     50.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          450      0.98%     51.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3583      7.78%     59.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          527      1.14%     60.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18138     39.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.090293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.505842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    194.382953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9738     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.490560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.446437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.287730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8280     84.96%     84.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.05%     86.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              467      4.79%     90.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.21%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              832      8.54%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.15%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.08%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               17      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9746                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18768640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10285888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18769152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10286848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       121.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        66.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    121.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     66.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  152674087000                       # Total gap between requests
system.mem_ctrls.avgGap                    1345146.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18690304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10285888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 507758.283541064069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 121146812.166828587651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66671068.673095747828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       292044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160732                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47818000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15771859250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3443446246000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39066.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54005.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21423526.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            163377480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86837190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1045752960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417913200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12178476960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15082680510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46541598720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        75516637020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.483737                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 120798700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5151640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28327793000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            165626580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             88032615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1048123440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          421029540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12178476960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14865636480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46724372640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        75491298255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.319496                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 121278534750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5151640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27847958250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    154278133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7611318                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7611318                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7611318                       # number of overall hits
system.cpu.icache.overall_hits::total         7611318                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          530                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            530                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          530                       # number of overall misses
system.cpu.icache.overall_misses::total           530                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44504000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44504000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44504000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44504000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7611848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7611848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7611848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7611848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83969.811321                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83969.811321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83969.811321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83969.811321                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          466                       # number of writebacks
system.cpu.icache.writebacks::total               466                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          530                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          530                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          530                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          530                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43444000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43444000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81969.811321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81969.811321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81969.811321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81969.811321                       # average overall mshr miss latency
system.cpu.icache.replacements                    466                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7611318                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7611318                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          530                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           530                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7611848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7611848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83969.811321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83969.811321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          530                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          530                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43444000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43444000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81969.811321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81969.811321                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.996614                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7611848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               530                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14361.977358                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.996614                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15224226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15224226                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51665798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51665798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51667429                       # number of overall hits
system.cpu.dcache.overall_hits::total        51667429                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       467649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         467649                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       474439                       # number of overall misses
system.cpu.dcache.overall_misses::total        474439                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21790052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21790052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21790052000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21790052000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52133447                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52133447                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52141868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52141868                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008970                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008970                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009099                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009099                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46594.886336                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46594.886336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45928.037113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45928.037113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       432046                       # number of writebacks
system.cpu.dcache.writebacks::total            432046                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16387                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16387                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       451262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       451262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       453243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       453243                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19055692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19055692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19254554000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19254554000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008692                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42227.557384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42227.557384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42481.745995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42481.745995                       # average overall mshr miss latency
system.cpu.dcache.replacements                 452731                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40933881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40933881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       221399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        221399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7612748000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7612748000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41155280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41155280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34384.744285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34384.744285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       219657                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       219657                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7044610000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7044610000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32070.956082                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32070.956082                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10731917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10731917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       246250                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       246250                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14177304000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14177304000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57572.808122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57572.808122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14645                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14645                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       231605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       231605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12011082000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12011082000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021097                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021097                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51860.201636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51860.201636                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1631                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1631                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6790                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6790                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.806318                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.806318                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    198862000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    198862000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100384.654215                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100384.654215                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.745983                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52120748                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            453243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            114.995153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.745983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         834724347                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        834724347                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 154278133000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
