#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 26 15:32:42 2023
# Process ID: 20148
# Current directory: G:/zynq/ioDetector/FPGA_ioDetector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25948 G:\zynq\ioDetector\FPGA_ioDetector\ioDetector.xpr
# Log file: G:/zynq/ioDetector/FPGA_ioDetector/vivado.log
# Journal file: G:/zynq/ioDetector/FPGA_ioDetector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.xpr
update_compile_order -fileset sources_1
open_bd_design {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd}
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
open_bd_design {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd}
update_module_reference ioDetector_main_0_0
regenerate_bd_layout
update_module_reference ioDetector_test_0_0
validate_bd_design
delete_bd_objs [get_bd_nets test_0_j] [get_bd_nets test_0_msg] [get_bd_cells test_0]
regenerate_bd_layout
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets test_0_io] [get_bd_ports io_1]
startgroup
set_property -dict [list CONFIG.C_PROBE6_WIDTH {1} CONFIG.C_PROBE5_WIDTH {1} CONFIG.C_PROBE2_WIDTH {1} CONFIG.C_NUM_OF_PROBES {3}] [get_bd_cells ila_0]
delete_bd_objs [get_bd_nets main_0_triggerClk] [get_bd_nets main_0_prescaler] [get_bd_nets main_0_bitClk]
endgroup
connect_bd_net [get_bd_pins main_0/bitClk] [get_bd_pins ila_0/probe1]
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {2}] [get_bd_cells ila_0]
endgroup
set_property location {1 170 275} [get_bd_cells main_0]
save_bd_design
validate_bd_design
generate_target all [get_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
catch { config_ip_cache -export [get_ips -all ioDetector_ila_0_0] }
export_ip_user_files -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
launch_runs -jobs 8 {ioDetector_ila_0_0_synth_1 ioDetector_main_0_0_synth_1}
export_simulation -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -directory G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/sim_scripts -ip_user_files_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files -ipstatic_source_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/modelsim} {questa=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/questa} {riviera=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/riviera} {activehdl=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/test.v] -no_script -reset -force -quiet
remove_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/test.v
file delete -force G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/test.v
wait_on_run ioDetector_ila_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
synth_design -rtl -name rtl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
set_property CAPTURE_COMPARE_VALUE eq1'bR [get_hw_probes ioDetector_i/main_0_bitClk -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_bd_design {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd}
update_module_reference ioDetector_main_0_0
update_module_reference ioDetector_main_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
update_module_reference ioDetector_main_0_0
startgroup
create_bd_port -dir O -from 99 -to 0 io_1
connect_bd_net [get_bd_pins /main_0/io] [get_bd_ports io_1]
endgroup
delete_bd_objs [get_bd_ports io]
set_property location {556 307} [get_bd_ports io_1]
set_property location {544 355} [get_bd_ports io_1]
startgroup
set_property -dict [list CONFIG.C_PROBE0_WIDTH {100}] [get_bd_cells ila_0]
endgroup
save_bd_design
generate_target all [get_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
catch { config_ip_cache -export [get_ips -all ioDetector_ila_0_0] }
export_ip_user_files -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
launch_runs -jobs 8 {ioDetector_ila_0_0_synth_1 ioDetector_main_0_0_synth_1}
export_simulation -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -directory G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/sim_scripts -ip_user_files_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files -ipstatic_source_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/modelsim} {questa=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/questa} {riviera=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/riviera} {activehdl=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
refresh_design
place_ports {io_1[97]} V8 {io_1[96]} W8 {io_1[99]} W10 {io_1[95]} Y9 {io_1[98]} W9 {io_1[78]} V10 {io_1[94]} Y8 {io_1[75]} V6 {io_1[92]} Y6 {io_1[82]} U5 {io_1[93]} Y7 {io_1[77]} V11 {io_1[91]} T9 {io_1[90]} U10 {io_1[89]} U7 {io_1[76]} W6 {io_1[88]} V7 {io_1[85]} U9 {io_1[87]} V5 {io_1[81]} T5 {io_1[86]} U8 {io_1[83]} W11 {io_1[84]} Y11 {io_1[80]} Y13 {io_1[79]} Y12
place_ports {io_1[69]} Y14 {io_1[47]} P20 {io_1[71]} U17 {io_1[58]} T12 {io_1[74]} V15 {io_1[48]} N18 {io_1[68]} Y16 {io_1[34]} T17 {io_1[72]} T16 {io_1[45]} U20 {io_1[70]} W14 {io_1[51]} U19 {io_1[57]} U12 {io_1[49]} P19 {io_1[73]} W15 {io_1[52]} U14 {io_1[55]} T10 {io_1[50]} U18 {io_1[62]} V12 {io_1[63]} T15 {io_1[44]} T20 {io_1[67]} Y17 {io_1[66]} P14 {io_1[64]} T14 {io_1[42]} V20 {io_1[65]} R14 {io_1[43]} W20 {io_1[29]} P18 {io_1[61]} W13 {io_1[53]} U15 {io_1[33]} V18 {io_1[60]} U13 {io_1[59]} V13 {io_1[56]} T11 {io_1[54]} R19 {io_1[46]} N20 {io_1[32]} V17 {io_1[41]} Y19 {io_1[40]} Y18 {io_1[26]} P15 {io_1[39]} W16 {io_1[38]} V16 {io_1[37]} R17 {io_1[36]} R16 {io_1[35]} R18 {io_1[31]} W19 {io_1[30]} W18 {io_1[28]} N17 {io_1[27]} P16 {io_1[25]} T19
place_ports {io_1[21]} K14 {io_1[24]} L15 {io_1[8]} H18 {io_1[23]} N15 {io_1[2]} L17 {io_1[15]} J20 {io_1[22]} N16 {io_1[12]} G18 {io_1[20]} J14 {io_1[19]} H15 {io_1[18]} G15 {io_1[7]} H16 {io_1[17]} G19 {io_1[6]} H17 {io_1[0]} J19 {io_1[16]} G20 {io_1[3]} L16 {io_1[14]} H20 {io_1[5]} K17 {io_1[9]} J18 {io_1[13]} G17 {io_1[4]} K18 {io_1[1]} K19 {io_1[11]} F19 {io_1[10]} F20
set_property is_loc_fixed false [get_ports [list  {io_1[88]}]]
place_ports {io_1[88]} L19
place_ports {io_1[81]} U5 {io_1[86]} W10 {io_1[99]} V7 {io_1[84]} U9 {io_1[83]} Y11 {io_1[85]} U8 {io_1[76]} V11 {io_1[82]} W11 {io_1[80]} T5 {io_1[79]} Y13 {io_1[78]} Y12 {io_1[75]} W6 {io_1[77]} V10 {io_1[74]} V6
place_ports {io_1[99]} V15
place_ports {io_1[99]} V7
place_ports {io_1[1]} V15
save_constraints
reset_run impl_1
update_module_reference ioDetector_main_0_0
launch_runs impl_1 -jobs 8
wait_on_run impl_1
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
open_hw_target
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
