This holds the writeback stage for the mips core
