// Seed: 3927150765
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output supply1 id_3
);
  logic id_5;
  wire  id_6;
  assign id_2 = -1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    input wire id_9,
    output wire id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_2,
      id_6
  );
  assign id_10 = -1;
endmodule
