
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 528 
WARNING: [Synth 8-2611] redeclaration of ansi port counterX is not allowed [//ad/eng/users/t/d/tderemer/Desktop/vhsyncgenerator.v:11]
WARNING: [Synth 8-2611] redeclaration of ansi port counterY is not allowed [//ad/eng/users/t/d/tderemer/Desktop/vhsyncgenerator.v:12]
WARNING: [Synth 8-2611] redeclaration of ansi port inDisplay is not allowed [//ad/eng/users/t/d/tderemer/Desktop/vhsyncgenerator.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 813.434 ; gain = 181.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clockgenerator' [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/clockgenerator.v:3]
	Parameter DIVISOR bound to: 28'b0000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'clockgenerator' (1#1) [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/clockgenerator.v:3]
INFO: [Synth 8-6157] synthesizing module 'vhsyncgenerator' [//ad/eng/users/t/d/tderemer/Desktop/vhsyncgenerator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'vhsyncgenerator' (2#1) [//ad/eng/users/t/d/tderemer/Desktop/vhsyncgenerator.v:2]
WARNING: [Synth 8-689] width (10) of port connection 'counterY' does not match port width (9) of module 'vhsyncgenerator' [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/top.v:47]
INFO: [Synth 8-6157] synthesizing module 'secondcounter' [X:/Desktop/secondcounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'secondcounter' (3#1) [X:/Desktop/secondcounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'secondtwocounter' [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/secondtwocounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'secondtwocounter' (4#1) [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/secondtwocounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_segment' [//ad/eng/users/t/d/tderemer/Desktop/display_segment.v:3]
INFO: [Synth 8-6157] synthesizing module 'rotator' [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/rotator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rotator' (5#1) [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/rotator.v:3]
INFO: [Synth 8-6157] synthesizing module 'refreshcounter' [//ad/eng/users/t/d/tderemer/Desktop/refreshcounter.v:3]
	Parameter div_value bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'refreshcounter' (6#1) [//ad/eng/users/t/d/tderemer/Desktop/refreshcounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'anodecontrol' [//ad/eng/users/t/d/tderemer/Desktop/anodecontrol.v:3]
INFO: [Synth 8-6155] done synthesizing module 'anodecontrol' (7#1) [//ad/eng/users/t/d/tderemer/Desktop/anodecontrol.v:3]
INFO: [Synth 8-6157] synthesizing module 'cathodecontrol' [//ad/eng/users/t/d/tderemer/Desktop/cathodecontrol.v:3]
WARNING: [Synth 8-567] referenced signal 'digit1' should be on the sensitivity list [//ad/eng/users/t/d/tderemer/Desktop/cathodecontrol.v:16]
WARNING: [Synth 8-567] referenced signal 'digit2' should be on the sensitivity list [//ad/eng/users/t/d/tderemer/Desktop/cathodecontrol.v:16]
WARNING: [Synth 8-567] referenced signal 'digit3' should be on the sensitivity list [//ad/eng/users/t/d/tderemer/Desktop/cathodecontrol.v:16]
WARNING: [Synth 8-567] referenced signal 'digit4' should be on the sensitivity list [//ad/eng/users/t/d/tderemer/Desktop/cathodecontrol.v:16]
WARNING: [Synth 8-567] referenced signal 'digit5' should be on the sensitivity list [//ad/eng/users/t/d/tderemer/Desktop/cathodecontrol.v:16]
WARNING: [Synth 8-567] referenced signal 'digit6' should be on the sensitivity list [//ad/eng/users/t/d/tderemer/Desktop/cathodecontrol.v:16]
WARNING: [Synth 8-567] referenced signal 'digit7' should be on the sensitivity list [//ad/eng/users/t/d/tderemer/Desktop/cathodecontrol.v:16]
WARNING: [Synth 8-567] referenced signal 'digit8' should be on the sensitivity list [//ad/eng/users/t/d/tderemer/Desktop/cathodecontrol.v:16]
INFO: [Synth 8-6155] done synthesizing module 'cathodecontrol' (8#1) [//ad/eng/users/t/d/tderemer/Desktop/cathodecontrol.v:3]
INFO: [Synth 8-6157] synthesizing module 'bintodisplay' [//ad/eng/users/t/d/tderemer/Desktop/bintodisplay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bintodisplay' (9#1) [//ad/eng/users/t/d/tderemer/Desktop/bintodisplay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'display_segment' (10#1) [//ad/eng/users/t/d/tderemer/Desktop/display_segment.v:3]
WARNING: [Synth 8-6014] Unused sequential element score_reg was removed.  [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/top.v:117]
WARNING: [Synth 8-6014] Unused sequential element win_reg was removed.  [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/top.v:154]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design top has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 853.098 ; gain = 221.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 853.098 ; gain = 221.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 853.098 ; gain = 221.305
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/Desktop/lab4.xdc]
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'win'. [X:/Desktop/lab4.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/Desktop/lab4.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [X:/Desktop/lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/Desktop/lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 984.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 984.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 984.141 ; gain = 352.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 984.141 ; gain = 352.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 984.141 ; gain = 352.348
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "cathode" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'vgaG_reg' into 'vgaR_reg' [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/top.v:146]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 984.141 ; gain = 352.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vhsyncgenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rotator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module refreshcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module anodecontrol 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module bintodisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'temps_reg[5:0]' into 'temps_reg[5:0]' [X:/Desktop/Fall 2020/EC330/project_final/project_final.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3331] design top has unconnected port rst
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\difficulty_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 984.141 ; gain = 352.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 984.141 ; gain = 352.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 984.141 ; gain = 352.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 993.105 ; gain = 361.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop m1/v_sync_reg is being inverted and renamed to m1/v_sync_reg_inv.
INFO: [Synth 8-5365] Flop m1/h_sync_reg is being inverted and renamed to m1/h_sync_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 998.891 ; gain = 367.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 998.891 ; gain = 367.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 998.891 ; gain = 367.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 998.891 ; gain = 367.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 998.891 ; gain = 367.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 998.891 ; gain = 367.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    50|
|3     |LUT1   |    14|
|4     |LUT2   |    46|
|5     |LUT3   |    34|
|6     |LUT4   |    52|
|7     |LUT5   |    32|
|8     |LUT6   |    51|
|9     |FDRE   |   192|
|10    |IBUF   |     6|
|11    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   500|
|2     |  m0     |clockgenerator   |    44|
|3     |  m1     |vhsyncgenerator  |   126|
|4     |  m2     |secondcounter    |    46|
|5     |  m3     |display_segment  |    78|
|6     |    m1   |rotator          |    26|
|7     |    m2   |refreshcounter   |    52|
|8     |  m4     |secondtwocounter |    44|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 998.891 ; gain = 367.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 998.891 ; gain = 236.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 998.891 ; gain = 367.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1017.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 38 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1017.191 ; gain = 663.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/Desktop/Fall 2020/EC330/project_final/project_final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 10 13:58:29 2020...
