// Seed: 2912184029
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  bit id_6, id_7, id_8;
  assign id_6 = id_7;
  initial begin : LABEL_0
    disable id_9;
    id_6 <= -1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2,
      id_2,
      id_2
  );
  wire id_7;
  localparam [1 : -1] id_8 = (-1);
  wire  id_9;
  logic id_10;
endmodule
