TimeQuest Timing Analyzer report for uart_tx
Wed Dec 14 20:11:29 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Hold: 'clk'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Slow 1200mV 85C Model Metastability Report
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 0C Model Metastability Report
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Fast 1200mV 0C Model Metastability Report
 40. Multicorner Timing Analysis Summary
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Board Trace Model Assignments
 44. Input Transition Times
 45. Signal Integrity Metrics (Slow 1200mv 0c Model)
 46. Signal Integrity Metrics (Slow 1200mv 85c Model)
 47. Signal Integrity Metrics (Fast 1200mv 0c Model)
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; uart_tx                                           ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 222.72 MHz ; 222.72 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.490 ; -279.366           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.414 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -200.521                         ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                    ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -3.490 ; timer_cnt[30]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.409      ;
; -3.481 ; timer_cnt[25]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.575     ; 3.907      ;
; -3.476 ; timer_cnt[29]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.395      ;
; -3.423 ; timer_cnt[31]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.342      ;
; -3.356 ; timer_cnt[0]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.276      ;
; -3.308 ; timer_cnt[7]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.229      ;
; -3.306 ; timer_cnt[18]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.225      ;
; -3.280 ; timer_cnt[17]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.200      ;
; -3.271 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT2  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.196      ;
; -3.271 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT3  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.196      ;
; -3.271 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT4  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.196      ;
; -3.271 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT5  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.196      ;
; -3.271 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT6  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.196      ;
; -3.262 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT2  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.187      ;
; -3.262 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT3  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.187      ;
; -3.262 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT4  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.187      ;
; -3.262 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT5  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.187      ;
; -3.262 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT6  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.187      ;
; -3.256 ; timer_cnt[30]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.175      ;
; -3.256 ; timer_cnt[1]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.176      ;
; -3.247 ; timer_cnt[25]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.575     ; 3.673      ;
; -3.242 ; timer_cnt[29]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.161      ;
; -3.224 ; timer_cnt[7]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.145      ;
; -3.218 ; timer_cnt[7]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.139      ;
; -3.211 ; timer_cnt[2]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.131      ;
; -3.190 ; timer_cnt[7]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.110      ;
; -3.189 ; timer_cnt[31]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.108      ;
; -3.184 ; timer_cnt[1]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.104      ;
; -3.179 ; timer_cnt[24]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.098      ;
; -3.178 ; timer_cnt[1]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.098      ;
; -3.173 ; uart_tx:uart_tx_m0|state.S_BIT2     ; uart_tx:uart_tx_m0|txd           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.093      ;
; -3.168 ; timer_cnt[27]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.087      ;
; -3.166 ; timer_cnt[0]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.086      ;
; -3.158 ; timer_cnt[10]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.077      ;
; -3.154 ; timer_cnt[16]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.073      ;
; -3.154 ; timer_cnt[11]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.073      ;
; -3.150 ; timer_cnt[1]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.069      ;
; -3.147 ; timer_cnt[8]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.066      ;
; -3.134 ; timer_cnt[30]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.054      ;
; -3.133 ; timer_cnt[30]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.053      ;
; -3.131 ; timer_cnt[30]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.051      ;
; -3.130 ; timer_cnt[30]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.050      ;
; -3.129 ; timer_cnt[7]                        ; timer_cnt[30]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.050      ;
; -3.123 ; uart_tx:uart_tx_m0|bit_timer[13]    ; uart_tx:uart_tx_m0|state.S_BIT2  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.048      ;
; -3.123 ; uart_tx:uart_tx_m0|bit_timer[13]    ; uart_tx:uart_tx_m0|state.S_BIT3  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.048      ;
; -3.123 ; uart_tx:uart_tx_m0|bit_timer[13]    ; uart_tx:uart_tx_m0|state.S_BIT4  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.048      ;
; -3.123 ; uart_tx:uart_tx_m0|bit_timer[13]    ; uart_tx:uart_tx_m0|state.S_BIT5  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.048      ;
; -3.123 ; uart_tx:uart_tx_m0|bit_timer[13]    ; uart_tx:uart_tx_m0|state.S_BIT6  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.048      ;
; -3.121 ; timer_cnt[0]                        ; timer_cnt[31]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.041      ;
; -3.121 ; timer_cnt[28]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.040      ;
; -3.119 ; timer_cnt[7]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.040      ;
; -3.109 ; timer_cnt[29]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.029      ;
; -3.108 ; timer_cnt[3]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.028      ;
; -3.108 ; timer_cnt[29]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.028      ;
; -3.106 ; timer_cnt[29]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.026      ;
; -3.105 ; timer_cnt[29]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.025      ;
; -3.099 ; timer_cnt[12]                       ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.020      ;
; -3.099 ; timer_cnt[7]                        ; timer_cnt[31]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.020      ;
; -3.089 ; timer_cnt[1]                        ; timer_cnt[30]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.009      ;
; -3.086 ; timer_cnt[0]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.006      ;
; -3.080 ; timer_cnt[0]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.000      ;
; -3.079 ; timer_cnt[1]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.999      ;
; -3.074 ; timer_cnt[25]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.574     ; 3.501      ;
; -3.073 ; timer_cnt[25]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.574     ; 3.500      ;
; -3.072 ; timer_cnt[18]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 3.991      ;
; -3.072 ; timer_cnt[25]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.574     ; 3.499      ;
; -3.070 ; timer_cnt[25]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.574     ; 3.497      ;
; -3.065 ; timer_cnt[4]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.985      ;
; -3.059 ; timer_cnt[1]                        ; timer_cnt[31]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.979      ;
; -3.056 ; uart_tx:uart_tx_m0|tx_data_latch[2] ; uart_tx:uart_tx_m0|txd           ; clk          ; clk         ; 1.000        ; -0.434     ; 3.623      ;
; -3.052 ; timer_cnt[0]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 3.971      ;
; -3.050 ; uart_tx:uart_tx_m0|bit_timer[0]     ; uart_tx:uart_tx_m0|bit_timer[15] ; clk          ; clk         ; 1.000        ; -0.082     ; 3.969      ;
; -3.048 ; timer_cnt[19]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 3.969      ;
; -3.046 ; timer_cnt[17]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.966      ;
; -3.040 ; timer_cnt[31]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.960      ;
; -3.039 ; timer_cnt[31]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.959      ;
; -3.037 ; timer_cnt[31]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.957      ;
; -3.036 ; timer_cnt[3]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.956      ;
; -3.036 ; timer_cnt[31]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.956      ;
; -3.030 ; timer_cnt[3]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.950      ;
; -3.021 ; timer_cnt[2]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.941      ;
; -3.019 ; uart_tx:uart_tx_m0|tx_data_latch[1] ; uart_tx:uart_tx_m0|txd           ; clk          ; clk         ; 1.000        ; -0.434     ; 3.586      ;
; -3.016 ; timer_cnt[0]                        ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 3.935      ;
; -3.014 ; timer_cnt[30]                       ; timer_cnt[25]                    ; clk          ; clk         ; 1.000        ; 0.393      ; 4.408      ;
; -3.012 ; timer_cnt[22]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 3.933      ;
; -3.005 ; timer_cnt[25]                       ; timer_cnt[25]                    ; clk          ; clk         ; 1.000        ; -0.100     ; 3.906      ;
; -3.002 ; timer_cnt[3]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.082     ; 3.921      ;
; -3.000 ; timer_cnt[29]                       ; timer_cnt[25]                    ; clk          ; clk         ; 1.000        ; 0.393      ; 4.394      ;
; -2.992 ; timer_cnt[7]                        ; timer_cnt[12]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 3.913      ;
; -2.991 ; timer_cnt[0]                        ; timer_cnt[30]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.911      ;
; -2.983 ; timer_cnt[7]                        ; timer_cnt[28]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 3.904      ;
; -2.976 ; timer_cnt[2]                        ; timer_cnt[31]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.896      ;
; -2.975 ; timer_cnt[0]                        ; timer_cnt[29]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.895      ;
; -2.968 ; timer_cnt[7]                        ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.888      ;
; -2.963 ; timer_cnt[5]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.883      ;
; -2.958 ; timer_cnt[0]                        ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.878      ;
; -2.957 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_STOP  ; clk          ; clk         ; 1.000        ; -0.077     ; 3.881      ;
; -2.955 ; timer_cnt[14]                       ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 3.876      ;
; -2.953 ; timer_cnt[7]                        ; timer_cnt[29]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 3.874      ;
; -2.952 ; timer_cnt[1]                        ; timer_cnt[12]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.872      ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; buf_data[1]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.485      ; 1.153      ;
; 0.417 ; buf_data[3]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.155      ;
; 0.429 ; buf_data[0]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.167      ;
; 0.431 ; buf_data[6]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.169      ;
; 0.433 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.160      ;
; 0.434 ; wr_state                                                                                                                                                     ; wr_state                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.444 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.171      ;
; 0.453 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; buf_rdreq                                                                                                                                                    ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; buf_data[5]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.202      ;
; 0.469 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.196      ;
; 0.469 ; buf_data[2]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.207      ;
; 0.487 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.214      ;
; 0.489 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.216      ;
; 0.522 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.249      ;
; 0.527 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.176      ;
; 0.528 ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT1                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.820      ;
; 0.530 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.179      ;
; 0.551 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.200      ;
; 0.573 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.222      ;
; 0.634 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|txd                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.926      ;
; 0.659 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.952      ;
; 0.691 ; rd_state.S_RD_FIFO                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.983      ;
; 0.713 ; rd_state.S_RD_SEND                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.005      ;
; 0.745 ; byte_cnt[5]                                                                                                                                                  ; byte_cnt[5]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; byte_cnt[7]                                                                                                                                                  ; byte_cnt[7]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; byte_cnt[6]                                                                                                                                                  ; byte_cnt[6]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.750 ; byte_cnt[4]                                                                                                                                                  ; byte_cnt[4]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.043      ;
; 0.754 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.048      ;
; 0.758 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.051      ;
; 0.760 ; timer_cnt[3]                                                                                                                                                 ; timer_cnt[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; timer_cnt[1]                                                                                                                                                 ; timer_cnt[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; timer_cnt[5]                                                                                                                                                 ; timer_cnt[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; timer_cnt[11]                                                                                                                                                ; timer_cnt[11]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; timer_cnt[27]                                                                                                                                                ; timer_cnt[27]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[29]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; timer_cnt[2]                                                                                                                                                 ; timer_cnt[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer_cnt[6]                                                                                                                                                 ; timer_cnt[6]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer_cnt[9]                                                                                                                                                 ; timer_cnt[9]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer_cnt[16]                                                                                                                                                ; timer_cnt[16]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer_cnt[31]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; timer_cnt[4]                                                                                                                                                 ; timer_cnt[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer_cnt[10]                                                                                                                                                ; timer_cnt[10]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer_cnt[18]                                                                                                                                                ; timer_cnt[18]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; timer_cnt[8]                                                                                                                                                 ; timer_cnt[8]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; timer_cnt[30]                                                                                                                                                ; timer_cnt[30]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; byte_cnt[1]                                                                                                                                                  ; byte_cnt[1]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; byte_cnt[3]                                                                                                                                                  ; byte_cnt[3]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; timer_cnt[24]                                                                                                                                                ; timer_cnt[24]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; timer_cnt[26]                                                                                                                                                ; timer_cnt[26]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; timer_cnt[28]                                                                                                                                                ; timer_cnt[28]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; byte_cnt[2]                                                                                                                                                  ; byte_cnt[2]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.060      ;
; 0.769 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.061      ;
; 0.771 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.773 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.066      ;
; 0.775 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.067      ;
; 0.776 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.425      ;
; 0.782 ; byte_cnt[0]                                                                                                                                                  ; byte_cnt[0]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.074      ;
; 0.786 ; timer_cnt[0]                                                                                                                                                 ; timer_cnt[0]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.435      ;
; 0.787 ; rd_state.S_RD_IDLE                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.080      ;
; 0.790 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.082      ;
; 0.813 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.105      ;
; 0.813 ; rd_state.S_RD_SEND                                                                                                                                           ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.105      ;
; 0.814 ; rd_state.S_RD_SEND                                                                                                                                           ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.106      ;
; 0.825 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.117      ;
; 0.847 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.574      ;
; 0.858 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.150      ;
; 0.878 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.527      ;
; 0.894 ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.186      ;
; 0.933 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.226      ;
; 0.951 ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.243      ;
; 0.953 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.245      ;
; 0.956 ; buf_data[4]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.694      ;
; 0.966 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.259      ;
; 1.007 ; buf_rdreq                                                                                                                                                    ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.300      ;
; 1.022 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.749      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[0]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[1]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[2]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[3]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[4]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[5]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[6]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[7]                                                                                                                                         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[0]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[1]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[2]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[3]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[4]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[5]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[6]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_rdreq                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_wrreq                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[0]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[1]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[2]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[3]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[4]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[5]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[6]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[7]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_FIFO                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_IDLE                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_SEND                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[0]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[10]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[11]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[12]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[13]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[14]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[15]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[16]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[17]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[18]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[19]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[1]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[20]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[21]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[22]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[23]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[24]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[25]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[26]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[27]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[28]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[29]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[2]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[30]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[31]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[3]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[4]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[5]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[6]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[7]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[8]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[9]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[0]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[11]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[12]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[13]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[14]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[15]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[1]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[2]                                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 7.551 ; 7.597 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 7.287 ; 7.332 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 234.85 MHz ; 234.85 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.258 ; -251.250          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.384 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -200.521                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                     ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -3.258 ; timer_cnt[25]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.535     ; 3.725      ;
; -3.203 ; timer_cnt[30]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 4.134      ;
; -3.176 ; timer_cnt[29]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 4.107      ;
; -3.135 ; timer_cnt[31]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 4.066      ;
; -3.070 ; timer_cnt[17]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 4.002      ;
; -3.030 ; timer_cnt[25]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.535     ; 3.497      ;
; -3.024 ; timer_cnt[18]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.955      ;
; -3.012 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT2  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.946      ;
; -3.012 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT3  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.946      ;
; -3.012 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT4  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.946      ;
; -3.012 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT5  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.946      ;
; -3.012 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT6  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.946      ;
; -3.007 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT2  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.941      ;
; -3.007 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT3  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.941      ;
; -3.007 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT4  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.941      ;
; -3.007 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT5  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.941      ;
; -3.007 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT6  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.941      ;
; -2.999 ; uart_tx:uart_tx_m0|state.S_BIT2     ; uart_tx:uart_tx_m0|txd           ; clk          ; clk         ; 1.000        ; -0.073     ; 3.928      ;
; -2.975 ; timer_cnt[30]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.906      ;
; -2.958 ; timer_cnt[7]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.889      ;
; -2.948 ; timer_cnt[29]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.879      ;
; -2.937 ; timer_cnt[0]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.867      ;
; -2.913 ; timer_cnt[24]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.844      ;
; -2.907 ; timer_cnt[31]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.838      ;
; -2.903 ; timer_cnt[27]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.834      ;
; -2.897 ; timer_cnt[16]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.828      ;
; -2.896 ; timer_cnt[11]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.827      ;
; -2.895 ; timer_cnt[10]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.826      ;
; -2.891 ; uart_tx:uart_tx_m0|bit_timer[13]    ; uart_tx:uart_tx_m0|state.S_BIT2  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.825      ;
; -2.891 ; uart_tx:uart_tx_m0|bit_timer[13]    ; uart_tx:uart_tx_m0|state.S_BIT3  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.825      ;
; -2.891 ; uart_tx:uart_tx_m0|bit_timer[13]    ; uart_tx:uart_tx_m0|state.S_BIT4  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.825      ;
; -2.891 ; uart_tx:uart_tx_m0|bit_timer[13]    ; uart_tx:uart_tx_m0|state.S_BIT5  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.825      ;
; -2.891 ; uart_tx:uart_tx_m0|bit_timer[13]    ; uart_tx:uart_tx_m0|state.S_BIT6  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.825      ;
; -2.887 ; timer_cnt[8]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.818      ;
; -2.867 ; timer_cnt[7]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.798      ;
; -2.866 ; timer_cnt[28]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.797      ;
; -2.852 ; timer_cnt[25]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.536     ; 3.318      ;
; -2.851 ; timer_cnt[25]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.536     ; 3.317      ;
; -2.849 ; timer_cnt[25]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.536     ; 3.315      ;
; -2.848 ; timer_cnt[25]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.536     ; 3.314      ;
; -2.842 ; timer_cnt[17]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.774      ;
; -2.834 ; timer_cnt[19]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.764      ;
; -2.824 ; uart_tx:uart_tx_m0|tx_data_latch[2] ; uart_tx:uart_tx_m0|txd           ; clk          ; clk         ; 1.000        ; -0.386     ; 3.440      ;
; -2.823 ; timer_cnt[1]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.753      ;
; -2.817 ; timer_cnt[1]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.747      ;
; -2.814 ; timer_cnt[25]                       ; timer_cnt[25]                    ; clk          ; clk         ; 1.000        ; -0.091     ; 3.725      ;
; -2.812 ; timer_cnt[2]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.742      ;
; -2.808 ; timer_cnt[7]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.739      ;
; -2.800 ; timer_cnt[22]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.730      ;
; -2.797 ; timer_cnt[30]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.727      ;
; -2.796 ; timer_cnt[30]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.726      ;
; -2.796 ; timer_cnt[18]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.727      ;
; -2.794 ; timer_cnt[30]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.724      ;
; -2.793 ; timer_cnt[30]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.723      ;
; -2.792 ; uart_tx:uart_tx_m0|tx_data_latch[1] ; uart_tx:uart_tx_m0|txd           ; clk          ; clk         ; 1.000        ; -0.386     ; 3.408      ;
; -2.789 ; timer_cnt[12]                       ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.720      ;
; -2.786 ; timer_cnt[7]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.717      ;
; -2.771 ; timer_cnt[7]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.703      ;
; -2.770 ; timer_cnt[29]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.700      ;
; -2.769 ; timer_cnt[29]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.699      ;
; -2.767 ; timer_cnt[29]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.697      ;
; -2.766 ; timer_cnt[29]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.696      ;
; -2.765 ; timer_cnt[0]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.695      ;
; -2.764 ; timer_cnt[1]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.694      ;
; -2.759 ; timer_cnt[30]                       ; timer_cnt[25]                    ; clk          ; clk         ; 1.000        ; 0.373      ; 4.134      ;
; -2.733 ; timer_cnt[0]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.663      ;
; -2.732 ; timer_cnt[29]                       ; timer_cnt[25]                    ; clk          ; clk         ; 1.000        ; 0.373      ; 4.107      ;
; -2.729 ; timer_cnt[31]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.659      ;
; -2.728 ; uart_tx:uart_tx_m0|bit_timer[12]    ; uart_tx:uart_tx_m0|state.S_BIT2  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.662      ;
; -2.728 ; uart_tx:uart_tx_m0|bit_timer[12]    ; uart_tx:uart_tx_m0|state.S_BIT3  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.662      ;
; -2.728 ; uart_tx:uart_tx_m0|bit_timer[12]    ; uart_tx:uart_tx_m0|state.S_BIT4  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.662      ;
; -2.728 ; uart_tx:uart_tx_m0|bit_timer[12]    ; uart_tx:uart_tx_m0|state.S_BIT5  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.662      ;
; -2.728 ; uart_tx:uart_tx_m0|bit_timer[12]    ; uart_tx:uart_tx_m0|state.S_BIT6  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.662      ;
; -2.728 ; timer_cnt[31]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.658      ;
; -2.727 ; timer_cnt[1]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.658      ;
; -2.726 ; timer_cnt[31]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.656      ;
; -2.725 ; timer_cnt[31]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.655      ;
; -2.721 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_STOP  ; clk          ; clk         ; 1.000        ; -0.069     ; 3.654      ;
; -2.716 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_STOP  ; clk          ; clk         ; 1.000        ; -0.069     ; 3.649      ;
; -2.713 ; uart_tx:uart_tx_m0|bit_timer[0]     ; uart_tx:uart_tx_m0|bit_timer[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.642      ;
; -2.694 ; timer_cnt[3]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.624      ;
; -2.691 ; timer_cnt[31]                       ; timer_cnt[25]                    ; clk          ; clk         ; 1.000        ; 0.373      ; 4.066      ;
; -2.688 ; timer_cnt[3]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.618      ;
; -2.686 ; timer_cnt[4]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.616      ;
; -2.685 ; timer_cnt[24]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.616      ;
; -2.675 ; timer_cnt[27]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.606      ;
; -2.674 ; timer_cnt[0]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.604      ;
; -2.670 ; timer_cnt[7]                        ; timer_cnt[31]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.601      ;
; -2.669 ; timer_cnt[16]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.600      ;
; -2.668 ; timer_cnt[11]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.599      ;
; -2.667 ; timer_cnt[10]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.598      ;
; -2.664 ; timer_cnt[14]                       ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.595      ;
; -2.664 ; timer_cnt[17]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.595      ;
; -2.663 ; timer_cnt[17]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.594      ;
; -2.661 ; timer_cnt[17]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.592      ;
; -2.660 ; timer_cnt[17]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.591      ;
; -2.659 ; timer_cnt[8]                        ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.590      ;
; -2.652 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT0  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.586      ;
; -2.652 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT1  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.586      ;
; -2.652 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT7  ; clk          ; clk         ; 1.000        ; -0.068     ; 3.586      ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; wr_state                                                                                                                                                     ; wr_state                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; buf_data[1]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.430      ; 1.054      ;
; 0.398 ; buf_data[3]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.057      ;
; 0.402 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; buf_rdreq                                                                                                                                                    ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.410 ; buf_data[0]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.069      ;
; 0.412 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.060      ;
; 0.413 ; buf_data[6]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.072      ;
; 0.423 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.071      ;
; 0.441 ; buf_data[5]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.100      ;
; 0.443 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.091      ;
; 0.443 ; buf_data[2]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.102      ;
; 0.465 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.113      ;
; 0.465 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.113      ;
; 0.493 ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT1                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.141      ;
; 0.497 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.074      ;
; 0.500 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.077      ;
; 0.519 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.096      ;
; 0.540 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.117      ;
; 0.587 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|txd                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.854      ;
; 0.613 ; rd_state.S_RD_FIFO                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.880      ;
; 0.616 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.883      ;
; 0.634 ; rd_state.S_RD_SEND                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.901      ;
; 0.668 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.935      ;
; 0.693 ; byte_cnt[7]                                                                                                                                                  ; byte_cnt[7]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; byte_cnt[5]                                                                                                                                                  ; byte_cnt[5]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.698 ; byte_cnt[4]                                                                                                                                                  ; byte_cnt[4]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; byte_cnt[6]                                                                                                                                                  ; byte_cnt[6]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.704 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; timer_cnt[3]                                                                                                                                                 ; timer_cnt[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; timer_cnt[5]                                                                                                                                                 ; timer_cnt[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; timer_cnt[11]                                                                                                                                                ; timer_cnt[11]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[29]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; timer_cnt[1]                                                                                                                                                 ; timer_cnt[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; timer_cnt[6]                                                                                                                                                 ; timer_cnt[6]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; timer_cnt[27]                                                                                                                                                ; timer_cnt[27]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; timer_cnt[9]                                                                                                                                                 ; timer_cnt[9]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; timer_cnt[31]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; timer_cnt[2]                                                                                                                                                 ; timer_cnt[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; timer_cnt[16]                                                                                                                                                ; timer_cnt[16]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; byte_cnt[1]                                                                                                                                                  ; byte_cnt[1]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; byte_cnt[3]                                                                                                                                                  ; byte_cnt[3]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; timer_cnt[4]                                                                                                                                                 ; timer_cnt[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; timer_cnt[8]                                                                                                                                                 ; timer_cnt[8]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; timer_cnt[10]                                                                                                                                                ; timer_cnt[10]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; timer_cnt[18]                                                                                                                                                ; timer_cnt[18]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; timer_cnt[24]                                                                                                                                                ; timer_cnt[24]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; timer_cnt[26]                                                                                                                                                ; timer_cnt[26]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; timer_cnt[28]                                                                                                                                                ; timer_cnt[28]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; timer_cnt[30]                                                                                                                                                ; timer_cnt[30]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; byte_cnt[2]                                                                                                                                                  ; byte_cnt[2]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.293      ;
; 0.719 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.986      ;
; 0.722 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.989      ;
; 0.723 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.300      ;
; 0.725 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.992      ;
; 0.729 ; rd_state.S_RD_IDLE                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; byte_cnt[0]                                                                                                                                                  ; byte_cnt[0]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.997      ;
; 0.733 ; timer_cnt[0]                                                                                                                                                 ; timer_cnt[0]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.000      ;
; 0.735 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.002      ;
; 0.737 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.004      ;
; 0.737 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.004      ;
; 0.751 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.018      ;
; 0.763 ; rd_state.S_RD_SEND                                                                                                                                           ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.030      ;
; 0.763 ; rd_state.S_RD_SEND                                                                                                                                           ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.030      ;
; 0.766 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.033      ;
; 0.783 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.431      ;
; 0.805 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.072      ;
; 0.813 ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.080      ;
; 0.813 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.390      ;
; 0.845 ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.112      ;
; 0.855 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; buf_data[4]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.539      ;
; 0.881 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.148      ;
; 0.881 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.071      ; 1.147      ;
; 0.917 ; buf_rdreq                                                                                                                                                    ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 1.185      ;
; 0.923 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.191      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[0]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[1]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[2]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[3]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[4]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[5]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[6]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[7]                                                                                                                                         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[0]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[1]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[2]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[3]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[4]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[5]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[6]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_rdreq                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_wrreq                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[0]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[1]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[2]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[3]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[4]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[5]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[6]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[7]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_FIFO                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_IDLE                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_SEND                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[0]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[10]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[11]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[12]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[13]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[14]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[15]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[16]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[17]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[18]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[19]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[1]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[20]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[21]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[22]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[23]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[24]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[25]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[26]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[27]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[28]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[29]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[2]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[30]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[31]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[3]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[4]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[5]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[6]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[7]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[8]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[9]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[0]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[11]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[12]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[13]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[14]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[15]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[1]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[2]                                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 6.801 ; 6.975 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 6.545 ; 6.715 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.946 ; -53.080           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.141 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -130.506                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                     ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.946 ; timer_cnt[7]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.897      ;
; -0.910 ; timer_cnt[1]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.861      ;
; -0.896 ; timer_cnt[0]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.847      ;
; -0.895 ; timer_cnt[25]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.235     ; 1.647      ;
; -0.890 ; timer_cnt[30]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.842      ;
; -0.881 ; timer_cnt[29]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.833      ;
; -0.875 ; timer_cnt[7]                        ; timer_cnt[31]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.826      ;
; -0.874 ; timer_cnt[7]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.825      ;
; -0.871 ; timer_cnt[7]                        ; timer_cnt[30]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.822      ;
; -0.863 ; timer_cnt[7]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.814      ;
; -0.859 ; timer_cnt[7]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; timer_cnt[31]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.811      ;
; -0.857 ; timer_cnt[7]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.809      ;
; -0.839 ; timer_cnt[3]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.790      ;
; -0.839 ; timer_cnt[1]                        ; timer_cnt[31]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.790      ;
; -0.838 ; timer_cnt[1]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.789      ;
; -0.835 ; timer_cnt[1]                        ; timer_cnt[30]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.786      ;
; -0.829 ; timer_cnt[2]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.780      ;
; -0.828 ; timer_cnt[17]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.780      ;
; -0.827 ; timer_cnt[1]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.778      ;
; -0.825 ; timer_cnt[0]                        ; timer_cnt[31]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.776      ;
; -0.824 ; uart_tx:uart_tx_m0|state.S_BIT2     ; uart_tx:uart_tx_m0|txd           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.774      ;
; -0.824 ; uart_tx:uart_tx_m0|tx_data_latch[2] ; uart_tx:uart_tx_m0|txd           ; clk          ; clk         ; 1.000        ; -0.206     ; 1.605      ;
; -0.823 ; timer_cnt[1]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.774      ;
; -0.821 ; timer_cnt[1]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.773      ;
; -0.813 ; timer_cnt[0]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.764      ;
; -0.807 ; timer_cnt[7]                        ; timer_cnt[29]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.758      ;
; -0.803 ; timer_cnt[7]                        ; timer_cnt[28]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.754      ;
; -0.801 ; uart_tx:uart_tx_m0|tx_data_latch[1] ; uart_tx:uart_tx_m0|txd           ; clk          ; clk         ; 1.000        ; -0.206     ; 1.582      ;
; -0.799 ; timer_cnt[25]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.235     ; 1.551      ;
; -0.794 ; timer_cnt[30]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.746      ;
; -0.790 ; timer_cnt[0]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.741      ;
; -0.787 ; timer_cnt[0]                        ; timer_cnt[30]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.738      ;
; -0.785 ; timer_cnt[29]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.737      ;
; -0.784 ; timer_cnt[7]                        ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.736      ;
; -0.779 ; timer_cnt[18]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.731      ;
; -0.775 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT2  ; clk          ; clk         ; 1.000        ; -0.031     ; 1.731      ;
; -0.775 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT3  ; clk          ; clk         ; 1.000        ; -0.031     ; 1.731      ;
; -0.775 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT4  ; clk          ; clk         ; 1.000        ; -0.031     ; 1.731      ;
; -0.775 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT5  ; clk          ; clk         ; 1.000        ; -0.031     ; 1.731      ;
; -0.775 ; uart_tx:uart_tx_m0|bit_timer[15]    ; uart_tx:uart_tx_m0|state.S_BIT6  ; clk          ; clk         ; 1.000        ; -0.031     ; 1.731      ;
; -0.775 ; timer_cnt[0]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.726      ;
; -0.774 ; timer_cnt[7]                        ; timer_cnt[12]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT2  ; clk          ; clk         ; 1.000        ; -0.031     ; 1.730      ;
; -0.774 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT3  ; clk          ; clk         ; 1.000        ; -0.031     ; 1.730      ;
; -0.774 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT4  ; clk          ; clk         ; 1.000        ; -0.031     ; 1.730      ;
; -0.774 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT5  ; clk          ; clk         ; 1.000        ; -0.031     ; 1.730      ;
; -0.774 ; uart_tx:uart_tx_m0|bit_timer[14]    ; uart_tx:uart_tx_m0|state.S_BIT6  ; clk          ; clk         ; 1.000        ; -0.031     ; 1.730      ;
; -0.773 ; timer_cnt[0]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.725      ;
; -0.771 ; timer_cnt[5]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; timer_cnt[1]                        ; timer_cnt[29]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.722      ;
; -0.770 ; timer_cnt[25]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.236     ; 1.521      ;
; -0.768 ; timer_cnt[25]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.236     ; 1.519      ;
; -0.768 ; timer_cnt[3]                        ; timer_cnt[31]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.719      ;
; -0.767 ; timer_cnt[3]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; timer_cnt[1]                        ; timer_cnt[28]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.718      ;
; -0.765 ; timer_cnt[25]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.236     ; 1.516      ;
; -0.765 ; timer_cnt[25]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.236     ; 1.516      ;
; -0.765 ; timer_cnt[30]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.716      ;
; -0.764 ; timer_cnt[3]                        ; timer_cnt[30]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.715      ;
; -0.763 ; timer_cnt[31]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.715      ;
; -0.763 ; timer_cnt[30]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.714      ;
; -0.761 ; timer_cnt[7]                        ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.712      ;
; -0.761 ; timer_cnt[13]                       ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.712      ;
; -0.761 ; timer_cnt[4]                        ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.712      ;
; -0.760 ; timer_cnt[30]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.711      ;
; -0.760 ; timer_cnt[30]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.711      ;
; -0.758 ; timer_cnt[2]                        ; timer_cnt[31]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.709      ;
; -0.757 ; timer_cnt[0]                        ; timer_cnt[29]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.708      ;
; -0.756 ; timer_cnt[3]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.707      ;
; -0.756 ; timer_cnt[29]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.707      ;
; -0.754 ; timer_cnt[29]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.705      ;
; -0.752 ; timer_cnt[3]                        ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.703      ;
; -0.751 ; timer_cnt[29]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.702      ;
; -0.751 ; timer_cnt[29]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.702      ;
; -0.750 ; timer_cnt[3]                        ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.702      ;
; -0.748 ; timer_cnt[1]                        ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.700      ;
; -0.747 ; timer_cnt[22]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.698      ;
; -0.746 ; timer_cnt[19]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.697      ;
; -0.746 ; timer_cnt[2]                        ; timer_cnt[21]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.697      ;
; -0.739 ; timer_cnt[7]                        ; timer_cnt[27]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.690      ;
; -0.738 ; timer_cnt[1]                        ; timer_cnt[12]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.689      ;
; -0.735 ; timer_cnt[7]                        ; timer_cnt[26]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.686      ;
; -0.734 ; timer_cnt[0]                        ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.686      ;
; -0.734 ; timer_cnt[31]                       ; timer_cnt[17]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.685      ;
; -0.732 ; timer_cnt[17]                       ; timer_cnt[19]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.684      ;
; -0.732 ; timer_cnt[31]                       ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.683      ;
; -0.730 ; timer_cnt[7]                        ; timer_cnt[25]                    ; clk          ; clk         ; 1.000        ; 0.156      ; 1.873      ;
; -0.729 ; timer_cnt[11]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.681      ;
; -0.729 ; timer_cnt[31]                       ; timer_cnt[13]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.680      ;
; -0.729 ; timer_cnt[31]                       ; timer_cnt[14]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.680      ;
; -0.727 ; timer_cnt[28]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.679      ;
; -0.727 ; uart_tx:uart_tx_m0|tx_data_latch[6] ; uart_tx:uart_tx_m0|txd           ; clk          ; clk         ; 1.000        ; -0.206     ; 1.508      ;
; -0.725 ; timer_cnt[12]                       ; timer_cnt[23]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.676      ;
; -0.725 ; timer_cnt[16]                       ; timer_cnt[22]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.677      ;
; -0.725 ; timer_cnt[1]                        ; timer_cnt[15]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.676      ;
; -0.724 ; uart_tx:uart_tx_m0|bit_timer[1]     ; uart_tx:uart_tx_m0|bit_timer[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.672      ;
; -0.723 ; timer_cnt[2]                        ; timer_cnt[20]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.674      ;
; -0.722 ; uart_tx:uart_tx_m0|bit_timer[0]     ; uart_tx:uart_tx_m0|bit_timer[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.670      ;
; -0.720 ; timer_cnt[2]                        ; timer_cnt[30]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.671      ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; buf_data[1]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.471      ;
; 0.144 ; buf_data[3]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.472      ;
; 0.149 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.472      ;
; 0.155 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; buf_data[0]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; buf_data[6]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.486      ;
; 0.162 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; buf_data[2]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.492      ;
; 0.164 ; buf_data[5]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.493      ;
; 0.172 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.495      ;
; 0.179 ; wr_state                                                                                                                                                     ; wr_state                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.508      ;
; 0.187 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; buf_rdreq                                                                                                                                                    ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.199 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.481      ;
; 0.201 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.483      ;
; 0.206 ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT1                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.489      ;
; 0.218 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.500      ;
; 0.256 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|txd                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.376      ;
; 0.261 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; rd_state.S_RD_FIFO                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.381      ;
; 0.272 ; rd_state.S_RD_SEND                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.285 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.405      ;
; 0.297 ; byte_cnt[7]                                                                                                                                                  ; byte_cnt[7]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; byte_cnt[5]                                                                                                                                                  ; byte_cnt[5]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; byte_cnt[4]                                                                                                                                                  ; byte_cnt[4]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; byte_cnt[6]                                                                                                                                                  ; byte_cnt[6]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; timer_cnt[3]                                                                                                                                                 ; timer_cnt[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; timer_cnt[5]                                                                                                                                                 ; timer_cnt[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; timer_cnt[31]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; timer_cnt[1]                                                                                                                                                 ; timer_cnt[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_cnt[6]                                                                                                                                                 ; timer_cnt[6]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_cnt[11]                                                                                                                                                ; timer_cnt[11]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_cnt[27]                                                                                                                                                ; timer_cnt[27]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[29]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; timer_cnt[2]                                                                                                                                                 ; timer_cnt[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer_cnt[8]                                                                                                                                                 ; timer_cnt[8]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer_cnt[9]                                                                                                                                                 ; timer_cnt[9]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer_cnt[16]                                                                                                                                                ; timer_cnt[16]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; byte_cnt[1]                                                                                                                                                  ; byte_cnt[1]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.588      ;
; 0.306 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; timer_cnt[4]                                                                                                                                                 ; timer_cnt[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer_cnt[10]                                                                                                                                                ; timer_cnt[10]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer_cnt[18]                                                                                                                                                ; timer_cnt[18]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer_cnt[24]                                                                                                                                                ; timer_cnt[24]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer_cnt[30]                                                                                                                                                ; timer_cnt[30]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; byte_cnt[2]                                                                                                                                                  ; byte_cnt[2]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; byte_cnt[3]                                                                                                                                                  ; byte_cnt[3]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; timer_cnt[26]                                                                                                                                                ; timer_cnt[26]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; timer_cnt[28]                                                                                                                                                ; timer_cnt[28]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.592      ;
; 0.311 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; byte_cnt[0]                                                                                                                                                  ; byte_cnt[0]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; timer_cnt[0]                                                                                                                                                 ; timer_cnt[0]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; rd_state.S_RD_IDLE                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.440      ;
; 0.331 ; rd_state.S_RD_SEND                                                                                                                                           ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.451      ;
; 0.331 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; rd_state.S_RD_SEND                                                                                                                                           ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.452      ;
; 0.334 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.454      ;
; 0.336 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.659      ;
; 0.337 ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.456      ;
; 0.352 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.472      ;
; 0.359 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.641      ;
; 0.363 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.483      ;
; 0.370 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.490      ;
; 0.372 ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.492      ;
; 0.378 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.498      ;
; 0.393 ; buf_data[4]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.721      ;
; 0.394 ; buf_rdreq                                                                                                                                                    ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.514      ;
; 0.411 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.531      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[0]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[1]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[2]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[3]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[4]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[5]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[6]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_rdreq                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_wrreq                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[0]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[1]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[2]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[3]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[4]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[5]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[6]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[7]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_FIFO                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_IDLE                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_SEND                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[0]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[10]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[11]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[12]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[13]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[14]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[15]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[16]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[17]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[18]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[19]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[1]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[20]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[21]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[22]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[23]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[24]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[25]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[26]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[27]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[28]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[29]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[2]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[30]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[31]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[3]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[4]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[5]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[6]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[7]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[8]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[9]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[0]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[11]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[12]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[13]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[14]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[15]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[1]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[2]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[3]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[4]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[5]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[6]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[7]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[8]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[9]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 3.686 ; 3.548 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 3.569 ; 3.436 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.490   ; 0.141 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -3.490   ; 0.141 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -279.366 ; 0.0   ; 0.0      ; 0.0     ; -200.521            ;
;  clk             ; -279.366 ; 0.000 ; N/A      ; N/A     ; -200.521            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 7.551 ; 7.597 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 3.569 ; 3.436 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1948     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1948     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Dec 14 20:11:27 2016
Info: Command: quartus_sta uart_tx -c uart_tx
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_tx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.490
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.490      -279.366 clk 
Info (332146): Worst-case hold slack is 0.414
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.414         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -200.521 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.258
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.258      -251.250 clk 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.384         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -200.521 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.946
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.946       -53.080 clk 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.141         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -130.506 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 460 megabytes
    Info: Processing ended: Wed Dec 14 20:11:29 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


