<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AArch64InstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1AArch64InstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::AArch64InstrInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">Target/AArch64/AArch64InstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AArch64InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AArch64InstrInfo__inherit__graph.png" border="0" usemap="#allvm_1_1AArch64InstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1AArch64InstrInfo_inherit__map" id="allvm_1_1AArch64InstrInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="5,79,157,105"/>
<area shape="rect" href="classAArch64GenInstrInfo.html" title=" " alt="" coords="9,5,153,31"/>
<area shape="poly" title=" " alt="" coords="84,46,84,79,78,79,78,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AArch64InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AArch64InstrInfo__coll__graph.png" border="0" usemap="#allvm_1_1AArch64InstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1AArch64InstrInfo_coll__map" id="allvm_1_1AArch64InstrInfo_coll__map">
<area shape="rect" title=" " alt="" coords="5,79,157,105"/>
<area shape="rect" href="classAArch64GenInstrInfo.html" title=" " alt="" coords="9,5,153,31"/>
<area shape="poly" title=" " alt="" coords="84,46,84,79,78,79,78,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a685d0f817c9260ea16202a9964652fe6" id="r_a685d0f817c9260ea16202a9964652fe6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI)</td></tr>
<tr class="separator:a685d0f817c9260ea16202a9964652fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616fc69908b11c1c62addae537191ad4" id="r_a616fc69908b11c1c62addae537191ad4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a616fc69908b11c1c62addae537191ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info.  <br /></td></tr>
<tr class="separator:a616fc69908b11c1c62addae537191ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf38b3bbe867377cde6e530a0256b29" id="r_a1bf38b3bbe867377cde6e530a0256b29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a1bf38b3bbe867377cde6e530a0256b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">GetInstSize - Return the number of bytes of code the specified instruction may be.  <br /></td></tr>
<tr class="separator:a1bf38b3bbe867377cde6e530a0256b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade267f03d50e04004e9ef2019ce25738" id="r_ade267f03d50e04004e9ef2019ce25738"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ade267f03d50e04004e9ef2019ce25738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3477f1dd30b1caa79a5216523b50ce8c" id="r_a3477f1dd30b1caa79a5216523b50ce8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3477f1dd30b1caa79a5216523b50ce8c">isCoalescableExtInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a3477f1dd30b1caa79a5216523b50ce8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fc03605ab508eb40a5fb968a78e139" id="r_a23fc03605ab508eb40a5fb968a78e139"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MIa</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MIb</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a23fc03605ab508eb40a5fb968a78e139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9577820d8006811afa3d9713624c1e01" id="r_a9577820d8006811afa3d9713624c1e01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9577820d8006811afa3d9713624c1e01">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a9577820d8006811afa3d9713624c1e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb85cb5e394d43767d67d067075a7b4f" id="r_abb85cb5e394d43767d67d067075a7b4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb85cb5e394d43767d67d067075a7b4f">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:abb85cb5e394d43767d67d067075a7b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28ada2e1e13faab18ee3746c01e684c" id="r_af28ada2e1e13faab18ee3746c01e684c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af28ada2e1e13faab18ee3746c01e684c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a load/store that can be potentially paired/merged.  <br /></td></tr>
<tr class="separator:af28ada2e1e13faab18ee3746c01e684c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a17ebfc2faf34552e728b4bd90800c" id="r_a90a17ebfc2faf34552e728b4bd90800c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90a17ebfc2faf34552e728b4bd90800c">getMemOperandsWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;BaseOps, int64_t &amp;Offset, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OffsetIsScalable</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a90a17ebfc2faf34552e728b4bd90800c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e330d75233f2f61fdb64b374f55ee04" id="r_a1e330d75233f2f61fdb64b374f55ee04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e330d75233f2f61fdb64b374f55ee04">getMemOperandWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOp</a>, int64_t &amp;Offset, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OffsetIsScalable</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1e330d75233f2f61fdb64b374f55ee04"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>OffsetIsScalable</code> is set to 'true', the offset is scaled by <code>vscale</code>.  <br /></td></tr>
<tr class="separator:a1e330d75233f2f61fdb64b374f55ee04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f95e557fb675ab6ef80f2fc4b8b3e01" id="r_a9f95e557fb675ab6ef80f2fc4b8b3e01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">LdSt</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9f95e557fb675ab6ef80f2fc4b8b3e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the immediate offset of the base register in a load/store <code>LdSt</code>.  <br /></td></tr>
<tr class="separator:a9f95e557fb675ab6ef80f2fc4b8b3e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c6c6052f4f028c5fc16a59cce34dd14" id="r_a1c6c6052f4f028c5fc16a59cce34dd14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c6c6052f4f028c5fc16a59cce34dd14">shouldClusterMemOps</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOps1</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOps2</a>, <a class="el" href="classunsigned.html">unsigned</a> NumLoads, <a class="el" href="classunsigned.html">unsigned</a> NumBytes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a1c6c6052f4f028c5fc16a59cce34dd14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect opportunities for ldp/stp formation.  <br /></td></tr>
<tr class="separator:a1c6c6052f4f028c5fc16a59cce34dd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01e300c1d03a13eb9edabea4ed9aef5" id="r_af01e300c1d03a13eb9edabea4ed9aef5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Indices) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af01e300c1d03a13eb9edabea4ed9aef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989da0fe668d5de76ef2ccd3c04a8d35" id="r_a989da0fe668d5de76ef2ccd3c04a8d35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ZeroReg</a>, <a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Indices) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a989da0fe668d5de76ef2ccd3c04a8d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298be1031f30bb6d33dda81a8fc572fc" id="r_a298be1031f30bb6d33dda81a8fc572fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a298be1031f30bb6d33dda81a8fc572fc">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a298be1031f30bb6d33dda81a8fc572fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc56fd5f72b1378f6036ca1a1a632cd" id="r_a2bc56fd5f72b1378f6036ca1a1a632cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bc56fd5f72b1378f6036ca1a1a632cd">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a2bc56fd5f72b1378f6036ca1a1a632cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff58a698653ef99fe70d047a7fb0101a" id="r_aff58a698653ef99fe70d047a7fb0101a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff58a698653ef99fe70d047a7fb0101a">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aff58a698653ef99fe70d047a7fb0101a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1990769eead413855ac08a24140f3175" id="r_a1990769eead413855ac08a24140f3175"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1990769eead413855ac08a24140f3175">isSubregFoldable</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a1990769eead413855ac08a24140f3175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64505b70265bcadc4993631d532a5fd5" id="r_a64505b70265bcadc4993631d532a5fd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, int FrameIndex, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a64505b70265bcadc4993631d532a5fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d997a80040d5eea603cf8ca302c2dbc" id="r_a2d997a80040d5eea603cf8ca302c2dbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BranchOpc</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">BrOffset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a2d997a80040d5eea603cf8ca302c2dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b71869ae17ba55cfb477020eaadc19" id="r_a15b71869ae17ba55cfb477020eaadc19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a15b71869ae17ba55cfb477020eaadc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61674464afddf4b2a24ab65f3833233" id="r_aa61674464afddf4b2a24ab65f3833233"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="BBSectionsPrepare_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowModify</a>=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa61674464afddf4b2a24ab65f3833233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94cd6ca17535844dc42503cc7b6f32ef" id="r_a94cd6ca17535844dc42503cc7b6f32ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, int *<a class="el" href="classllvm_1_1ilist__node__impl.html">BytesRemoved</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a94cd6ca17535844dc42503cc7b6f32ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8903896a25679d038ebd3e8769233f6" id="r_ab8903896a25679d038ebd3e8769233f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8903896a25679d038ebd3e8769233f6">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="BBSectionsPrepare_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, int *<a class="el" href="classllvm_1_1ilist__node__impl.html">BytesAdded</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ab8903896a25679d038ebd3e8769233f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cca5afbdfdcb468161ffe0b888668d0" id="r_a7cca5afbdfdcb468161ffe0b888668d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="BBSectionsPrepare_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a7cca5afbdfdcb468161ffe0b888668d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe077e55074778fb173f0f5cc8f5ca2" id="r_a2fe077e55074778fb173f0f5cc8f5ca2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2fe077e55074778fb173f0f5cc8f5ca2">canInsertSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="BBSectionsPrepare_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &amp;, int &amp;, int &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a2fe077e55074778fb173f0f5cc8f5ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029c7ad54d8731492ed559aa860e3395" id="r_a029c7ad54d8731492ed559aa860e3395"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a029c7ad54d8731492ed559aa860e3395">insertSelect</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="BBSectionsPrepare_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">TrueReg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FalseReg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a029c7ad54d8731492ed559aa860e3395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ded0a85b004be3aabc164799210a125" id="r_a6ded0a85b004be3aabc164799210a125"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ded0a85b004be3aabc164799210a125">getNoop</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NopInst</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a6ded0a85b004be3aabc164799210a125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46fe6f7eb24fe0268c273a28452ecba" id="r_ab46fe6f7eb24fe0268c273a28452ecba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ab46fe6f7eb24fe0268c273a28452ecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f656e74bba92b14bc851a3eee67d2a0" id="r_a6f656e74bba92b14bc851a3eee67d2a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f656e74bba92b14bc851a3eee67d2a0">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcReg2</a>, int &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CmpMask</a>, int &amp;CmpValue) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a6f656e74bba92b14bc851a3eee67d2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2, and the value it compares against in CmpValue.  <br /></td></tr>
<tr class="separator:a6f656e74bba92b14bc851a3eee67d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3179bfdef4e9bd974720c92bfb8fbf" id="r_a1f3179bfdef4e9bd974720c92bfb8fbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f3179bfdef4e9bd974720c92bfb8fbf">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SrcReg2</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">CmpMask</a>, int CmpValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a1f3179bfdef4e9bd974720c92bfb8fbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register.  <br /></td></tr>
<tr class="separator:a1f3179bfdef4e9bd974720c92bfb8fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bbac5dd9f698f2c73477c4e5f36b60" id="r_af0bbac5dd9f698f2c73477c4e5f36b60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:af0bbac5dd9f698f2c73477c4e5f36b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace csincr-branch sequence by simple conditional branch.  <br /></td></tr>
<tr class="separator:af0bbac5dd9f698f2c73477c4e5f36b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ff9c7b29be1debe32fa6ba92256068" id="r_a10ff9c7b29be1debe32fa6ba92256068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10ff9c7b29be1debe32fa6ba92256068">isThroughputPattern</a> (<a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a10ff9c7b29be1debe32fa6ba92256068"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when a code sequence can improve throughput.  <br /></td></tr>
<tr class="separator:a10ff9c7b29be1debe32fa6ba92256068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2daef917016dd53e03812923e65f728" id="r_ad2daef917016dd53e03812923e65f728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad2daef917016dd53e03812923e65f728">getMachineCombinerPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;Patterns) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ad2daef917016dd53e03812923e65f728"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>.  <br /></td></tr>
<tr class="separator:ad2daef917016dd53e03812923e65f728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b656660a62cefd44342a4909d88dfd" id="r_a87b656660a62cefd44342a4909d88dfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87b656660a62cefd44342a4909d88dfd">isAssociativeAndCommutative</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a87b656660a62cefd44342a4909d88dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when Inst is associative and commutative so that it can be reassociated.  <br /></td></tr>
<tr class="separator:a87b656660a62cefd44342a4909d88dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ae2cc1410980d536c9032568832dab" id="r_a80ae2cc1410980d536c9032568832dab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80ae2cc1410980d536c9032568832dab">genAlternativeCodeSequence</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DelInstrs</a>, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InstrIdxForVirtReg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a80ae2cc1410980d536c9032568832dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">When <a class="el" href="#ad2daef917016dd53e03812923e65f728" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root.">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence.  <br /></td></tr>
<tr class="separator:a80ae2cc1410980d536c9032568832dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74804e3c6e291fe90c0cb697632dcf0e" id="r_a74804e3c6e291fe90c0cb697632dcf0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74804e3c6e291fe90c0cb697632dcf0e">useMachineCombiner</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a74804e3c6e291fe90c0cb697632dcf0e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> supports MachineCombiner.  <br /></td></tr>
<tr class="separator:a74804e3c6e291fe90c0cb697632dcf0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8997d907b1de0e1b433c59102335b06a" id="r_a8997d907b1de0e1b433c59102335b06a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8997d907b1de0e1b433c59102335b06a">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a8997d907b1de0e1b433c59102335b06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8985e96f5a8a270fc9d57fc8c99920" id="r_acb8985e96f5a8a270fc9d57fc8c99920"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb8985e96f5a8a270fc9d57fc8c99920">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="classunsigned.html">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:acb8985e96f5a8a270fc9d57fc8c99920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7195b691e065ac34568c1b3340a3f8" id="r_a9e7195b691e065ac34568c1b3340a3f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e7195b691e065ac34568c1b3340a3f8">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a9e7195b691e065ac34568c1b3340a3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb4c96bbe231a3c622b06e15fdb05cb" id="r_aedb4c96bbe231a3c622b06e15fdb05cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedb4c96bbe231a3c622b06e15fdb05cb">getSerializableBitmaskMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aedb4c96bbe231a3c622b06e15fdb05cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f4174a5d158b611050cdf7abd04b58" id="r_a74f4174a5d158b611050cdf7abd04b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74f4174a5d158b611050cdf7abd04b58">getSerializableMachineMemOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a74f4174a5d158b611050cdf7abd04b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7ea4a37a21caeb8c336ef3e95f8ee0" id="r_a8e7ea4a37a21caeb8c336ef3e95f8ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e7ea4a37a21caeb8c336ef3e95f8ee0">isFunctionSafeToOutlineFrom</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classbool.html">bool</a> OutlineFromLinkOnceODRs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a8e7ea4a37a21caeb8c336ef3e95f8ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac091833891ee8d22563063570f1cfad0" id="r_ac091833891ee8d22563063570f1cfad0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac091833891ee8d22563063570f1cfad0">getOutliningCandidateInfo</a> (std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RepeatedSequenceLocs</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ac091833891ee8d22563063570f1cfad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b66755cbe9d309216c9cba0088132e2" id="r_a7b66755cbe9d309216c9cba0088132e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b66755cbe9d309216c9cba0088132e2">getOutliningType</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MIT</a>, <a class="el" href="classunsigned.html">unsigned</a> Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a7b66755cbe9d309216c9cba0088132e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d93655abe7a956170573a09a78814ff" id="r_a0d93655abe7a956170573a09a78814ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d93655abe7a956170573a09a78814ff">isMBBSafeToOutlineFrom</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a0d93655abe7a956170573a09a78814ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0a622dbae74cb8a4b9b87a8b559b25" id="r_a9b0a622dbae74cb8a4b9b87a8b559b25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b0a622dbae74cb8a4b9b87a8b559b25">buildOutlinedFrame</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OF</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a9b0a622dbae74cb8a4b9b87a8b559b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bebf2efd349fef461e2b5cf865d4d97" id="r_a1bebf2efd349fef461e2b5cf865d4d97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bebf2efd349fef461e2b5cf865d4d97">insertOutlinedCall</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;It, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a1bebf2efd349fef461e2b5cf865d4d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944bf3cc625b6bf05e52bc6daa2cc47f" id="r_a944bf3cc625b6bf05e52bc6daa2cc47f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a944bf3cc625b6bf05e52bc6daa2cc47f">shouldOutlineFromFunctionByDefault</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a944bf3cc625b6bf05e52bc6daa2cc47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225bf56c837056189e19a6d525e9a93a" id="r_a225bf56c837056189e19a6d525e9a93a"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a225bf56c837056189e19a6d525e9a93a">getElementSizeForOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a225bf56c837056189e19a6d525e9a93a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the vector element size (B, H, S or D) of an SVE opcode.  <br /></td></tr>
<tr class="separator:a225bf56c837056189e19a6d525e9a93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d6e98e9e62fcea7cbd5b74cf3ce915" id="r_ac0d6e98e9e62fcea7cbd5b74cf3ce915"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0d6e98e9e62fcea7cbd5b74cf3ce915">isAddImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ac0d6e98e9e62fcea7cbd5b74cf3ce915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f1c1272defde9d16425ad0a169bb98" id="r_a86f1c1272defde9d16425ad0a169bb98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="namespacellvm.html#ad81cebfbef0742380b0227ae7000e0a3">ParamLoadedValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86f1c1272defde9d16425ad0a169bb98">describeLoadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a86f1c1272defde9d16425ad0a169bb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1e73b39957ad3da60cb9d3a690df89" id="r_a0a1e73b39957ad3da60cb9d3a690df89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a1e73b39957ad3da60cb9d3a690df89">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, int FrameIndex, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a1e73b39957ad3da60cb9d3a690df89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for foldMemoryOperand.  <br /></td></tr>
<tr class="separator:a0a1e73b39957ad3da60cb9d3a690df89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f87b0480bb0e4d689f7b3cf2aa88a1" id="r_af4f87b0480bb0e4d689f7b3cf2aa88a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4f87b0480bb0e4d689f7b3cf2aa88a1">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">LoadMI</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af4f87b0480bb0e4d689f7b3cf2aa88a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for foldMemoryOperand.  <br /></td></tr>
<tr class="separator:af4f87b0480bb0e4d689f7b3cf2aa88a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:acb53158b2fba2683ec41c5873eb16a2f" id="r_acb53158b2fba2683ec41c5873eb16a2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:acb53158b2fba2683ec41c5873eb16a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction set its full destination register to zero?  <br /></td></tr>
<tr class="separator:acb53158b2fba2683ec41c5873eb16a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a037132ef2f33daa0522efe92a983ed" id="r_a2a037132ef2f33daa0522efe92a983ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a2a037132ef2f33daa0522efe92a983ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction rename a GPR without modifying bits?  <br /></td></tr>
<tr class="separator:a2a037132ef2f33daa0522efe92a983ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f025e2cec1b7eb026b572b2d12800fd" id="r_a0f025e2cec1b7eb026b572b2d12800fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a0f025e2cec1b7eb026b572b2d12800fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction rename an FPR without modifying bits?  <br /></td></tr>
<tr class="separator:a0f025e2cec1b7eb026b572b2d12800fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa692777da741a4f7da2822b9f154a42" id="r_aaa692777da741a4f7da2822b9f154a42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:aaa692777da741a4f7da2822b9f154a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if pairing the given load or store is hinted to be unprofitable.  <br /></td></tr>
<tr class="separator:aaa692777da741a4f7da2822b9f154a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801e90197138f0d232f8efcf2426dd81" id="r_a801e90197138f0d232f8efcf2426dd81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a801e90197138f0d232f8efcf2426dd81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given load or store is a strided memory access.  <br /></td></tr>
<tr class="separator:a801e90197138f0d232f8efcf2426dd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6a746794da53626b45e8869bf9dac5" id="r_aaf6a746794da53626b45e8869bf9dac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:aaf6a746794da53626b45e8869bf9dac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is an unscaled load/store.  <br /></td></tr>
<tr class="separator:aaf6a746794da53626b45e8869bf9dac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd5895683e2ea4630c241c94f8050f0" id="r_a1bd5895683e2ea4630c241c94f8050f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bd5895683e2ea4630c241c94f8050f0">isUnscaledLdSt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a1bd5895683e2ea4630c241c94f8050f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66319864880e0ab3ae40570927171410" id="r_a66319864880e0ab3ae40570927171410"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a66319864880e0ab3ae40570927171410">getUnscaledLdSt</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:a66319864880e0ab3ae40570927171410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscaled variant available.  <br /></td></tr>
<tr class="separator:a66319864880e0ab3ae40570927171410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af269ff6efde917e353e6652a11e473ec" id="r_af269ff6efde917e353e6652a11e473ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af269ff6efde917e353e6652a11e473ec">getMemScale</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:af269ff6efde917e353e6652a11e473ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scaling factor for (scaled or unscaled) load or store.  <br /></td></tr>
<tr class="separator:af269ff6efde917e353e6652a11e473ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e0c0c1465e563be81d564f2ba60abb" id="r_a11e0c0c1465e563be81d564f2ba60abb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a11e0c0c1465e563be81d564f2ba60abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac473d40b6b8803f2924e0c6751f51bf3" id="r_ac473d40b6b8803f2924e0c6751f51bf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:ac473d40b6b8803f2924e0c6751f51bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the index for the immediate for a given instruction.  <br /></td></tr>
<tr class="separator:ac473d40b6b8803f2924e0c6751f51bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c41685529bfa4394f6b8f15207809c1" id="r_a5c41685529bfa4394f6b8f15207809c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a5c41685529bfa4394f6b8f15207809c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if pairing the given load or store may be paired with another.  <br /></td></tr>
<tr class="separator:a5c41685529bfa4394f6b8f15207809c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6effe3eb87233c936c9045b64d717b3a" id="r_a6effe3eb87233c936c9045b64d717b3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6effe3eb87233c936c9045b64d717b3a">convertToFlagSettingOpc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classbool.html">bool</a> &amp;Is64Bit)</td></tr>
<tr class="memdesc:a6effe3eb87233c936c9045b64d717b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the opcode that set flags when possible.  <br /></td></tr>
<tr class="separator:a6effe3eb87233c936c9045b64d717b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f38a334980a3888a4fc55b8e9542ac" id="r_ae2f38a334980a3888a4fc55b8e9542ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:ae2f38a334980a3888a4fc55b8e9542ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hint that pairing the given load or store is unprofitable.  <br /></td></tr>
<tr class="separator:ae2f38a334980a3888a4fc55b8e9542ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab2023296750137637c02807f30ef25" id="r_aaab2023296750137637c02807f30ef25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaab2023296750137637c02807f30ef25">getMemOpInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;Scale, <a class="el" href="classunsigned.html">unsigned</a> &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</td></tr>
<tr class="memdesc:aaab2023296750137637c02807f30ef25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if opcode <code>Opc</code> is a memory operation.  <br /></td></tr>
<tr class="separator:aaab2023296750137637c02807f30ef25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796a2f531a01a5d72a58920fa8ec61b9" id="r_a796a2f531a01a5d72a58920fa8ec61b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a796a2f531a01a5d72a58920fa8ec61b9">isFalkorShiftExtFast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a796a2f531a01a5d72a58920fa8ec61b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction has a shift by immediate that can be executed in one cycle less.  <br /></td></tr>
<tr class="separator:a796a2f531a01a5d72a58920fa8ec61b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52619cc1f9c5c3029a03a6c956b32595" id="r_a52619cc1f9c5c3029a03a6c956b32595"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a52619cc1f9c5c3029a03a6c956b32595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instructions is a SEH instruciton used for unwinding on Windows.  <br /></td></tr>
<tr class="separator:a52619cc1f9c5c3029a03a6c956b32595"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a9b3dff1d6a474cf694125bccc4b03ea0" id="r_a9b3dff1d6a474cf694125bccc4b03ea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b3dff1d6a474cf694125bccc4b03ea0">isCopyInstrImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a9b3dff1d6a474cf694125bccc4b03ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specific machine instruction is an instruction that moves/copies value from one register to another register return destination and source registers as machine operands.  <br /></td></tr>
<tr class="separator:a9b3dff1d6a474cf694125bccc4b03ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00039">39</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a685d0f817c9260ea16202a9964652fe6" name="a685d0f817c9260ea16202a9964652fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a685d0f817c9260ea16202a9964652fe6">&#9670;&#160;</a></span>AArch64InstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">AArch64InstrInfo::AArch64InstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00069">69</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aa61674464afddf4b2a24ab65f3833233" name="aa61674464afddf4b2a24ab65f3833233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61674464afddf4b2a24ab65f3833233">&#9670;&#160;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;</td>          <td class="paramname"><span class="paramname"><em>TBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;</td>          <td class="paramname"><span class="paramname"><em>FBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowModify</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00231">231</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00260">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00670">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00253">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00550">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00456">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00466">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00371">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00388">llvm::isIndirectBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00369">llvm::isUncondBranchOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00149">parseCondBranch()</a>.</p>

</div>
</div>
<a id="a6f656e74bba92b14bc851a3eee67d2a0" name="a6f656e74bba92b14bc851a3eee67d2a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f656e74bba92b14bc851a3eee67d2a0">&#9670;&#160;</a></span>analyzeCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpValue</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2, and the value it compares against in CmpValue. </p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01028">1028</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00293">llvm::AArch64_AM::decodeLogicalImmediate()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a23fc03605ab508eb40a5fb968a78e139" name="a23fc03605ab508eb40a5fb968a78e139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23fc03605ab508eb40a5fb968a78e139">&#9670;&#160;</a></span>areMemAccessesTriviallyDisjoint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::areMemAccessesTriviallyDisjoint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIa</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIb</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00967">967</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02065">getMemOperandWithOffsetWidth()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">getRegisterInfo()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="a9b0a622dbae74cb8a4b9b87a8b559b25" name="a9b0a622dbae74cb8a4b9b87a8b559b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b0a622dbae74cb8a4b9b87a8b559b25">&#9670;&#160;</a></span>buildOutlinedFrame()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AArch64InstrInfo::buildOutlinedFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OF</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06576">6576</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00238">llvm::MachineInstrBuilder::addCFIIndex()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00298">llvm::MachineFunction::addFrameInst()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00359">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00260">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MCDwarf_8h_source.html#l00501">llvm::MCCFIInstruction::cfiDefCfaOffset()</a>, <a class="el" href="MCDwarf_8h_source.html#l00514">llvm::MCCFIInstruction::createOffset()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00080">llvm::MachineInstr::FrameSetup</a>, <a class="el" href="MachineFunction_8h_source.html#l00617">llvm::MachineFunction::getInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00519">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01201">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00244">llvm::MachineBasicBlock::instr_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00246">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00504">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05721">MachineOutlinerDefault</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05722">MachineOutlinerTailCall</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05724">MachineOutlinerThunk</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00264">llvm::MachineInstrBuilder::setMIFlags()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00186">llvm::AArch64FunctionInfo::setOutliningStyle()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06523">signOutlinedFunction()</a>.</p>

</div>
</div>
<a id="a2fe077e55074778fb173f0f5cc8f5ca2" name="a2fe077e55074778fb173f0f5cc8f5ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe077e55074778fb173f0f5cc8f5ca2">&#9670;&#160;</a></span>canInsertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::canInsertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DstReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>TrueReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>FalseReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCycles</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>TrueCycles</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FalseCycles</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00525">525</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00459">canFoldIntoCSel()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a6effe3eb87233c936c9045b64d717b3a" name="a6effe3eb87233c936c9045b64d717b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6effe3eb87233c936c9045b64d717b3a">&#9670;&#160;</a></span>convertToFlagSettingOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::convertToFlagSettingOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Is64Bit</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the opcode that set flags when possible. </p>
<p>The caller is responsible for ensuring the opc has a flag setting equivalent. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01907">1907</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a989da0fe668d5de76ef2ccd3c04a8d35" name="a989da0fe668d5de76ef2ccd3c04a8d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989da0fe668d5de76ef2ccd3c04a8d35">&#9670;&#160;</a></span>copyGPRRegTuple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AArch64InstrInfo::copyGPRRegTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ZeroReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Indices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02641">2641</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02595">AddSubReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">getRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02666">copyPhysReg()</a>.</p>

</div>
</div>
<a id="a298be1031f30bb6d33dda81a8fc572fc" name="a298be1031f30bb6d33dda81a8fc572fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298be1031f30bb6d33dda81a8fc572fc">&#9670;&#160;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AArch64InstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02666">2666</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00421">contains()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02641">copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02614">copyPhysRegTuple()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">getRegisterInfo()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00098">llvm::AArch64_AM::getShifterImm()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00335">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00420">llvm::AArch64Subtarget::hasSVE()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00310">llvm::AArch64Subtarget::hasZeroCycleRegMove()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00312">llvm::AArch64Subtarget::hasZeroCycleZeroingGP()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="af01e300c1d03a13eb9edabea4ed9aef5" name="af01e300c1d03a13eb9edabea4ed9aef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01e300c1d03a13eb9edabea4ed9aef5">&#9670;&#160;</a></span>copyPhysRegTuple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AArch64InstrInfo::copyPhysRegTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Indices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02614">2614</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02595">AddSubReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02607">forwardCopyWillClobberTuple()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">getRegisterInfo()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00335">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02666">copyPhysReg()</a>.</p>

</div>
</div>
<a id="acb8985e96f5a8a270fc9d57fc8c99920" name="acb8985e96f5a8a270fc9d57fc8c99920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8985e96f5a8a270fc9d57fc8c99920">&#9670;&#160;</a></span>decomposeMachineOperandsTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; AArch64InstrInfo::decomposeMachineOperandsTargetFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>TF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05599">5599</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00575">llvm::AArch64II::MO_FRAGMENT</a>.</p>

</div>
</div>
<a id="a86f1c1272defde9d16425ad0a169bb98" name="a86f1c1272defde9d16425ad0a169bb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f1c1272defde9d16425ad0a169bb98">&#9670;&#160;</a></span>describeLoadedValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="namespacellvm.html#ad81cebfbef0742380b0227ae7000e0a3">ParamLoadedValue</a> &gt; AArch64InstrInfo::describeLoadedValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06898">6898</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00766">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01148">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06863">describeORRLoadedValue()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00519">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="a8997d907b1de0e1b433c59102335b06a" name="a8997d907b1de0e1b433c59102335b06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8997d907b1de0e1b433c59102335b06a">&#9670;&#160;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01508">1508</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00107">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00168">llvm::MachineInstrBuilder::addGlobalAddress()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00137">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00193">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00260">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00251">llvm::AArch64Subtarget::ClassifyGlobalReference()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00047">llvm::RegState::Dead</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01188">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MachineInstr_8h_source.html#l00082">llvm::MachineInstr::FrameDestroy</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00092">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00282">llvm::AArch64Subtarget::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00519">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00515">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00464">llvm::AArch64Subtarget::isTargetILP32()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="CodeGen_8h_source.html#l00028">llvm::CodeModel::Large</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00601">llvm::AArch64II::MO_G0</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00597">llvm::AArch64II::MO_G1</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00593">llvm::AArch64II::MO_G2</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00589">llvm::AArch64II::MO_G3</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00616">llvm::AArch64II::MO_GOT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00621">llvm::AArch64II::MO_NC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00580">llvm::AArch64II::MO_PAGE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00585">llvm::AArch64II::MO_PAGEOFF</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="CodeGen_8h_source.html#l00028">llvm::CodeModel::Tiny</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="a0a1e73b39957ad3da60cb9d3a690df89" name="a0a1e73b39957ad3da60cb9d3a690df89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1e73b39957ad3da60cb9d3a690df89">&#9670;&#160;</a></span>foldMemoryOperandImpl() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * llvm::TargetInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Ops</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>InsertPt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *</td>          <td class="paramname"><span class="paramname"><em>VRM</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation for foldMemoryOperand. </p>
<p>Target-independent code in foldMemoryOperand will take care of adding a <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01121">1121</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a64505b70265bcadc4993631d532a5fd5" name="a64505b70265bcadc4993631d532a5fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64505b70265bcadc4993631d532a5fd5">&#9670;&#160;</a></span>foldMemoryOperandImpl() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * AArch64InstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Ops</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>InsertPt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *</td>          <td class="paramname"><span class="paramname"><em>VRM</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03475">3475</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="Value_8cpp_source.html#l00421">contains()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l01927">getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00519">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03192">loadRegFromStackSlot()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01147">Reg</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03038">storeRegToStackSlot()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="af4f87b0480bb0e4d689f7b3cf2aa88a1" name="af4f87b0480bb0e4d689f7b3cf2aa88a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f87b0480bb0e4d689f7b3cf2aa88a1">&#9670;&#160;</a></span>foldMemoryOperandImpl() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * llvm::TargetInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Ops</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>InsertPt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LoadMI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation for foldMemoryOperand. </p>
<p>Target-independent code in foldMemoryOperand will take care of adding a <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01134">1134</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a80ae2cc1410980d536c9032568832dab" name="a80ae2cc1410980d536c9032568832dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ae2cc1410980d536c9032568832dab">&#9670;&#160;</a></span>genAlternativeCodeSequence()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AArch64InstrInfo::genAlternativeCodeSequence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a></td>          <td class="paramname"><span class="paramname"><em>Pattern</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>DelInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InstrIdxForVirtReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When <a class="el" href="#ad2daef917016dd53e03812923e65f728" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root.">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence. </p>
<p>When <a class="el" href="#ad2daef917016dd53e03812923e65f728" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root.">getMachineCombinerPatterns()</a> finds potential patterns, this function generates the instructions that could replace the original code sequence. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04589">4589</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">llvm::FMLAv1i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">llvm::FMLAv1i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">llvm::FMLAv1i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">llvm::FMLAv1i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">llvm::FMLAv2f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">llvm::FMLAv2f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">llvm::FMLAv2f64_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">llvm::FMLAv2f64_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">llvm::FMLAv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">llvm::FMLAv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">llvm::FMLAv2i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">llvm::FMLAv2i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa9f3c5f2295bad84281cbeaa529e61e7">llvm::FMLAv4f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a23541701e4107566402d268babc0f7a0">llvm::FMLAv4f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">llvm::FMLAv4f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">llvm::FMLAv4f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a521b32f7c9c577a6b39781213eb2cb30">llvm::FMLAv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae4b83d82585f6cf865c9c772daff9aac">llvm::FMLAv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">llvm::FMLAv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">llvm::FMLAv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abf7ba5f9855516b861f6c4cf5c34491f">llvm::FMLAv8f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa5cad2c16f0f98b21059d400a842e007">llvm::FMLAv8f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae85c386ac7b2ceea0d88784fafafd39e">llvm::FMLAv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae15079d2e661de449accda868512f3f2">llvm::FMLAv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">llvm::FMLSv1i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">llvm::FMLSv1i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a">llvm::FMLSv2f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">llvm::FMLSv2f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f">llvm::FMLSv2f64_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">llvm::FMLSv2f64_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">llvm::FMLSv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">llvm::FMLSv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">llvm::FMLSv2i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">llvm::FMLSv2i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59c025ee51897a76f97fee4d314b8c54">llvm::FMLSv4f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af70e0b1d6898bd3f0ae6df4ac616b4c3">llvm::FMLSv4f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530">llvm::FMLSv4f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">llvm::FMLSv4f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a54d11bc3d8843ff040af59be8bb7af13">llvm::FMLSv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a17362ccaee2fef3337d9a29ff399232b">llvm::FMLSv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">llvm::FMLSv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">llvm::FMLSv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05addbc12649925b262818f3e005a4ec1e4">llvm::FMLSv8f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab7eaf10b55b2c3b849c192426ab2ef00">llvm::FMLSv8f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab4d7219c033a36da60f10c78e269e3ad">llvm::FMLSv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a832f7ffb68fe4a65abd0264fdb503665">llvm::FMLSv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">llvm::FMULADDD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">llvm::FMULADDD_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2c64fa121b5991687394790a52ecf299">llvm::FMULADDH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a9064e3d57055daa26f814fc94c1cecfb">llvm::FMULADDH_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">llvm::FMULADDS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">llvm::FMULADDS_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">llvm::FMULSUBD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">llvm::FMULSUBD_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6028bd3a601dd504141e1361b5db1492">llvm::FMULSUBH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a296286c6430a892d841cb513531660b8">llvm::FMULSUBH_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">llvm::FMULSUBS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">llvm::FMULSUBS_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">llvm::FNMULSUBD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a615ff3cce7bc1e4ff773167c5c17d168">llvm::FNMULSUBH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">llvm::FNMULSUBS_OP1</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00864">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04400">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04464">genFusedMultiplyAcc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04493">genFusedMultiplyAccNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04510">genFusedMultiplyIdx()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04520">genFusedMultiplyIdxNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04553">genMaddR()</a>, <a class="el" href="MachineInstr_8h_source.html#l00409">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00092">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00466">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00519">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">Indexed</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a547b6fdc8555c9102461469c3d8efc15">llvm::MULADDv16i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a395a9f3a54f88bc3dd42f5c51eb83f26">llvm::MULADDv16i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afb477086016ec7ad3f992288ce2e7d9d">llvm::MULADDv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3f0e9880b84d39c823228682966c4da3">llvm::MULADDv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad3bf370e23985108ea96f3a193abd0bd">llvm::MULADDv2i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6189fc353fb1b17771ca2149885bd99e">llvm::MULADDv2i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2213964950e793c7afdd7e2241ed5fff">llvm::MULADDv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7b9eb664f370ad6c3d4e2204447d75c">llvm::MULADDv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae91264626f3ffaac2026259631e98f8a">llvm::MULADDv4i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7d6e49a4f9c90d3ef8419ead6f7924c">llvm::MULADDv4i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a90c191a6a05a332c9f765b2c84f4680b">llvm::MULADDv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a71679481ab07058465bc551b4bdcffce">llvm::MULADDv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac9ad5c1f6d178b55bde924aeb418d0b2">llvm::MULADDv4i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad9823821c5d84e2290f359c4f353d165">llvm::MULADDv4i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aee6f9bcc13cce461b198d2229eeaf6ad">llvm::MULADDv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af18f788c6a2a2a0ac97b233744ccbeaa">llvm::MULADDv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac897548bafa7b95eb321258f794eb2ac">llvm::MULADDv8i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a134f907cbb8c1abeba32bf0a70ffbdf9">llvm::MULADDv8i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab43a44a5e9f8e54e889661f2518f4a4c">llvm::MULADDv8i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80c5c5734f45e1c6d5949b48c88633a4">llvm::MULADDv8i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">llvm::MULADDW_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">llvm::MULADDW_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">llvm::MULADDWI_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d">llvm::MULADDX_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e">llvm::MULADDX_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9">llvm::MULADDXI_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac6f2d047f840c8f78290d1a3005edf99">llvm::MULSUBv16i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a747c64f3b74a759daf45120930f0feb6">llvm::MULSUBv16i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2635a71f0901740dd5519d3ec9a3a202">llvm::MULSUBv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a84158dd1a8182d6f197658be0527d28a">llvm::MULSUBv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab65c69bb870dc8c6261058fe4a855d30">llvm::MULSUBv2i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae74328d517bf2a463bb93eab364ba33f">llvm::MULSUBv2i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a581fd12b0f735520833a7d4b553a52ad">llvm::MULSUBv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1a60a3fac27c1e7e8183a440d69f2f81">llvm::MULSUBv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab68b56d06e4d0e81788707d8b1c1e634">llvm::MULSUBv4i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adf327b07510cec09ba74659917d2cb7d">llvm::MULSUBv4i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad7bab6f226e174247c9ef9b4e0d1bd0a">llvm::MULSUBv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac57a2cf15e78090fa9176ea4e214b4df">llvm::MULSUBv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80b124af47379d05275a319fc182d613">llvm::MULSUBv4i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b295e79e72029068bfb6efdc54b9515">llvm::MULSUBv4i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab91852340bbcfb51939f35ee372fd22d">llvm::MULSUBv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1e69956b425232693eded29d47d6d15d">llvm::MULSUBv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4a1f8baa8091e277a45471c02e9bf4bf">llvm::MULSUBv8i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3ba9d4ba817e0fd17811e4f297bb0394">llvm::MULSUBv8i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2202d07bf3272b53672ef28aebf12568">llvm::MULSUBv8i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a332b32bf8ce7a30d6b74adcbcc659011">llvm::MULSUBv8i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">llvm::MULSUBW_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">llvm::MULSUBW_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">llvm::MULSUBWI_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd">llvm::MULSUBX_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0">llvm::MULSUBX_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e">llvm::MULSUBXI_OP1</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00213">llvm::AArch64_AM::processLogicalImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00778">llvm::SignExtend64()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="a15b71869ae17ba55cfb477020eaadc19" name="a15b71869ae17ba55cfb477020eaadc19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b71869ae17ba55cfb477020eaadc19">&#9670;&#160;</a></span>getBranchDestBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * AArch64InstrInfo::getBranchDestBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00210">210</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a225bf56c837056189e19a6d525e9a93a" name="a225bf56c837056189e19a6d525e9a93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225bf56c837056189e19a6d525e9a93a">&#9670;&#160;</a></span>getElementSizeForOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AArch64InstrInfo::getElementSizeForOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the vector element size (B, H, S or D) of an SVE opcode. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06925">6925</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8h_source.html#l00412">llvm::AArch64::ElementSizeMask</a>.</p>

</div>
</div>
<a id="a1bf38b3bbe867377cde6e530a0256b29" name="a1bf38b3bbe867377cde6e530a0256b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf38b3bbe867377cde6e530a0256b29">&#9670;&#160;</a></span>getInstSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::getInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GetInstSize - Return the number of bytes of code the specified instruction may be. </p>
<p>This returns the maximum number of bytes. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00076">76</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00189">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="StackMaps_8h_source.html#l00050">llvm::StackMapOpers::getNumPatchBytes()</a>, <a class="el" href="StackMaps_8h_source.html#l00104">llvm::PatchPointOpers::getNumPatchBytes()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00213">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00515">llvm::MachineFunction::getTarget()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="ac473d40b6b8803f2924e0c6751f51bf3" name="ac473d40b6b8803f2924e0c6751f51bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac473d40b6b8803f2924e0c6751f51bf3">&#9670;&#160;</a></span>getLoadStoreImmIdx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::getLoadStoreImmIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the index for the immediate for a given instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01814">1814</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03653">llvm::isAArch64FrameOffsetLegal()</a>.</p>

</div>
</div>
<a id="ad2daef917016dd53e03812923e65f728" name="ad2daef917016dd53e03812923e65f728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2daef917016dd53e03812923e65f728">&#9670;&#160;</a></span>getMachineCombinerPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMachineCombinerPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Patterns</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>. </p>
<p>Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>.</p>
<p>All potential patterns are listed in the <code>Patterns</code> array.</p>
<p>All potential patterns are listed in the <code><a class="el" href="classllvm_1_1Pattern.html">Pattern</a></code> vector. <a class="el" href="classllvm_1_1Pattern.html">Pattern</a> should be sorted in priority order since the pattern evaluator stops checking as soon as it finds a faster sequence. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04366">4366</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04111">getFMAPatterns()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00750">llvm::TargetInstrInfo::getMachineCombinerPatterns()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03970">getMaddPatterns()</a>.</p>

</div>
</div>
<a id="a9f95e557fb675ab6ef80f2fc4b8b3e01" name="a9f95e557fb675ab6ef80f2fc4b8b3e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f95e557fb675ab6ef80f2fc4b8b3e01">&#9670;&#160;</a></span>getMemOpBaseRegImmOfsOffsetOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp; AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LdSt</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the immediate offset of the base register in a load/store <code>LdSt</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02114">2114</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="a90a17ebfc2faf34552e728b4bd90800c" name="a90a17ebfc2faf34552e728b4bd90800c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a17ebfc2faf34552e728b4bd90800c">&#9670;&#160;</a></span>getMemOperandsWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMemOperandsWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>BaseOps</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Offset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OffsetIsScalable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Width</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02050">2050</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02065">getMemOperandWithOffsetWidth()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="a1e330d75233f2f61fdb64b374f55ee04" name="a1e330d75233f2f61fdb64b374f55ee04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e330d75233f2f61fdb64b374f55ee04">&#9670;&#160;</a></span>getMemOperandWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMemOperandWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;</td>          <td class="paramname"><span class="paramname"><em>BaseOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Offset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OffsetIsScalable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Width</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If <code>OffsetIsScalable</code> is set to 'true', the offset is scaled by <code>vscale</code>. </p>
<p>This is true for some SVE instructions like ldr/str that have a 'reg + imm' addressing mode where the immediate is an index to the scalable vector located at 'reg + imm * vscale x #bytes'. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02065">2065</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TypeSize_8h_source.html#l00145">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02121">getMemOpInfo()</a>, and <a class="el" href="TypeSize_8h_source.html#l00150">llvm::TypeSize::isScalable()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00967">areMemAccessesTriviallyDisjoint()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02050">getMemOperandsWithOffsetWidth()</a>.</p>

</div>
</div>
<a id="aaab2023296750137637c02807f30ef25" name="aaab2023296750137637c02807f30ef25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab2023296750137637c02807f30ef25">&#9670;&#160;</a></span>getMemOpInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMemOpInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Scale</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Width</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>MinOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>MaxOffset</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if opcode <code>Opc</code> is a memory operation. </p>
<p>If it is, set <code>Scale</code>, <code>Width</code>, <code>MinOffset</code>, and <code>MaxOffset</code> accordingly.</p>
<p>For unscaled instructions, <code>Scale</code> is set to 1. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02121">2121</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TypeSize_8h_source.html#l00073">llvm::TypeSize::Fixed()</a>, <a class="el" href="TypeSize_8h_source.html#l00077">llvm::TypeSize::Scalable()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00661">llvm::AArch64::SVEMaxBitsPerVector</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02065">getMemOperandWithOffsetWidth()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03653">llvm::isAArch64FrameOffsetLegal()</a>.</p>

</div>
</div>
<a id="a11e0c0c1465e563be81d564f2ba60abb" name="a11e0c0c1465e563be81d564f2ba60abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e0c0c1465e563be81d564f2ba60abb">&#9670;&#160;</a></span>getMemScale() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int llvm::AArch64InstrInfo::getMemScale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00095">95</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02402">getMemScale()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="af269ff6efde917e353e6652a11e473ec" name="af269ff6efde917e353e6652a11e473ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af269ff6efde917e353e6652a11e473ec">&#9670;&#160;</a></span>getMemScale() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AArch64InstrInfo::getMemScale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scaling factor for (scaled or unscaled) load or store. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02402">2402</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8h_source.html#l00095">getMemScale()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00542">getPrePostIndexedMemOpInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02466">scaleOffset()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02498">shouldClusterFI()</a>.</p>

</div>
</div>
<a id="a6ded0a85b004be3aabc164799210a125" name="a6ded0a85b004be3aabc164799210a125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ded0a85b004be3aabc164799210a125">&#9670;&#160;</a></span>getNoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AArch64InstrInfo::getNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>NopInst</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03787">3787</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInst_8h_source.html#l00122">llvm::MCOperand::createImm()</a>.</p>

</div>
</div>
<a id="ac091833891ee8d22563063570f1cfad0" name="ac091833891ee8d22563063570f1cfad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac091833891ee8d22563063570f1cfad0">&#9670;&#160;</a></span>getOutliningCandidateInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> AArch64InstrInfo::getOutliningCandidateInfo </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>RepeatedSequenceLocs</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05848">5848</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a7b66755cbe9d309216c9cba0088132e2" name="a7b66755cbe9d309216c9cba0088132e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b66755cbe9d309216c9cba0088132e2">&#9670;&#160;</a></span>getOutliningType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a> AArch64InstrInfo::getOutliningType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Flags</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06338">6338</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00220">Callee</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00375">llvm::SmallPtrSetImpl&lt; PtrType &gt;::count()</a>, <a class="el" href="MachineFunction_8h_source.html#l00617">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00298">llvm::AArch64FunctionInfo::getLOHRelated()</a>, <a class="el" href="MachineModuleInfo_8cpp_source.html#l00223">llvm::MachineModuleInfo::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00468">llvm::MachineFunction::getMMI()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00396">llvm::MachineFrameInfo::getNumObjects()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">getRegisterInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00562">llvm::MachineFrameInfo::getStackSize()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00033">llvm::outliner::Illegal</a>, <a class="el" href="MachineOutliner_8h_source.html#l00033">llvm::outliner::Invisible</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00808">llvm::MachineFrameInfo::isCalleeSavedInfoValid()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00033">llvm::outliner::Legal</a>, <a class="el" href="MachineOutliner_8h_source.html#l00033">llvm::outliner::LegalTerminator</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a616fc69908b11c1c62addae537191ad4" name="a616fc69908b11c1c62addae537191ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616fc69908b11c1c62addae537191ad4">&#9670;&#160;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp; llvm::AArch64InstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info. </p>
<p>As such, whenever a client has an instance of instruction info, it should always be able to get register info as well (through this method). </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">49</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00967">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02641">copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02666">copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02614">copyPhysRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06338">getOutliningType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00282">llvm::AArch64Subtarget::getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01997">isCandidateToMergeOrPair()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06271">isMBBSafeToOutlineFrom()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03192">loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05461">optimizeCondBranch()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03038">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="aedb4c96bbe231a3c622b06e15fdb05cb" name="aedb4c96bbe231a3c622b06e15fdb05cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb4c96bbe231a3c622b06e15fdb05cb">&#9670;&#160;</a></span>getSerializableBitmaskMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt; AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05617">5617</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>.</p>

</div>
</div>
<a id="a9e7195b691e065ac34568c1b3340a3f8" name="a9e7195b691e065ac34568c1b3340a3f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7195b691e065ac34568c1b3340a3f8">&#9670;&#160;</a></span>getSerializableDirectMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt; AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05605">5605</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>.</p>

</div>
</div>
<a id="a74f4174a5d158b611050cdf7abd04b58" name="a74f4174a5d158b611050cdf7abd04b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f4174a5d158b611050cdf7abd04b58">&#9670;&#160;</a></span>getSerializableMachineMemOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt; AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05633">5633</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00034">llvm::MOStridedAccess</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00032">llvm::MOSuppressPair</a>.</p>

</div>
</div>
<a id="a66319864880e0ab3ae40570927171410" name="a66319864880e0ab3ae40570927171410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66319864880e0ab3ae40570927171410">&#9670;&#160;</a></span>getUnscaledLdSt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; AArch64InstrInfo::getUnscaledLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscaled variant available. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01784">1784</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03653">llvm::isAArch64FrameOffsetLegal()</a>.</p>

</div>
</div>
<a id="ab8903896a25679d038ebd3e8769233f6" name="ab8903896a25679d038ebd3e8769233f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8903896a25679d038ebd3e8769233f6">&#9670;&#160;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>TBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>FBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *</td>          <td class="paramname"><span class="paramname"><em>BytesAdded</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00417">417</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00137">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a1bebf2efd349fef461e2b5cf865d4d97" name="a1bebf2efd349fef461e2b5cf865d4d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bebf2efd349fef461e2b5cf865d4d97">&#9670;&#160;</a></span>insertOutlinedCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> AArch64InstrInfo::insertOutlinedCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Module.html">Module</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>M</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>It</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>C</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06725">6725</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00550">llvm::MachineFunction::getName()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01201">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05723">MachineOutlinerNoLRSave</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05725">MachineOutlinerRegSave</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05722">MachineOutlinerTailCall</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05724">MachineOutlinerThunk</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a029c7ad54d8731492ed559aa860e3395" name="a029c7ad54d8731492ed559aa860e3395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029c7ad54d8731492ed559aa860e3395">&#9670;&#160;</a></span>insertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AArch64InstrInfo::insertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DstReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>TrueReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>FalseReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00574">574</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00459">canFoldIntoCSel()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00282">llvm::AArch64_AM::encodeLogicalImmediate()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>.</p>

</div>
</div>
<a id="ac0d6e98e9e62fcea7cbd5b74cf3ce915" name="ac0d6e98e9e62fcea7cbd5b74cf3ce915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d6e98e9e62fcea7cbd5b74cf3ce915">&#9670;&#160;</a></span>isAddImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt; AArch64InstrInfo::isAddImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06822">6822</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

</div>
</div>
<a id="ade267f03d50e04004e9ef2019ce25738" name="ade267f03d50e04004e9ef2019ce25738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade267f03d50e04004e9ef2019ce25738">&#9670;&#160;</a></span>isAsCheapAsAMove()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isAsCheapAsAMove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00720">720</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00711">canBeExpandedToORR()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00350">llvm::AArch64Subtarget::hasCustomCheapAsMoveHandling()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00351">llvm::AArch64Subtarget::hasExynosCheapAsMoveHandling()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00314">llvm::AArch64Subtarget::hasZeroCycleZeroingFP()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00312">llvm::AArch64Subtarget::hasZeroCycleZeroingGP()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a87b656660a62cefd44342a4909d88dfd" name="a87b656660a62cefd44342a4909d88dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b656660a62cefd44342a4909d88dfd">&#9670;&#160;</a></span>isAssociativeAndCommutative()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isAssociativeAndCommutative </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Inst</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when Inst is associative and commutative so that it can be reassociated. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03945">3945</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00456">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00515">llvm::MachineFunction::getTarget()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, and <a class="el" href="TargetOptions_8h_source.html#l00148">llvm::TargetOptions::UnsafeFPMath</a>.</p>

</div>
</div>
<a id="a2d997a80040d5eea603cf8ca302c2dbc" name="a2d997a80040d5eea603cf8ca302c2dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d997a80040d5eea603cf8ca302c2dbc">&#9670;&#160;</a></span>isBranchOffsetInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isBranchOffsetInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BranchOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>BrOffset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a branch from an instruction with opcode <code>BranchOpc</code> bytes is capable of jumping to a position <code>BrOffset</code> bytes away. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00201">201</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00180">getBranchDisplacementBits()</a>, and <a class="el" href="MathExtras_8h_source.html#l00461">llvm::isIntN()</a>.</p>

</div>
</div>
<a id="af28ada2e1e13faab18ee3746c01e684c" name="af28ada2e1e13faab18ee3746c01e684c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28ada2e1e13faab18ee3746c01e684c">&#9670;&#160;</a></span>isCandidateToMergeOrPair()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isCandidateToMergeOrPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this is a load/store that can be potentially paired/merged. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01997">1997</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00082">llvm::MachineInstr::FrameDestroy</a>, <a class="el" href="MachineInstr_8h_source.html#l00080">llvm::MachineInstr::FrameSetup</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01739">isLdStPairSuppressed()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00353">llvm::AArch64Subtarget::isPaired128Slow()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>, and <a class="el" href="MCAsmInfo_8h_source.html#l00625">llvm::MCAsmInfo::usesWindowsCFI()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02527">shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a3477f1dd30b1caa79a5216523b50ce8c" name="a3477f1dd30b1caa79a5216523b50ce8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3477f1dd30b1caa79a5216523b50ce8c">&#9670;&#160;</a></span>isCoalescableExtInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isCoalescableExtInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DstReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SubIdx</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00947">947</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a9b3dff1d6a474cf694125bccc4b03ea0" name="a9b3dff1d6a474cf694125bccc4b03ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3dff1d6a474cf694125bccc4b03ea0">&#9670;&#160;</a></span>isCopyInstrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt; AArch64InstrInfo::isCopyInstrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specific machine instruction is an instruction that moves/copies value from one register to another register return destination and source registers as machine operands. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06803">6803</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

</div>
</div>
<a id="a796a2f531a01a5d72a58920fa8ec61b9" name="a796a2f531a01a5d72a58920fa8ec61b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a796a2f531a01a5d72a58920fa8ec61b9">&#9670;&#160;</a></span>isFalkorShiftExtFast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isFalkorShiftExtFast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the instruction has a shift by immediate that can be executed in one cycle less. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00799">799</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00036">llvm::AArch64_AM::ASR</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00138">llvm::AArch64_AM::getArithExtendType()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00118">llvm::AArch64_AM::getArithShiftValue()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00073">llvm::AArch64_AM::getShiftType()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00085">llvm::AArch64_AM::getShiftValue()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00040">llvm::AArch64_AM::UXTB</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00041">llvm::AArch64_AM::UXTH</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00042">llvm::AArch64_AM::UXTW</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00043">llvm::AArch64_AM::UXTX</a>.</p>

</div>
</div>
<a id="a0f025e2cec1b7eb026b572b2d12800fd" name="a0f025e2cec1b7eb026b572b2d12800fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f025e2cec1b7eb026b572b2d12800fd">&#9670;&#160;</a></span>isFPRCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isFPRCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this instruction rename an FPR without modifying bits? </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01670">1670</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Value_8cpp_source.html#l00421">contains()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a8e7ea4a37a21caeb8c336ef3e95f8ee0" name="a8e7ea4a37a21caeb8c336ef3e95f8ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7ea4a37a21caeb8c336ef3e95f8ee0">&#9670;&#160;</a></span>isFunctionSafeToOutlineFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isFunctionSafeToOutlineFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>OutlineFromLinkOnceODRs</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06241">6241</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00056">F</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00617">llvm::MachineFunction::getInfo()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00189">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00515">llvm::MachineFunction::getTarget()</a>, <a class="el" href="Optional_8h_source.html#l00266">llvm::Optional&lt; T &gt;::getValueOr()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00262">llvm::AArch64FunctionInfo::hasRedZone()</a>, and <a class="el" href="MCAsmInfo_8h_source.html#l00625">llvm::MCAsmInfo::usesWindowsCFI()</a>.</p>

</div>
</div>
<a id="a2a037132ef2f33daa0522efe92a983ed" name="a2a037132ef2f33daa0522efe92a983ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a037132ef2f33daa0522efe92a983ed">&#9670;&#160;</a></span>isGPRCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isGPRCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this instruction rename a GPR without modifying bits? </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01640">1640</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Value_8cpp_source.html#l00421">contains()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="acb53158b2fba2683ec41c5873eb16a2f" name="acb53158b2fba2683ec41c5873eb16a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb53158b2fba2683ec41c5873eb16a2f">&#9670;&#160;</a></span>isGPRZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isGPRZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this instruction set its full destination register to zero? </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01616">1616</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="aaa692777da741a4f7da2822b9f154a42" name="aaa692777da741a4f7da2822b9f154a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa692777da741a4f7da2822b9f154a42">&#9670;&#160;</a></span>isLdStPairSuppressed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isLdStPairSuppressed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if pairing the given load or store is hinted to be unprofitable. </p>
<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> all MachineMemOperands for a hint to suppress pairing. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01739">1739</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01997">isCandidateToMergeOrPair()</a>.</p>

</div>
</div>
<a id="a9577820d8006811afa3d9713624c1e01" name="a9577820d8006811afa3d9713624c1e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9577820d8006811afa3d9713624c1e01">&#9670;&#160;</a></span>isLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01691">1691</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a0d93655abe7a956170573a09a78814ff" name="a0d93655abe7a956170573a09a78814ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d93655abe7a956170573a09a78814ff">&#9670;&#160;</a></span>isMBBSafeToOutlineFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isMBBSafeToOutlineFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Flags</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06271">6271</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8cpp_source.html#l00119">llvm::LiveRegUnits::addLiveOuts()</a>, <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00117">llvm::LiveRegUnits::available()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00519">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05730">HasCalls</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05729">LRUnavailableSomewhere</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::rbegin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00270">llvm::MachineBasicBlock::rend()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">llvm::MachineRegisterInfo::tracksLiveness()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05731">UnsafeRegsDead</a>.</p>

</div>
</div>
<a id="a5c41685529bfa4394f6b8f15207809c1" name="a5c41685529bfa4394f6b8f15207809c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c41685529bfa4394f6b8f15207809c1">&#9670;&#160;</a></span>isPairableLdStInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isPairableLdStInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if pairing the given load or store may be paired with another. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01875">1875</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02527">shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="ab46fe6f7eb24fe0268c273a28452ecba" name="ab46fe6f7eb24fe0268c273a28452ecba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46fe6f7eb24fe0268c273a28452ecba">&#9670;&#160;</a></span>isSchedulingBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01005">1005</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00995">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00921">isSEHInstruction()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a52619cc1f9c5c3029a03a6c956b32595" name="a52619cc1f9c5c3029a03a6c956b32595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52619cc1f9c5c3029a03a6c956b32595">&#9670;&#160;</a></span>isSEHInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isSEHInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instructions is a SEH instruciton used for unwinding on Windows. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00921">921</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00819">convertCalleeSaveRestoreToSPPrePostIncDec()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01555">llvm::AArch64FrameLowering::emitEpilogue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00919">fixupCalleeSaveRestoreStackOffset()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01005">isSchedulingBoundary()</a>.</p>

</div>
</div>
<a id="abb85cb5e394d43767d67d067075a7b4f" name="abb85cb5e394d43767d67d067075a7b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb85cb5e394d43767d67d067075a7b4f">&#9670;&#160;</a></span>isStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01714">1714</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a801e90197138f0d232f8efcf2426dd81" name="a801e90197138f0d232f8efcf2426dd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801e90197138f0d232f8efcf2426dd81">&#9670;&#160;</a></span>isStridedAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isStridedAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given load or store is a strided memory access. </p>
<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> all MachineMemOperands for a hint that the load/store is strided. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01753">1753</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a1990769eead413855ac08a24140f3175" name="a1990769eead413855ac08a24140f3175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1990769eead413855ac08a24140f3175">&#9670;&#160;</a></span>isSubregFoldable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AArch64InstrInfo::isSubregFoldable </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00170">170</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

</div>
</div>
<a id="a10ff9c7b29be1debe32fa6ba92256068" name="a10ff9c7b29be1debe32fa6ba92256068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ff9c7b29be1debe32fa6ba92256068">&#9670;&#160;</a></span>isThroughputPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isThroughputPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a></td>          <td class="paramname"><span class="paramname"><em>Pattern</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when a code sequence can improve throughput. </p>
<p>It should be called only for instructions in loops. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="classllvm_1_1Pattern.html">Pattern</a></td><td>- combiner pattern </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04257">4257</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">llvm::FMLAv1i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">llvm::FMLAv1i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">llvm::FMLAv1i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">llvm::FMLAv1i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">llvm::FMLAv2f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">llvm::FMLAv2f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">llvm::FMLAv2f64_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">llvm::FMLAv2f64_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">llvm::FMLAv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">llvm::FMLAv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">llvm::FMLAv2i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">llvm::FMLAv2i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa9f3c5f2295bad84281cbeaa529e61e7">llvm::FMLAv4f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a23541701e4107566402d268babc0f7a0">llvm::FMLAv4f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">llvm::FMLAv4f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">llvm::FMLAv4f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a521b32f7c9c577a6b39781213eb2cb30">llvm::FMLAv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae4b83d82585f6cf865c9c772daff9aac">llvm::FMLAv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">llvm::FMLAv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">llvm::FMLAv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abf7ba5f9855516b861f6c4cf5c34491f">llvm::FMLAv8f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa5cad2c16f0f98b21059d400a842e007">llvm::FMLAv8f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae85c386ac7b2ceea0d88784fafafd39e">llvm::FMLAv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae15079d2e661de449accda868512f3f2">llvm::FMLAv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">llvm::FMLSv1i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">llvm::FMLSv1i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">llvm::FMLSv2f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">llvm::FMLSv2f64_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">llvm::FMLSv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">llvm::FMLSv2i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59c025ee51897a76f97fee4d314b8c54">llvm::FMLSv4f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af70e0b1d6898bd3f0ae6df4ac616b4c3">llvm::FMLSv4f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">llvm::FMLSv4f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a54d11bc3d8843ff040af59be8bb7af13">llvm::FMLSv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a17362ccaee2fef3337d9a29ff399232b">llvm::FMLSv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">llvm::FMLSv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05addbc12649925b262818f3e005a4ec1e4">llvm::FMLSv8f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab7eaf10b55b2c3b849c192426ab2ef00">llvm::FMLSv8f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab4d7219c033a36da60f10c78e269e3ad">llvm::FMLSv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a832f7ffb68fe4a65abd0264fdb503665">llvm::FMLSv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">llvm::FMULADDD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">llvm::FMULADDD_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2c64fa121b5991687394790a52ecf299">llvm::FMULADDH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a9064e3d57055daa26f814fc94c1cecfb">llvm::FMULADDH_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">llvm::FMULADDS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">llvm::FMULADDS_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">llvm::FMULSUBD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">llvm::FMULSUBD_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6028bd3a601dd504141e1361b5db1492">llvm::FMULSUBH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a296286c6430a892d841cb513531660b8">llvm::FMULSUBH_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">llvm::FMULSUBS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">llvm::FMULSUBS_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">llvm::FNMULSUBD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a615ff3cce7bc1e4ff773167c5c17d168">llvm::FNMULSUBH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">llvm::FNMULSUBS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a547b6fdc8555c9102461469c3d8efc15">llvm::MULADDv16i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a395a9f3a54f88bc3dd42f5c51eb83f26">llvm::MULADDv16i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afb477086016ec7ad3f992288ce2e7d9d">llvm::MULADDv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3f0e9880b84d39c823228682966c4da3">llvm::MULADDv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad3bf370e23985108ea96f3a193abd0bd">llvm::MULADDv2i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6189fc353fb1b17771ca2149885bd99e">llvm::MULADDv2i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2213964950e793c7afdd7e2241ed5fff">llvm::MULADDv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7b9eb664f370ad6c3d4e2204447d75c">llvm::MULADDv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae91264626f3ffaac2026259631e98f8a">llvm::MULADDv4i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7d6e49a4f9c90d3ef8419ead6f7924c">llvm::MULADDv4i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a90c191a6a05a332c9f765b2c84f4680b">llvm::MULADDv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a71679481ab07058465bc551b4bdcffce">llvm::MULADDv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac9ad5c1f6d178b55bde924aeb418d0b2">llvm::MULADDv4i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad9823821c5d84e2290f359c4f353d165">llvm::MULADDv4i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aee6f9bcc13cce461b198d2229eeaf6ad">llvm::MULADDv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af18f788c6a2a2a0ac97b233744ccbeaa">llvm::MULADDv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac897548bafa7b95eb321258f794eb2ac">llvm::MULADDv8i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a134f907cbb8c1abeba32bf0a70ffbdf9">llvm::MULADDv8i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab43a44a5e9f8e54e889661f2518f4a4c">llvm::MULADDv8i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80c5c5734f45e1c6d5949b48c88633a4">llvm::MULADDv8i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac6f2d047f840c8f78290d1a3005edf99">llvm::MULSUBv16i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a747c64f3b74a759daf45120930f0feb6">llvm::MULSUBv16i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2635a71f0901740dd5519d3ec9a3a202">llvm::MULSUBv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a84158dd1a8182d6f197658be0527d28a">llvm::MULSUBv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab65c69bb870dc8c6261058fe4a855d30">llvm::MULSUBv2i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae74328d517bf2a463bb93eab364ba33f">llvm::MULSUBv2i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a581fd12b0f735520833a7d4b553a52ad">llvm::MULSUBv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1a60a3fac27c1e7e8183a440d69f2f81">llvm::MULSUBv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab68b56d06e4d0e81788707d8b1c1e634">llvm::MULSUBv4i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adf327b07510cec09ba74659917d2cb7d">llvm::MULSUBv4i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad7bab6f226e174247c9ef9b4e0d1bd0a">llvm::MULSUBv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac57a2cf15e78090fa9176ea4e214b4df">llvm::MULSUBv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80b124af47379d05275a319fc182d613">llvm::MULSUBv4i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b295e79e72029068bfb6efdc54b9515">llvm::MULSUBv4i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab91852340bbcfb51939f35ee372fd22d">llvm::MULSUBv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1e69956b425232693eded29d47d6d15d">llvm::MULSUBv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4a1f8baa8091e277a45471c02e9bf4bf">llvm::MULSUBv8i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3ba9d4ba817e0fd17811e4f297bb0394">llvm::MULSUBv8i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2202d07bf3272b53672ef28aebf12568">llvm::MULSUBv8i8_OP1</a>, and <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a332b32bf8ce7a30d6b74adcbcc659011">llvm::MULSUBv8i8_OP2</a>.</p>

</div>
</div>
<a id="a1bd5895683e2ea4630c241c94f8050f0" name="a1bd5895683e2ea4630c241c94f8050f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd5895683e2ea4630c241c94f8050f0">&#9670;&#160;</a></span>isUnscaledLdSt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::AArch64InstrInfo::isUnscaledLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00085">85</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01759">isUnscaledLdSt()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="aaf6a746794da53626b45e8869bf9dac5" name="aaf6a746794da53626b45e8869bf9dac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6a746794da53626b45e8869bf9dac5">&#9670;&#160;</a></span>isUnscaledLdSt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isUnscaledLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is an unscaled load/store. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01759">1759</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8h_source.html#l00085">isUnscaledLdSt()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02527">shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="aff58a698653ef99fe70d047a7fb0101a" name="aff58a698653ef99fe70d047a7fb0101a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff58a698653ef99fe70d047a7fb0101a">&#9670;&#160;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AArch64InstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MBBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03192">3192</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00143">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00027">llvm::TargetStackID::Default</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00470">llvm::getDefRegState()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00985">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00535">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00467">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00450">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">getRegisterInfo()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00335">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00420">llvm::AArch64Subtarget::hasSVE()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03167">loadRegPairFromStackSlot()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00724">llvm::MachineFrameInfo::setStackID()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00029">llvm::TargetStackID::SVEVector</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03475">foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="a1f3179bfdef4e9bd974720c92bfb8fbf" name="a1f3179bfdef4e9bd974720c92bfb8fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3179bfdef4e9bd974720c92bfb8fbf">&#9670;&#160;</a></span>optimizeCompareInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpInstr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>CmpMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>CmpValue</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register. </p>
<p>Try to optimize a compare instruction.</p>
<p>A compare instruction is an instruction which produces AArch64::NZCV. It can be truly compare instruction when there are no uses of its destination register.</p>
<p>The following steps are tried in order:</p><ol type="1">
<li>Convert CmpInstr into an unconditional version.</li>
<li>Remove CmpInstr if above there is an instruction producing a needed condition code or an instruction which can be converted into such an instruction. Only comparison with zero is supported. </li>
</ol>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01222">1222</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01130">convertToNonFlagSettingOpc()</a>, <a class="el" href="MachineInstr_8h_source.html#l01305">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00670">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01028">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00456">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00466">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00296">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01650">llvm::MachineInstr::setDesc()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01089">UpdateOperandRegClass()</a>.</p>

</div>
</div>
<a id="af0bbac5dd9f698f2c73477c4e5f36b60" name="af0bbac5dd9f698f2c73477c4e5f36b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0bbac5dd9f698f2c73477c4e5f36b60">&#9670;&#160;</a></span>optimizeCondBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::optimizeCondBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace csincr-branch sequence by simple conditional branch. </p>
<p>Examples:</p><ol type="1">
<li><div class="fragment"><div class="line"><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">csinc</a>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">w9</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">wzr</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">wzr</a>, &lt;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">condition</a> code&gt;</div>
<div class="line"><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tbnz</a>   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">w9</a>, #0, 0x44</div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00039">ilist_node.h:39</a></div></div>
</div><!-- fragment --> to <div class="fragment"><div class="line">b.&lt;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">inverted</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">condition</a> code&gt;</div>
</div><!-- fragment --></li>
<li><div class="fragment"><div class="line"><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">csinc</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">w9</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">wzr</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">wzr</a>, &lt;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">condition</a> code&gt;</div>
<div class="line"><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tbz</a>   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">w9</a>, #0, 0x44</div>
</div><!-- fragment --> to <div class="fragment"><div class="line">b.&lt;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">condition</a> code&gt;</div>
</div><!-- fragment --></li>
</ol>
<p>Replace compare and branch sequence by TBZ/TBNZ instruction when the compare's constant operand is power of 2.</p>
<p>Examples: </p><div class="fragment"><div class="line"><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">and</a>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">w8</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">w8</a>, #0x400</div>
<div class="line"><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">cbnz</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">w8</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">L1</a></div>
</div><!-- fragment --><p> to </p><div class="fragment"><div class="line"><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tbnz</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">w8</a>, #10, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">L1</a></div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">MI</td><td>Conditional Branch </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True when the simple conditional branch is generated </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05461">5461</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00137">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01175">AK_Write</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01182">areCFlagsAccessedBetweenInstrs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00293">llvm::AArch64_AM::decodeLogicalImmediate()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00098">DefMI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01028">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00456">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00466">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">getRegisterInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l01202">llvm::MachineInstr::isCopy()</a>, <a class="el" href="MathExtras_8h_source.html#l00497">llvm::isPowerOf2_64()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MathExtras_8h_source.html#l00603">llvm::Log2_64()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineOperand_8h_source.html#l00498">llvm::MachineOperand::setIsKill()</a>.</p>

</div>
</div>
<a id="a94cd6ca17535844dc42503cc7b6f32ef" name="a94cd6ca17535844dc42503cc7b6f32ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94cd6ca17535844dc42503cc7b6f32ef">&#9670;&#160;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *</td>          <td class="paramname"><span class="paramname"><em>BytesRemoved</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00365">365</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00260">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00253">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00371">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00369">llvm::isUncondBranchOpcode()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a7cca5afbdfdcb468161ffe0b888668d0" name="a7cca5afbdfdcb468161ffe0b888668d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cca5afbdfdcb468161ffe0b888668d0">&#9670;&#160;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Cond</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00324">324</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a1c6c6052f4f028c5fc16a59cce34dd14" name="a1c6c6052f4f028c5fc16a59cce34dd14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c6c6052f4f028c5fc16a59cce34dd14">&#9670;&#160;</a></span>shouldClusterMemOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::shouldClusterMemOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>BaseOps1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>BaseOps2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumLoads</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumBytes</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect opportunities for ldp/stp formation. </p>
<p>Only called for LdSt for which getMemOperandWithOffset returns true. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02527">2527</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02480">canPairLdStOpc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01997">isCandidateToMergeOrPair()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01875">isPairableLdStInst()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01759">isUnscaledLdSt()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02466">scaleOffset()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02498">shouldClusterFI()</a>.</p>

</div>
</div>
<a id="a944bf3cc625b6bf05e52bc6daa2cc47f" name="a944bf3cc625b6bf05e52bc6daa2cc47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a944bf3cc625b6bf05e52bc6daa2cc47f">&#9670;&#160;</a></span>shouldOutlineFromFunctionByDefault()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::shouldOutlineFromFunctionByDefault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06797">6797</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasMinSize()</a>.</p>

</div>
</div>
<a id="a2bc56fd5f72b1378f6036ca1a1a632cd" name="a2bc56fd5f72b1378f6036ca1a1a632cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc56fd5f72b1378f6036ca1a1a632cd">&#9670;&#160;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AArch64InstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MBBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isKill</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03038">3038</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00143">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00027">llvm::TargetStackID::Default</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00985">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00535">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00467">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00450">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00049">getRegisterInfo()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00335">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00420">llvm::AArch64Subtarget::hasSVE()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00724">llvm::MachineFrameInfo::setStackID()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03015">storeRegPairToStackSlot()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00029">llvm::TargetStackID::SVEVector</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03475">foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="ae2f38a334980a3888a4fc55b8e9542ac" name="ae2f38a334980a3888a4fc55b8e9542ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f38a334980a3888a4fc55b8e9542ac">&#9670;&#160;</a></span>suppressLdStPair()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AArch64InstrInfo::suppressLdStPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Hint that pairing the given load or store is unprofitable. </p>
<p>Set a flag on the first <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> to suppress pairing. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01746">1746</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00032">llvm::MOSuppressPair</a>.</p>

</div>
</div>
<a id="a74804e3c6e291fe90c0cb697632dcf0e" name="a74804e3c6e291fe90c0cb697632dcf0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74804e3c6e291fe90c0cb697632dcf0e">&#9670;&#160;</a></span>useMachineCombiner()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::useMachineCombiner </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> supports MachineCombiner. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03793">3793</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AArch64/<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a></li>
<li>lib/Target/AArch64/<a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:02:25 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
