\section{Device and Process Integration}
HBM DRAM stacks are typically fabricated with high-temperature capacitor anneals ($>700~^\circ$C),
whereas FeRAM/FeFET devices require lower-temperature processing ($\sim$400~^\circ$C$) to stabilize the ferroelectric o-phase in HfO$_2$.
This thermal budget mismatch currently hinders monolithic integration.

\subsection{Chiplet-based Integration (Practical Solution)}
The most practical near-term approach is chiplet-based integration:
HBM stacks and FeRAM/FeFET dies are fabricated in their respective optimized flows and co-integrated on a silicon interposer using $\mu$-bump connections.
This architecture enables:
\begin{itemize}
  \item High-bandwidth operation from HBM ($>$300~GB/s),
  \item Persistent storage of checkpoints, metadata, and cold data in FeRAM,
  \item Reduction of refresh-induced traffic in DRAM.
\end{itemize}

\subsection{Monolithic Integration (Research Challenge)}
A longer-term research direction is embedding FeFET arrays within the HBM logic base die.
In principle, DRAM capacitor HfO$_2$ and FeFET gate-stack HfO$_2$ could coexist; however, their annealing requirements remain incompatible.
Potential enablers include selective or dual-step annealing, dopant modulation, or stress engineering.
At present, monolithic HBM+FeFET integration remains an open challenge for device and process research.

% ==== Fig.1: Minimal chiplet view (controllerだけ上に) ====
\begin{figure}[!t]
\centering
\begin{tikzpicture}[font=\footnotesize, >=Latex, x=1cm, y=1cm]
  % スタイル
  \tikzset{
    box/.style={draw, rounded corners, fill=black!7,
                minimum width=3.4cm, minimum height=0.9cm, align=center},
    ctrl/.style={draw, rounded corners, fill=black!10,
                 minimum width=6.2cm, minimum height=0.9cm, align=center}
  }

  % 下段（横一列）
  \node[box] (cpu)   at (-3, 0) {CPU / Accelerator};
  \node[box] (hbm)   at ( 0, 0) {HBM (DRAM)};
  \node[box] (feram) at ( 3, 0) {FeRAM Chiplet};

  % 上段：Memory Controller & Policy Engine（だけ上に）
  \node[ctrl] (mc) at (0, 1.6) {Memory Controller \& Policy Engine};

  % データパス（下段同士）
  \draw[->, thick] (cpu) -- node[below]{bandwidth} (hbm);
  \draw[->, thick] (hbm) -- node[below]{persistent data} (feram);

  % コントローラからの監督
  \draw[->, thick] (mc.south) -- (cpu.north);
  \draw[->, thick] (mc.south) -- (hbm.north);
  \draw[->, thick] (mc.south) -- (feram.north);
\end{tikzpicture}
\caption{Minimal chiplet integration view: CPU$\rightarrow$HBMで帯域、FeRAMに永続データ。%
Controllerは上段に持ち上げ、tiering/チェックポイントを統括。}
\label{fig:chiplet_min}
\end{figure}
