Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,10
design__inferred_latch__count,0
design__instance__count,2473
design__instance__area,33074.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006455458933487535
power__switching__total,0.00022270044428296387
power__leakage__total,0.000001974505266844062
power__total,0.0008702208288013935
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2705057088224652
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2740986404319478
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09704048950178629
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.550757011141865
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.097040
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.899050
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29392147880822883
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2957108253076234
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5775231567549468
timing__setup__ws__corner:nom_slow_1p08V_125C,7.645437388471155
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.577523
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.589218
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27954397921040713
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.28245975802244405
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27974623409563837
timing__setup__ws__corner:nom_typ_1p20V_25C,9.916885371356845
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.279746
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.941875
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2705057088224652
clock__skew__worst_setup,0.2740986404319478
timing__hold__ws,0.09704048950178629
timing__setup__ws,7.645437388471155
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.097040
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.589218
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2473
design__instance__area__stdcell,33074.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.550243
design__instance__utilization__stdcell,0.550243
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,5
design__instance__area__class:buffer,45.36
design__instance__count__class:inverter,105
design__instance__area__class:inverter,596.938
design__instance__count__class:sequential_cell,198
design__instance__area__class:sequential_cell,9340.53
design__instance__count__class:multi_input_combinational_cell,1766
design__instance__area__class:multi_input_combinational_cell,17588.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,340
design__instance__area__class:timing_repair_buffer,5004.12
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,51270.2
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,243
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
design__instance__area__class:antenna_cell,21.7728
route__net,2680
route__net__special,2
route__drc_errors__iter:0,1361
route__wirelength__iter:0,55705
route__drc_errors__iter:1,593
route__wirelength__iter:1,55218
route__drc_errors__iter:2,521
route__wirelength__iter:2,54962
route__drc_errors__iter:3,188
route__wirelength__iter:3,54788
route__drc_errors__iter:4,31
route__wirelength__iter:4,54755
route__drc_errors__iter:5,0
route__wirelength__iter:5,54764
route__drc_errors,0
route__wirelength,54764
route__vias,14743
route__vias__singlecut,14743
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,600.72
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,168
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,168
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,168
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,168
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000185864
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000017626
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000504702
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000017626
design_powergrid__voltage__worst,0.000017626
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000185864
design_powergrid__drop__worst__net:VPWR,0.0000185864
design_powergrid__voltage__worst__net:VGND,0.000017626
design_powergrid__drop__worst__net:VGND,0.000017626
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000005290000000000000173546073345409723742704954929649829864501953125
ir__drop__worst,0.00001860000000000000148765548491081034399030613712966442108154296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
