# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/d47c/hdl" --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"axi_sim_func_impl.v" \
"../../../../../axi_spi_test3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/my_axi_7seg/axi_slaveI.v" \
"../../../../../axi_spi_test3.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo.v" \
"../../../../../axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v" \
"../../../../../axi_spi_test3.srcs/sources_1/imports/sources_1/imports/spi_source/spi_slave.v" \
"../../../../../axi_spi_test3.srcs/sources_1/imports/sources_1/imports/spi_source/spi_top.v" \
"../../../../../axi_spi_test3.srcs/sim_1/imports/imports/axi_tb.v" \

# Do not sort compile order
nosort
