#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000001bcb90 .scope module, "tb_State" "tb_State" 2 2;
 .timescale -9 -10;
v00000000001b8eb0_0 .net "CurrentState", 3 0, v00000000001b8730_0;  1 drivers
v00000000001b8f50_0 .net "LEDR", 9 0, v00000000001b8e10_0;  1 drivers
v00000000001b9130_0 .net "NextState", 3 0, v00000000001b8b90_0;  1 drivers
v0000000001021f70_0 .var "clock", 0 0;
v0000000001021b10_0 .var "reset_n", 0 0;
S_000000000102ba30 .scope module, "CS" "CSL" 2 12, 3 1 0, S_00000000001bcb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 4 "NextState";
    .port_info 3 /OUTPUT 4 "CurrentState";
v00000000001b8730_0 .var "CurrentState", 3 0;
v00000000001b87d0_0 .net "NextState", 3 0, v00000000001b8b90_0;  alias, 1 drivers
v00000000001b8ff0_0 .net "clock", 0 0, v0000000001021f70_0;  1 drivers
v00000000001b89b0_0 .net "reset_n", 0 0, v0000000001021b10_0;  1 drivers
E_0000000001019560/0 .event negedge, v00000000001b89b0_0;
E_0000000001019560/1 .event posedge, v00000000001b8ff0_0;
E_0000000001019560 .event/or E_0000000001019560/0, E_0000000001019560/1;
S_000000000102bbc0 .scope module, "NS" "NSL" 2 13, 4 1 0, S_00000000001bcb90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "CurrentState";
    .port_info 1 /OUTPUT 4 "NextState";
P_00000000001be6d0 .param/l "EIGHT" 0 4 13, C4<1000>;
P_00000000001be708 .param/l "FIVE" 0 4 10, C4<0101>;
P_00000000001be740 .param/l "FOUR" 0 4 9, C4<0100>;
P_00000000001be778 .param/l "ONE" 0 4 6, C4<0001>;
P_00000000001be7b0 .param/l "SEVEN" 0 4 12, C4<0111>;
P_00000000001be7e8 .param/l "SIX" 0 4 11, C4<0110>;
P_00000000001be820 .param/l "THREE" 0 4 8, C4<0011>;
P_00000000001be858 .param/l "TWO" 0 4 7, C4<0010>;
P_00000000001be890 .param/l "ZERO" 0 4 5, C4<0000>;
v00000000001b9090_0 .net "CurrentState", 3 0, v00000000001b8730_0;  alias, 1 drivers
v00000000001b8b90_0 .var "NextState", 3 0;
E_00000000010191e0 .event edge, v00000000001b8730_0;
S_00000000001be8d0 .scope module, "O" "OL" 2 14, 5 1 0, S_00000000001bcb90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "CurrentState";
    .port_info 1 /OUTPUT 10 "LEDR";
P_00000000001bb6e0 .param/l "EIGHT" 0 5 24, C4<1000>;
P_00000000001bb718 .param/l "EIGHT_B" 0 5 11, C4<000001000>;
P_00000000001bb750 .param/l "FIVE" 0 5 21, C4<0101>;
P_00000000001bb788 .param/l "FIVE_B" 0 5 10, C4<000000101>;
P_00000000001bb7c0 .param/l "FOUR" 0 5 20, C4<0100>;
P_00000000001bb7f8 .param/l "ONE" 0 5 17, C4<0001>;
P_00000000001bb830 .param/l "ONE_B" 0 5 7, C4<000000001>;
P_00000000001bb868 .param/l "SEVEN" 0 5 23, C4<0111>;
P_00000000001bb8a0 .param/l "SIX" 0 5 22, C4<0110>;
P_00000000001bb8d8 .param/l "THIRTEEN" 0 5 12, C4<000001101>;
P_00000000001bb910 .param/l "THIRTY_FOUR" 0 5 14, C4<000100010>;
P_00000000001bb948 .param/l "THREE" 0 5 19, C4<0011>;
P_00000000001bb980 .param/l "THREE_B" 0 5 9, C4<000000011>;
P_00000000001bb9b8 .param/l "TWENTY_ONE" 0 5 13, C4<000010101>;
P_00000000001bb9f0 .param/l "TWO" 0 5 18, C4<0010>;
P_00000000001bba28 .param/l "TWO_B" 0 5 8, C4<000000010>;
P_00000000001bba60 .param/l "ZERO" 0 5 16, C4<0000>;
P_00000000001bba98 .param/l "ZERO_B" 0 5 6, +C4<00000000000000000000000000000000>;
v00000000001b8c30_0 .net "CurrentState", 3 0, v00000000001b8730_0;  alias, 1 drivers
v00000000001b8e10_0 .var "LEDR", 9 0;
    .scope S_000000000102ba30;
T_0 ;
    %wait E_0000000001019560;
    %load/vec4 v00000000001b89b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000001b8730_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000001b87d0_0;
    %assign/vec4 v00000000001b8730_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000102bbc0;
T_1 ;
    %wait E_00000000010191e0;
    %load/vec4 v00000000001b9090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000001b8b90_0, 0, 4;
    %jmp T_1.10;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000001b8b90_0, 0, 4;
    %jmp T_1.10;
T_1.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000001b8b90_0, 0, 4;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000001b8b90_0, 0, 4;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000001b8b90_0, 0, 4;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000001b8b90_0, 0, 4;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000001b8b90_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000001b8b90_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000001b8b90_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000001b8b90_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000001be8d0;
T_2 ;
    %wait E_00000000010191e0;
    %load/vec4 v00000000001b8c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v00000000001b8e10_0, 0, 10;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v00000000001b8e10_0, 0, 10;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v00000000001b8e10_0, 0, 10;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v00000000001b8e10_0, 0, 10;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v00000000001b8e10_0, 0, 10;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 5, 0, 10;
    %store/vec4 v00000000001b8e10_0, 0, 10;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v00000000001b8e10_0, 0, 10;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 13, 0, 10;
    %store/vec4 v00000000001b8e10_0, 0, 10;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 21, 0, 10;
    %store/vec4 v00000000001b8e10_0, 0, 10;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 34, 0, 10;
    %store/vec4 v00000000001b8e10_0, 0, 10;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000001bcb90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001021f70_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000000001bcb90;
T_4 ;
    %delay 100, 0;
    %load/vec4 v0000000001021f70_0;
    %inv;
    %store/vec4 v0000000001021f70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000001bcb90;
T_5 ;
    %vpi_call 2 18 "$dumpfile", "tb_State.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001021b10_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001021b10_0, 0, 1;
    %delay 3000, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001021b10_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000000001bcb90;
T_6 ;
    %vpi_call 2 29 "$monitor", $time, " CurrentState = %d , NextState = %d , LEDR = %d", v00000000001b8eb0_0, v00000000001b9130_0, v00000000001b8f50_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_State.v";
    "CSL.v";
    "NSL.v";
    "OL.v";
