// Seed: 2438418940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_6;
  uwire id_7;
  always @(id_7 or posedge 1) begin
    #1 id_5 = id_4;
    id_2 = id_4;
  end
  wire id_8;
  assign id_1 = id_6;
  module_0(
      id_8, id_6, id_6, id_1
  );
endmodule
