Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 24 00:54:47 2022
| Host         : LAPTOP-UUK7QIG6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: btSpeedGen/PWM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.588        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.588        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 3.299ns (51.046%)  route 3.164ns (48.954%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  btSpeedGen/count_reg[13]/Q
                         net (fo=5, routed)           1.115     6.720    btSpeedGen/count_reg[13]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.844 r  btSpeedGen/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.844    btSpeedGen/count1_carry__0_i_8_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.357 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    btSpeedGen/count1_carry__0_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.474    btSpeedGen/count1_carry__1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.631 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.049     9.680    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.332    10.012 r  btSpeedGen/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.012    btSpeedGen/count[0]_i_5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.525 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.110 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.110    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.227 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.227    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.550 r  btSpeedGen/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.550    btSpeedGen/count_reg[28]_i_1_n_6
    SLICE_X12Y42         FDCE                                         r  btSpeedGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  btSpeedGen/count_reg[29]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y42         FDCE (Setup_fdce_C_D)        0.109    15.138    btSpeedGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 3.291ns (50.986%)  route 3.164ns (49.014%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  btSpeedGen/count_reg[13]/Q
                         net (fo=5, routed)           1.115     6.720    btSpeedGen/count_reg[13]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.844 r  btSpeedGen/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.844    btSpeedGen/count1_carry__0_i_8_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.357 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    btSpeedGen/count1_carry__0_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.474    btSpeedGen/count1_carry__1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.631 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.049     9.680    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.332    10.012 r  btSpeedGen/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.012    btSpeedGen/count[0]_i_5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.525 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.110 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.110    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.227 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.227    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.542 r  btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.542    btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X12Y42         FDCE                                         r  btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  btSpeedGen/count_reg[31]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y42         FDCE (Setup_fdce_C_D)        0.109    15.138    btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 3.215ns (50.402%)  route 3.164ns (49.598%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  btSpeedGen/count_reg[13]/Q
                         net (fo=5, routed)           1.115     6.720    btSpeedGen/count_reg[13]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.844 r  btSpeedGen/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.844    btSpeedGen/count1_carry__0_i_8_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.357 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    btSpeedGen/count1_carry__0_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.474    btSpeedGen/count1_carry__1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.631 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.049     9.680    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.332    10.012 r  btSpeedGen/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.012    btSpeedGen/count[0]_i_5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.525 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.110 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.110    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.227 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.227    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.466 r  btSpeedGen/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.466    btSpeedGen/count_reg[28]_i_1_n_5
    SLICE_X12Y42         FDCE                                         r  btSpeedGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  btSpeedGen/count_reg[30]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y42         FDCE (Setup_fdce_C_D)        0.109    15.138    btSpeedGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.195ns (50.246%)  route 3.164ns (49.754%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  btSpeedGen/count_reg[13]/Q
                         net (fo=5, routed)           1.115     6.720    btSpeedGen/count_reg[13]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.844 r  btSpeedGen/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.844    btSpeedGen/count1_carry__0_i_8_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.357 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    btSpeedGen/count1_carry__0_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.474    btSpeedGen/count1_carry__1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.631 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.049     9.680    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.332    10.012 r  btSpeedGen/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.012    btSpeedGen/count[0]_i_5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.525 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.110 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.110    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.227 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.227    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.446 r  btSpeedGen/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.446    btSpeedGen/count_reg[28]_i_1_n_7
    SLICE_X12Y42         FDCE                                         r  btSpeedGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  btSpeedGen/count_reg[28]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y42         FDCE (Setup_fdce_C_D)        0.109    15.138    btSpeedGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 3.182ns (50.144%)  route 3.164ns (49.856%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  btSpeedGen/count_reg[13]/Q
                         net (fo=5, routed)           1.115     6.720    btSpeedGen/count_reg[13]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.844 r  btSpeedGen/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.844    btSpeedGen/count1_carry__0_i_8_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.357 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    btSpeedGen/count1_carry__0_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.474    btSpeedGen/count1_carry__1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.631 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.049     9.680    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.332    10.012 r  btSpeedGen/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.012    btSpeedGen/count[0]_i_5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.525 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.110 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.110    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.433 r  btSpeedGen/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.433    btSpeedGen/count_reg[24]_i_1_n_6
    SLICE_X12Y41         FDCE                                         r  btSpeedGen/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  btSpeedGen/count_reg[25]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y41         FDCE (Setup_fdce_C_D)        0.109    15.138    btSpeedGen/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 3.174ns (50.081%)  route 3.164ns (49.919%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  btSpeedGen/count_reg[13]/Q
                         net (fo=5, routed)           1.115     6.720    btSpeedGen/count_reg[13]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.844 r  btSpeedGen/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.844    btSpeedGen/count1_carry__0_i_8_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.357 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    btSpeedGen/count1_carry__0_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.474    btSpeedGen/count1_carry__1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.631 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.049     9.680    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.332    10.012 r  btSpeedGen/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.012    btSpeedGen/count[0]_i_5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.525 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.110 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.110    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.425 r  btSpeedGen/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.425    btSpeedGen/count_reg[24]_i_1_n_4
    SLICE_X12Y41         FDCE                                         r  btSpeedGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  btSpeedGen/count_reg[27]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y41         FDCE (Setup_fdce_C_D)        0.109    15.138    btSpeedGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 3.098ns (49.475%)  route 3.164ns (50.525%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  btSpeedGen/count_reg[13]/Q
                         net (fo=5, routed)           1.115     6.720    btSpeedGen/count_reg[13]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.844 r  btSpeedGen/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.844    btSpeedGen/count1_carry__0_i_8_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.357 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    btSpeedGen/count1_carry__0_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.474    btSpeedGen/count1_carry__1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.631 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.049     9.680    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.332    10.012 r  btSpeedGen/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.012    btSpeedGen/count[0]_i_5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.525 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.110 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.110    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.349 r  btSpeedGen/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.349    btSpeedGen/count_reg[24]_i_1_n_5
    SLICE_X12Y41         FDCE                                         r  btSpeedGen/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  btSpeedGen/count_reg[26]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y41         FDCE (Setup_fdce_C_D)        0.109    15.138    btSpeedGen/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  3.789    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 3.078ns (49.313%)  route 3.164ns (50.687%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  btSpeedGen/count_reg[13]/Q
                         net (fo=5, routed)           1.115     6.720    btSpeedGen/count_reg[13]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.844 r  btSpeedGen/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.844    btSpeedGen/count1_carry__0_i_8_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.357 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    btSpeedGen/count1_carry__0_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.474    btSpeedGen/count1_carry__1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.631 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.049     9.680    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.332    10.012 r  btSpeedGen/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.012    btSpeedGen/count[0]_i_5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.525 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.110 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.110    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.329 r  btSpeedGen/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.329    btSpeedGen/count_reg[24]_i_1_n_7
    SLICE_X12Y41         FDCE                                         r  btSpeedGen/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  btSpeedGen/count_reg[24]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y41         FDCE (Setup_fdce_C_D)        0.109    15.138    btSpeedGen/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 3.065ns (49.207%)  route 3.164ns (50.793%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  btSpeedGen/count_reg[13]/Q
                         net (fo=5, routed)           1.115     6.720    btSpeedGen/count_reg[13]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.844 r  btSpeedGen/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.844    btSpeedGen/count1_carry__0_i_8_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.357 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    btSpeedGen/count1_carry__0_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.474    btSpeedGen/count1_carry__1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.631 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.049     9.680    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.332    10.012 r  btSpeedGen/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.012    btSpeedGen/count[0]_i_5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.525 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.316 r  btSpeedGen/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.316    btSpeedGen/count_reg[20]_i_1_n_6
    SLICE_X12Y40         FDCE                                         r  btSpeedGen/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.448    14.789    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  btSpeedGen/count_reg[21]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)        0.109    15.137    btSpeedGen/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 3.057ns (49.142%)  route 3.164ns (50.858%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  btSpeedGen/count_reg[13]/Q
                         net (fo=5, routed)           1.115     6.720    btSpeedGen/count_reg[13]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.844 r  btSpeedGen/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.844    btSpeedGen/count1_carry__0_i_8_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.357 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    btSpeedGen/count1_carry__0_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.474    btSpeedGen/count1_carry__1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.631 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.049     9.680    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.332    10.012 r  btSpeedGen/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.012    btSpeedGen/count[0]_i_5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.525 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.308 r  btSpeedGen/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.308    btSpeedGen/count_reg[20]_i_1_n_4
    SLICE_X12Y40         FDCE                                         r  btSpeedGen/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.448    14.789    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  btSpeedGen/count_reg[23]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)        0.109    15.137    btSpeedGen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  3.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 toneGen/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.450    toneGen/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  toneGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  toneGen/count_reg[27]/Q
                         net (fo=4, routed)           0.149     1.763    toneGen/count_reg[27]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  toneGen/count[24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.808    toneGen/count[24]_i_2__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.917 r  toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.918    toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.971 r  toneGen/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.971    toneGen/count_reg[28]_i_1__0_n_7
    SLICE_X10Y50         FDCE                                         r  toneGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.962    toneGen/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  toneGen/count_reg[28]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.852    toneGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 toneGen/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.450    toneGen/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  toneGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  toneGen/count_reg[27]/Q
                         net (fo=4, routed)           0.149     1.763    toneGen/count_reg[27]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  toneGen/count[24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.808    toneGen/count[24]_i_2__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.917 r  toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.918    toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.984 r  toneGen/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.984    toneGen/count_reg[28]_i_1__0_n_5
    SLICE_X10Y50         FDCE                                         r  toneGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.962    toneGen/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  toneGen/count_reg[30]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.852    toneGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 toneGen/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.450    toneGen/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  toneGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  toneGen/count_reg[27]/Q
                         net (fo=4, routed)           0.149     1.763    toneGen/count_reg[27]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  toneGen/count[24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.808    toneGen/count[24]_i_2__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.917 r  toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.918    toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.007 r  toneGen/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.007    toneGen/count_reg[28]_i_1__0_n_6
    SLICE_X10Y50         FDCE                                         r  toneGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.962    toneGen/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  toneGen/count_reg[29]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.852    toneGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 toneGen/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.450    toneGen/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  toneGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  toneGen/count_reg[27]/Q
                         net (fo=4, routed)           0.149     1.763    toneGen/count_reg[27]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  toneGen/count[24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.808    toneGen/count[24]_i_2__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.917 r  toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.918    toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.009 r  toneGen/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.009    toneGen/count_reg[28]_i_1__0_n_4
    SLICE_X10Y50         FDCE                                         r  toneGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.962    toneGen/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  toneGen/count_reg[31]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.852    toneGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 toneGen/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.450    toneGen/clk_IBUF_BUFG
    SLICE_X10Y48         FDCE                                         r  toneGen/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  toneGen/count_reg[23]/Q
                         net (fo=4, routed)           0.149     1.763    toneGen/count_reg[23]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  toneGen/count[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.808    toneGen/count[20]_i_2__0_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.872 r  toneGen/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.872    toneGen/count_reg[20]_i_1__0_n_4
    SLICE_X10Y48         FDCE                                         r  toneGen/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     1.964    toneGen/clk_IBUF_BUFG
    SLICE_X10Y48         FDCE                                         r  toneGen/count_reg[23]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.134     1.584    toneGen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 toneGen/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.450    toneGen/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  toneGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  toneGen/count_reg[27]/Q
                         net (fo=4, routed)           0.149     1.763    toneGen/count_reg[27]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  toneGen/count[24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.808    toneGen/count[24]_i_2__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.872 r  toneGen/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.872    toneGen/count_reg[24]_i_1__0_n_4
    SLICE_X10Y49         FDCE                                         r  toneGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     1.964    toneGen/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  toneGen/count_reg[27]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.134     1.584    toneGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 toneGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    toneGen/clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  toneGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  toneGen/count_reg[7]/Q
                         net (fo=5, routed)           0.149     1.762    toneGen/count_reg[7]
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  toneGen/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.807    toneGen/count[4]_i_2__0_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.871 r  toneGen/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    toneGen/count_reg[4]_i_1__0_n_4
    SLICE_X10Y44         FDCE                                         r  toneGen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    toneGen/clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  toneGen/count_reg[7]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.134     1.583    toneGen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 btSpeedGen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  btSpeedGen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  btSpeedGen/count_reg[3]/Q
                         net (fo=3, routed)           0.149     1.758    btSpeedGen/count_reg[3]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.803    btSpeedGen/count[0]_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  btSpeedGen/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    btSpeedGen/count_reg[0]_i_1_n_4
    SLICE_X12Y35         FDCE                                         r  btSpeedGen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  btSpeedGen/count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.134     1.579    btSpeedGen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  btSpeedGen/count_reg[7]/Q
                         net (fo=4, routed)           0.149     1.758    btSpeedGen/count_reg[7]
    SLICE_X12Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.803    btSpeedGen/count[4]_i_2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  btSpeedGen/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    btSpeedGen/count_reg[4]_i_1_n_4
    SLICE_X12Y36         FDCE                                         r  btSpeedGen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  btSpeedGen/count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y36         FDCE (Hold_fdce_C_D)         0.134     1.579    btSpeedGen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 toneGen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    toneGen/clk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  toneGen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  toneGen/count_reg[3]/Q
                         net (fo=5, routed)           0.149     1.762    toneGen/count_reg[3]
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  toneGen/count[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.807    toneGen/count[0]_i_2__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.871 r  toneGen/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    toneGen/count_reg[0]_i_1__0_n_4
    SLICE_X10Y43         FDCE                                         r  toneGen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    toneGen/clk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  toneGen/count_reg[3]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y43         FDCE (Hold_fdce_C_D)         0.134     1.583    toneGen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y35   btSpeedGen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y37   btSpeedGen/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y37   btSpeedGen/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38   btSpeedGen/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38   btSpeedGen/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38   btSpeedGen/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38   btSpeedGen/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   btSpeedGen/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   btSpeedGen/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   btSpeedGen/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   btSpeedGen/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   btSpeedGen/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   btSpeedGen/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   btSpeedGen/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   btSpeedGen/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   btSpeedGen/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   btSpeedGen/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   btSpeedGen/count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   btSpeedGen/count_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   btSpeedGen/count_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y42   btSpeedGen/PWM_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   btSpeedGen/count_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   btSpeedGen/count_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   btSpeedGen/count_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   toneGen/count_reg[0]/C



