

================================================================
== Vitis HLS Report for 'output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP'
================================================================
* Date:           Mon Oct 28 19:19:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURONS_STATE_RESET_LOOP  |        4|        4|         1|          1|          1|     4|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|     53|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln188_fu_71_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln188_fu_56_p2  |      icmp|   0|  0|  13|           5|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|          10|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_neuron_state_index_1  |   9|          2|    5|         10|
    |neuron_state_index_fu_30               |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  27|          6|   11|         22|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |neuron_state_index_fu_30  |  5|   0|    5|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     |  7|   0|    7|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|NEURONS_STATE_address0  |  out|    8|   ap_memory|                                             NEURONS_STATE|         array|
|NEURONS_STATE_ce0       |  out|    1|   ap_memory|                                             NEURONS_STATE|         array|
|NEURONS_STATE_we0       |  out|    1|   ap_memory|                                             NEURONS_STATE|         array|
|NEURONS_STATE_d0        |  out|    1|   ap_memory|                                             NEURONS_STATE|         array|
+------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

