Fitter Route Stage Report for ed_synth
Mon Jun  2 16:20:07 2025
Quartus Prime Version 24.3.1 Build 102 01/14/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Nets with Highest Wire Count
  3. Delay Chain Summary
  4. Routing Usage Summary
  5. Route Messages
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Global Router Wire Utilization Map
  9. Peak Wire Demand Summary
 10. Peak Wire Demand Details
 11. Peak Total Grid Crossings
 12. Global Router Congestion Hotspot Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nets with Highest Wire Count                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------+
; Net                                                                                                                                                                                           ; Number of Wires Used ; Fanout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------+
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|inorder.worker_control|pipe2_valid[0]~ERTMxsyn                                                                   ; 783                  ; 241    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|log_pipe[0][13]~ERTM0                                                                                                        ; 665                  ; 297    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.addr_tap_contxt|terminal_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[5] ; 378                  ; 484    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[4]                             ; 271                  ; 293    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_gen_path|ooo.worker_control|terminal_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[4]     ; 270                  ; 329    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[4]                  ; 244                  ; 331    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_gen_path|ooo.worker_control|terminal_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[3]     ; 233                  ; 331    ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|reset_sync|altera_reset_synchronizer_int_chain_out                                           ; 228                  ; 147    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_gen_path|ooo.worker_control|terminal_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[2]     ; 219                  ; 332    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[3]                  ; 219                  ; 333    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                          ;
+---------------------------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name                                        ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+---------------------------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; emif_io96b_lpddr4_0_mem_0_mem_cs[0]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[0]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[1]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[2]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[3]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[4]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[5]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_cke[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_ck_0_mem_ck_t[0]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_ck_0_mem_ck_c[0]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_reset_n_mem_reset_n ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[0]         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[1]         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[2]         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[3]         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[4]         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[5]         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[6]         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[7]         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[8]         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[9]         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[10]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[11]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[12]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[13]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[14]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[15]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[16]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[17]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[18]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[19]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[20]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[21]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[22]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[23]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[24]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[25]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[26]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[27]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[28]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[29]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[30]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[31]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]      ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]      ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]      ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]      ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_c[0]      ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_c[1]      ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_c[2]      ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_c[3]      ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dmi[0]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dmi[1]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dmi[2]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_mem_0_mem_dmi[3]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; ref_clk_usr_pll_clk                         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ref_clk_clk                                 ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; emif_io96b_lpddr4_0_oct_0_oct_rzqin         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ref_clk_clk(n)                              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+---------------------------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+---------------------------------------------------------------------+
; Routing Usage Summary                                               ;
+--------------------------------------+------------------------------+
; Routing Resource Type                ; Usage                        ;
+--------------------------------------+------------------------------+
; Block Input Mux Wrapbacks            ; 2,353 / 197,400 ( 1 % )      ;
; Block Input Muxes                    ; 130,950 / 2,278,560 ( 6 % )  ;
; Block interconnects                  ; 107,335 / 2,391,360 ( 4 % )  ;
; C1 interconnects                     ; 52,357 / 1,071,360 ( 5 % )   ;
; C4 interconnects                     ; 9,837 / 1,049,040 ( < 1 % )  ;
; C8 interconnects                     ; 145 / 104,904 ( < 1 % )      ;
; DCM_muxes                            ; 2 / 456 ( < 1 % )            ;
; DELAY_CHAINs                         ; 14 / 4,306 ( < 1 % )         ;
; Direct links                         ; 12,906 / 2,391,360 ( < 1 % ) ;
; HIO Buffers                          ; 1 / 31,584 ( < 1 % )         ;
; IO12PHYTOP_LOGIC_INPUTs              ; 1 / 416 ( < 1 % )            ;
; IO12PHYTOP_LOGIC_OUTPUTs             ; 1 / 960 ( < 1 % )            ;
; IO75XDDRFMXCKTREE_CLKDRV_BIG_VCO_REs ; 2 / 16 ( 13 % )              ;
; IO75XDDRFMXCKTREE_CLKDRV_GM0_REs     ; 2 / 16 ( 13 % )              ;
; IO75XDDRFMXCKTREE_CLKDRV_VCO_INPUTs  ; 1 / 8 ( 13 % )               ;
; IO75XDDRFMXCKTREE_CLKDRV_VCO_OUTPUTs ; 1 / 8 ( 13 % )               ;
; IO75XDDRFMXCKTREE_FB_MUX31_REs       ; 0 / 48 ( 0 % )               ;
; IOFBRADAPT_C2P_BUF_INPUTs            ; 0 / 132 ( 0 % )              ;
; IOFBRADAPT_C2P_BUF_OUTPUTs           ; 0 / 132 ( 0 % )              ;
; IOFBRADAPT_FRZ_BUFS_REs              ; 0 / 616 ( 0 % )              ;
; IOFBRADAPT_P2C_BUF_INPUTs            ; 0 / 284 ( 0 % )              ;
; IOFBRADAPT_P2C_BUF_OUTPUTs           ; 0 / 284 ( 0 % )              ;
; Programmable Invert Buffers          ; 14 / 320 ( 4 % )             ;
; Programmable Invert Inputs           ; 4,981 / 214,170 ( 2 % )      ;
; Programmable Inverts                 ; 4,981 / 214,170 ( 2 % )      ;
; R0 interconnects                     ; 69,724 / 1,835,820 ( 4 % )   ;
; R1 interconnects                     ; 43,877 / 1,049,040 ( 4 % )   ;
; R12 interconnects                    ; 235 / 157,356 ( < 1 % )      ;
; R2 interconnects                     ; 15,583 / 527,340 ( 3 % )     ;
; R4 interconnects                     ; 7,745 / 532,980 ( 1 % )      ;
; R6 interconnects                     ; 5,605 / 535,800 ( 1 % )      ;
; Redundancy Muxes                     ; 2 / 62,248 ( < 1 % )         ;
; Row Clock Tap-Offs                   ; 3,488 / 157,356 ( 2 % )      ;
; Switchbox_clock_muxes                ; 30 / 5,120 ( < 1 % )         ;
; VIO Buffers                          ; 298 / 12,800 ( 2 % )         ;
; Vertical_seam_tap_muxes              ; 27 / 2,304 ( 1 % )           ;
+--------------------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 24.3.1 Build 102 01/14/2025 SC Pro Edition
    Info: Processing started: Mon Jun  2 16:14:01 2025
    Info: System process ID: 16192
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off ed_synth -c ed_synth
Info: qfit2_default_script.tcl version: #1
Info: Project  = ed_synth
Info: Revision = ed_synth
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 50% of down directional wire in region X72_Y8 to X83_Y15
    Info (20265): Estimated peak short right directional wire demand : 31% in region X36_Y40 to X47_Y47
    Info (20265): Estimated peak short left directional wire demand : 41% in region X72_Y0 to X83_Y7
    Info (20265): Estimated peak short up directional wire demand : 31% in region X60_Y0 to X71_Y7
    Info (20265): Estimated peak short down directional wire demand : 50% in region X72_Y8 to X83_Y15
Info (20215): Router estimated peak long high speed interconnect demand : 98% of up directional wire in region X36_Y32 to X47_Y39
    Info (20265): Estimated peak long high speed right directional wire demand : 86% in region X48_Y40 to X59_Y47
    Info (20265): Estimated peak long high speed left directional wire demand : 77% in region X60_Y8 to X71_Y15
    Info (20265): Estimated peak long high speed up directional wire demand : 98% in region X36_Y32 to X47_Y39
    Info (20265): Estimated peak long high speed down directional wire demand : 81% in region X36_Y40 to X47_Y47
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 0.01 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (11888): Total time spent on timing analysis during Routing is 6.57 seconds.
Warning (18291): Timing characteristics of device A5ED065BB32AE6SR0 are preliminary
Info: Following instance found in the design -  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|*
Info: Following instance found in the design -  traffic_generator|hydra_inst|remote_access_jamb|rst_controller|*
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller|*
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller_001|*
Info: Following instance found in the design -  rst_controller|*
Info: Following instance found in the design -  rst_controller_001|*
Info: Following instance found in the design -  rst_controller_002|*
Info: Following instance found in the design -  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|*
Info: Following instance found in the design -  traffic_generator|hydra_inst|remote_access_jamb|rst_controller|*
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller|*
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller_001|*
Info: Following instance found in the design -  rst_controller|*
Info: Following instance found in the design -  rst_controller_001|*
Info: Following instance found in the design -  rst_controller_002|*
Info: clock = _col415
Info: number of internal_clk created = 1
Info: Following instance found in the design -  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|*
Info: Following instance found in the design -  traffic_generator|hydra_inst|remote_access_jamb|rst_controller|*
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller|*
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller_001|*
Info: Following instance found in the design -  rst_controller|*
Info: Following instance found in the design -  rst_controller_001|*
Info: Following instance found in the design -  rst_controller_002|*
Info (16607): Fitter routing operations ending: elapsed time is 00:01:33


+---------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                               ;
+------------------------------------+------------------------------------+-------------------+
; Source Clock(s)                    ; Destination Clock(s)               ; Delay Added in ns ;
+------------------------------------+------------------------------------+-------------------+
; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 136.8             ;
+------------------------------------+------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                 ; Destination Register                                                                                                                                        ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[249].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff ; 0.567             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[250].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff ; 0.561             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[49].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff ; 0.560             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[98].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff  ; 0.560             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[178].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff ; 0.559             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[47].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff ; 0.558             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[185].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff ; 0.555             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[48].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff ; 0.555             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[107].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff  ; 0.550             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[182].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff ; 0.545             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[181].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff ; 0.543             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[236].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff ; 0.539             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[184].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff ; 0.539             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[104].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff  ; 0.538             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[190].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff ; 0.537             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[237].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff ; 0.536             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[238].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff ; 0.533             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[253].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff ; 0.531             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[125].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff ; 0.514             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[117].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff ; 0.514             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[101].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff  ; 0.498             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[243].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff ; 0.493             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[165].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff ; 0.493             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[191].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff ; 0.493             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[164].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff ; 0.493             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[55].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff ; 0.492             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[66].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff ; 0.492             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[248].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff ; 0.491             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[254].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff ; 0.490             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[179].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff ; 0.490             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[246].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff ; 0.488             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[74].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff ; 0.486             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[67].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff ; 0.485             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[161].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff ; 0.484             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[75].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff ; 0.484             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[284].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff ; 0.484             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[87].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff ; 0.483             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[162].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff ; 0.482             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[86].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff ; 0.482             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[88].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff ; 0.481             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[58].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff ; 0.479             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[188].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff ; 0.479             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[76].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff ; 0.478             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[44].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff ; 0.477             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[251].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff ; 0.476             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[244].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff ; 0.476             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[241].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff ; 0.475             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[89].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff ; 0.473             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[30].lrm~reg1           ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[38].inst_ff                ; 0.473             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[245].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff ; 0.473             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[286].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff ; 0.471             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[95].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff ; 0.471             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[42].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff ; 0.471             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[103].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff  ; 0.469             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[50].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff ; 0.469             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[97].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff ; 0.469             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[158].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff ; 0.468             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[93].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff ; 0.468             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[153].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff ; 0.468             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[40].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff ; 0.468             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[155].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff ; 0.466             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[110].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff ; 0.465             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[289].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff ; 0.465             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[81].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff ; 0.463             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[54].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff ; 0.463             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[51].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff ; 0.462             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[170].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff ; 0.461             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[59].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff ; 0.460             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[240].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff ; 0.460             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[91].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff ; 0.457             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[106].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff  ; 0.454             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[64].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff ; 0.453             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[37].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff ; 0.453             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[119].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff ; 0.446             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[271].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff ; 0.438             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[100].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff  ; 0.438             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[127].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff ; 0.438             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[21].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff ; 0.432             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[189].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff ; 0.432             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[40].lrm~reg1           ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[48].inst_ff                ; 0.428             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[269].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff ; 0.428             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[252].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff ; 0.427             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[186].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff ; 0.426             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[136].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff ; 0.426             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[41].lrm~reg1           ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[49].inst_ff                ; 0.424             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[152].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff ; 0.422             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[41].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff ; 0.422             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[247].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff ; 0.421             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[163].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff ; 0.419             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[159].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff ; 0.418             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[46].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff ; 0.418             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[32].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff ; 0.416             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[53].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff ; 0.416             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[92].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff ; 0.415             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[160].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff ; 0.415             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[187].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff ; 0.415             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[17].lrm~reg1           ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[26].inst_ff                ; 0.414             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[288].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff ; 0.412             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[69].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff ; 0.411             ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[168].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff ; 0.409             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; short           ; right     ; [(36, 40), (47, 47)]              ; 31.458 %    ;
; short           ; left      ; [(72, 0), (83, 7)]                ; 41.429 %    ;
; short           ; up        ; [(60, 0), (71, 7)]                ; 31.154 %    ;
; short           ; down      ; [(72, 8), (83, 15)]               ; 50.200 %    ;
; long high speed ; right     ; [(48, 40), (59, 47)]              ; 86.667 %    ;
; long high speed ; left      ; [(60, 8), (71, 15)]               ; 77.663 %    ;
; long high speed ; up        ; [(36, 32), (47, 39)]              ; 98.276 %    ;
; long high speed ; down      ; [(36, 40), (47, 47)]              ; 81.034 %    ;
+-----------------+-----------+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                                                                                                                                                                           ;
+-----------------+-----------+-----------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                                                                                                                                                                          ;
+-----------------+-----------+-----------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(36, 40), (47, 47)]              ; 31.458 %    ;    High Routing Fan-Out                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[47] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[64] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[63] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[48] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[35] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[34] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[62] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[32] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[16] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[3]  ;
; short           ; right     ; [(36, 40), (47, 47)]              ; 31.458 %    ;    Long Distance                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[186]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[90]      ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[180]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[182]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[184]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[148]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[24]      ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[52]      ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[100]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[102]     ;
; short           ; left      ; [(72, 0), (83, 7)]                ; 41.429 %    ;    High Routing Fan-Out                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[172]           ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[173]           ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[174]           ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[175]           ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[194]           ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.in__data_pipe[2][195]                                                                ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.in__data_pipe[2][196]                                                                ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.in__data_pipe[2][198]                                                                ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.in__data_pipe[2][199]                                                                ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.in__data_pipe[2][200]                                                                ;
; short           ; left      ; [(72, 0), (83, 7)]                ; 41.429 %    ;    Long Distance                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_gen_path|data_path.x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[195]  ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C42                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C46                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C90                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C94                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C24                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C26                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C28                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C30                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C58                                ;
; short           ; up        ; [(60, 0), (71, 7)]                ; 31.154 %    ;    High Routing Fan-Out                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.in__data_pipe[1][236]                                                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.in__data_pipe[1][240]                                                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.in__data_pipe[1][228]                                                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.in__data_pipe[1][10]                                                                              ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.in__data_pipe[1][218]                                                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.in__data_pipe[1][220]                                                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.in__data_pipe[1][224]                                                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.in__data_pipe[1][6]                                                                               ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.in__data_pipe[1][8]                                                                               ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.in__data_pipe[1][12]                                                                              ;
; short           ; up        ; [(60, 0), (71, 7)]                ; 31.154 %    ;    Long Distance                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C79                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C39                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C25                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C79                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C57                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C59                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C61                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C81                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C27                                ;
;     --          ;           ;                                   ;             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~O_P2C81                                ;
; short           ; down      ; [(72, 8), (83, 15)]               ; 50.200 %    ;    High Routing Fan-Out                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|rdreq_g~1                                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[0]                 ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[0]                  ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[1]                 ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[1]                  ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[2]                 ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[2]                  ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[3]                 ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[3]                  ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[4]                 ;
; short           ; down      ; [(72, 8), (83, 15)]               ; 50.200 %    ;    Long Distance                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|id_checker|pipe1_valid[0]                                                                                         ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|rdreq_g~1                                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[0]                 ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[0]                  ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[1]                 ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[1]                  ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[2]                 ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[2]                  ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[3]                 ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[3]                  ;
; long high speed ; right     ; [(48, 40), (59, 47)]              ; 86.667 %    ;    High Routing Fan-Out                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; ~GND                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_ready_valid_merge|reduce_and_0                                                                                 ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|pwm_cnt[0]~ERTM                                                                                                    ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|pwm_cnt[1]~ERTM                                                                                                    ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|i5882~1_ERTM2                                                                                                      ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|pwm_cnt[2]~ERTM                                                                                                    ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][438]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][103]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][359]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][534]                                                                                                   ;
; long high speed ; right     ; [(48, 40), (59, 47)]              ; 86.667 %    ;    Long Distance                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; ~GND                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_ready_valid_merge|reduce_and_0                                                                                 ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][188]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][438]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][128]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|r2u_pipe[3].rdata_pnf_1_lo_reg__wdata[31]                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|r2u_pipe[2].rdata_pnf_0_lo_reg__wdata[5]                                                                                    ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|r2u_pipe[2].rdata_pnf_0_lo_reg__wdata[3]                                                                                    ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|r2u_pipe[2].rdata_pnf_0_lo_reg__wdata[4]                                                                                    ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[0][444]                                                                                                   ;
; long high speed ; left      ; [(60, 8), (71, 15)]               ; 77.663 %    ;    High Routing Fan-Out                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.showahead_fifo|rdreq_g~1                                                                          ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[0]                              ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[0]                               ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[1]                              ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[1]                               ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[2]                              ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[2]                               ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[3]                              ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|read_addr[3]                               ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|write_addr[4]                              ;
; long high speed ; left      ; [(60, 8), (71, 15)]               ; 77.663 %    ;    Long Distance                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3                                                                                      ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[0].rsp_queue_skidbuf|skid.in__valid_pipe[0]~sr_lutram_dout11                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[0].rsp_queue_skidbuf|skid.in__valid_pipe[0]~sr_lutram_dout0                                              ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[0].rsp_queue_skidbuf|skid.in__valid_pipe[0]~sr_lutram_dout4                                              ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[0].rsp_queue_skidbuf|skid.in__valid_pipe[0]~sr_lutram_dout8                                              ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[0].rsp_queue_skidbuf|skid.in__valid_pipe[0]~sr_lutram_dout9                                              ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[0].rsp_queue_skidbuf|skid.in__valid_pipe[0]~sr_lutram_dout10                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[0].rsp_queue_skidbuf|skid.in__valid_pipe[0]~sr_lutram_dout12                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[0].rsp_queue_skidbuf|skid.in__valid_pipe[0]~sr_lutram_dout13                                             ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[0].rsp_queue_skidbuf|skid.in__valid_pipe[0]~sr_lutram_dout14                                             ;
; long high speed ; up        ; [(36, 32), (47, 39)]              ; 98.276 %    ;    High Routing Fan-Out                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][55]                                                                                                    ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][567]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][568]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][563]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][571]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[118]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[120]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[122]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[242]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[244]     ;
; long high speed ; up        ; [(36, 32), (47, 39)]              ; 98.276 %    ;    Long Distance                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][55]                                                                                                    ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][567]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][568]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][563]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][571]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[23]      ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[25]      ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[197]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[242]     ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_queue[5].rsp_queue_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[244]     ;
; long high speed ; down      ; [(36, 40), (47, 47)]              ; 81.034 %    ;    High Routing Fan-Out                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[55] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[50] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[43] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[54] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[23] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[18] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[11] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[41] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[53] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[9]  ;
; long high speed ; down      ; [(36, 40), (47, 47)]              ; 81.034 %    ;    Long Distance                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[3][180]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[1].ter_dq_mask_0_lo_reg[12]                                                                                        ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[55] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[50] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[0][176]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[54] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[23] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[18] ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|log_pipe[0][178]                                                                                                   ;
;     --          ;           ;                                   ;             ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rd_stream_mult.rsp_x_stream_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|dout[41] ;
+-----------------+-----------+-----------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Total Grid Crossings                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Net Name                                                                                                                                                                                                                              ; Total Grid Crossings ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|log_pipe[0][13]~ERTM0                                                                                                                                                ; 39                   ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|inorder.worker_control|pipe2_valid[0]~ERTMxsyn                                                                                                           ; 39                   ;
; user_pll|altera_iopll_inst|tennm_ph2_iopll~O_LOCK                                                                                                                                                                                     ; 19                   ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_gen_path|data_path.dq_gen_skidbuf.dq_gen_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|almost_full~ERTM0                                    ; 18                   ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_gen_path|data_path.dq_gen_skidbuf.dq_gen_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|almost_full~ERTM1                                    ; 14                   ;
; ~GND                                                                                                                                                                                                                                  ; 12                   ;
; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]                                                                                                                                      ; 10                   ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|i1729~5_ERTM2                                                                                                                                                         ; 9                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_gen_path|inorder.worker_control|worker_instr_ram|user.user_to_ram_adapter|Decoder_0~4                                                                            ; 7                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_gen_path|inorder.worker_control|worker_instr_ram|user.user_to_ram_adapter|Decoder_0~3                                                                            ; 7                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_gen_path|inorder.worker_control|worker_instr_ram|user.user_to_ram_adapter|Decoder_0~2                                                                            ; 7                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[15]~SynDup                                                                                                                                               ; 6                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[10]~SynDup                                                                                                                                               ; 6                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|regs.wstrb_nt_mask_en[0]~ERTM                                                                                                                                                  ; 6                    ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3                                                                                                                                         ; 6                    ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 6                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_gen_path|inorder.worker_control|worker_instr_ram|user.user_to_ram_adapter|Decoder_0~6                                                                            ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_gen_path|inorder.worker_control|worker_instr_ram|user.user_to_ram_adapter|Decoder_0~5                                                                            ; 5                    ;
; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[26]~SynDup                                                                                                                                               ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[27]~SynDup                                                                                                                                               ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[19]~SynDup                                                                                                                                               ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[20]~SynDup                                                                                                                                               ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[17]~SynDup                                                                                                                                               ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[11]~SynDup                                                                                                                                               ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[28]                                                                                                                                                      ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[16]~SynDup                                                                                                                                               ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_ready_valid_merge|reduce_and_0                                                                                                                                    ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|pwm~ERTM                                                                                                                                                              ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[1]~SynDup                                                                                                                                                ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[2]~SynDup                                                                                                                                                ; 5                    ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|reset_sync|altera_reset_synchronizer_int_chain_out                                                                                   ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|regs.trafficgen_reset[0]~ERTM                                                                                                                                                  ; 5                    ;
; axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst|r_cal_done_rst_n                                                                                                     ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|rsp_gen_path|ooo.head_control|pipe_valid[0]                                                                                                                           ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[3].rd__log_ram__ren~SynDup                                                                                                                                            ; 5                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[3].ram_waddr[14]                                                                                                                                                      ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[3].ram_waddr[11]~SynDup                                                                                                                                               ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|rsp_gen_path|ooo.ctrl_control|iter_instr_ram|user.user_to_ram_adapter|Decoder_0~1                                                                                    ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[3].ram_wstrb[0]~SynDup_5                                                                                                                                              ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_gen_path|inorder.worker_control|worker_instr_ram|user.user_to_ram_adapter|Decoder_0~0                                                                            ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_gen_path|inorder.worker_control|worker_instr_ram|user.user_to_ram_adapter|Decoder_0~1                                                                            ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[3].ram_wdata[28]~SynDup_5                                                                                                                                             ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[22]~SynDup                                                                                                                                               ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[21]~SynDup                                                                                                                                               ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[25]~SynDup                                                                                                                                               ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[29]                                                                                                                                                      ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[14]~SynDup                                                                                                                                               ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[12]~SynDup                                                                                                                                               ; 4                    ;
; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|u2r_pipe[0].ram_wdata[8]~SynDup                                                                                                                                                ; 4                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


--------------------------------------------
; Global Router Congestion Hotspot Summary ;
--------------------------------------------
No congestion hotspots found where global router short wire usage exceeded 100%.
If the design is hard to route, use other techniques to analyze congestion. Refer to the Estimated Delay Added for Hold Timing section in the Fitter report and routing utilization in the Chip Planner.


