# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2.srcs/sources_1/new/task5.vhd" \
"../../../../lab2.srcs/sources_1/new/task5_beh.vhd" \
"../../../../lab2.srcs/sim_1/new/tb_task5.vhd" \

# Do not sort compile order
nosort
