Analysis & Synthesis report for reaction_game
Thu Jun 26 13:55:11 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component|altsyncram_nke1:auto_generated
 15. Parameter Settings for User Entity Instance: timer:timer1|lfsr_delay:delay
 16. Parameter Settings for User Entity Instance: update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 24. Parameter Settings for Inferred Entity Instance: timer:timer1|lfsr_delay:delay|lpm_divide:Mod0
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "hex_to_7seg:display5"
 27. Port Connectivity Checks: "hex_to_7seg:display4"
 28. Port Connectivity Checks: "hex_to_7seg:display3"
 29. Port Connectivity Checks: "update_highscore:hs|highscore:hs_ram"
 30. Port Connectivity Checks: "timer:timer1|lfsr_delay:delay"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Equations
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 26 13:55:10 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; reaction_game                                  ;
; Top-level Entity Name              ; reaction_game                                  ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 1,122                                          ;
;     Total combinational functions  ; 1,086                                          ;
;     Dedicated logic registers      ; 202                                            ;
; Total registers                    ; 202                                            ;
; Total pins                         ; 66                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 14                                             ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; reaction_game      ; reaction_game      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; RTL/new_highscore.v              ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/new_highscore.v        ;         ;
; RTL/btn_pulse.v                  ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/btn_pulse.v            ;         ;
; RTL/hex_to_7seg.v                ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/hex_to_7seg.v          ;         ;
; RTL/lfsr_delay.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v           ;         ;
; RTL/timer.v                      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v                ;         ;
; RTL/update_highscore.v           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/update_highscore.v     ;         ;
; highscore.v                      ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/Projects/My projects/Reaction game/highscore.v                ;         ;
; reaction_game.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_nke1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/altsyncram_nke1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_pll.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_pll.tdf      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_olh.tdf ;         ;
; db/alt_u_div_qhe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_mtl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_mtl.tdf      ;         ;
; db/lpm_divide_ptl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_ptl.tdf      ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_rlh.tdf ;         ;
; db/alt_u_div_0ie.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_0ie.tdf       ;         ;
; db/lpm_divide_3vl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_3vl.tdf      ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_5nh.tdf ;         ;
; db/alt_u_div_kke.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_kke.tdf       ;         ;
; db/lpm_divide_inl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_inl.tdf      ;         ;
; db/sign_div_unsign_hnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_hnh.tdf ;         ;
; db/alt_u_div_cle.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_cle.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,122        ;
;                                             ;              ;
; Total combinational functions               ; 1086         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 294          ;
;     -- 3 input functions                    ; 297          ;
;     -- <=2 input functions                  ; 495          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 683          ;
;     -- arithmetic mode                      ; 403          ;
;                                             ;              ;
; Total registers                             ; 202          ;
;     -- Dedicated logic registers            ; 202          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 66           ;
; Total memory bits                           ; 14           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; CLK_50~input ;
; Maximum fan-out                             ; 216          ;
; Total fan-out                               ; 3723         ;
; Average fan-out                             ; 2.60         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                          ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |reaction_game                               ; 1086 (14)           ; 202 (0)                   ; 14          ; 0          ; 0            ; 0       ; 0         ; 66   ; 0            ; 0          ; |reaction_game                                                                                                                               ; reaction_game       ; work         ;
;    |btn_pulse:btn0|                          ; 2 (2)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|btn_pulse:btn0                                                                                                                ; btn_pulse           ; work         ;
;    |btn_pulse:btn1|                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|btn_pulse:btn1                                                                                                                ; btn_pulse           ; work         ;
;    |hex_to_7seg:display0|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|hex_to_7seg:display0                                                                                                          ; hex_to_7seg         ; work         ;
;    |hex_to_7seg:display1|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|hex_to_7seg:display1                                                                                                          ; hex_to_7seg         ; work         ;
;    |hex_to_7seg:display2|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|hex_to_7seg:display2                                                                                                          ; hex_to_7seg         ; work         ;
;    |hex_to_7seg:display3|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|hex_to_7seg:display3                                                                                                          ; hex_to_7seg         ; work         ;
;    |lpm_divide:Div0|                         ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div0                                                                                                               ; lpm_divide          ; work         ;
;       |lpm_divide_mtl:auto_generated|        ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div0|lpm_divide_mtl:auto_generated                                                                                 ; lpm_divide_mtl      ; work         ;
;          |sign_div_unsign_olh:divider|       ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div0|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                                                     ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_qhe:divider|          ; 134 (134)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div0|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                               ; alt_u_div_qhe       ; work         ;
;    |lpm_divide:Div1|                         ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div1                                                                                                               ; lpm_divide          ; work         ;
;       |lpm_divide_ptl:auto_generated|        ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div1|lpm_divide_ptl:auto_generated                                                                                 ; lpm_divide_ptl      ; work         ;
;          |sign_div_unsign_rlh:divider|       ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                                                     ; sign_div_unsign_rlh ; work         ;
;             |alt_u_div_0ie:divider|          ; 157 (157)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider                               ; alt_u_div_0ie       ; work         ;
;    |lpm_divide:Div2|                         ; 123 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div2                                                                                                               ; lpm_divide          ; work         ;
;       |lpm_divide_3vl:auto_generated|        ; 123 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div2|lpm_divide_3vl:auto_generated                                                                                 ; lpm_divide_3vl      ; work         ;
;          |sign_div_unsign_5nh:divider|       ; 123 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div2|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider                                                     ; sign_div_unsign_5nh ; work         ;
;             |alt_u_div_kke:divider|          ; 123 (123)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Div2|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider                               ; alt_u_div_kke       ; work         ;
;    |lpm_divide:Mod0|                         ; 137 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod0                                                                                                               ; lpm_divide          ; work         ;
;       |lpm_divide_pll:auto_generated|        ; 137 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod0|lpm_divide_pll:auto_generated                                                                                 ; lpm_divide_pll      ; work         ;
;          |sign_div_unsign_olh:divider|       ; 137 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                     ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_qhe:divider|          ; 137 (137)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                               ; alt_u_div_qhe       ; work         ;
;    |lpm_divide:Mod1|                         ; 108 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod1                                                                                                               ; lpm_divide          ; work         ;
;       |lpm_divide_pll:auto_generated|        ; 108 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod1|lpm_divide_pll:auto_generated                                                                                 ; lpm_divide_pll      ; work         ;
;          |sign_div_unsign_olh:divider|       ; 108 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                     ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_qhe:divider|          ; 108 (108)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                               ; alt_u_div_qhe       ; work         ;
;    |lpm_divide:Mod2|                         ; 66 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod2                                                                                                               ; lpm_divide          ; work         ;
;       |lpm_divide_pll:auto_generated|        ; 66 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod2|lpm_divide_pll:auto_generated                                                                                 ; lpm_divide_pll      ; work         ;
;          |sign_div_unsign_olh:divider|       ; 66 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                     ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_qhe:divider|          ; 66 (66)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                               ; alt_u_div_qhe       ; work         ;
;    |lpm_divide:Mod3|                         ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod3                                                                                                               ; lpm_divide          ; work         ;
;       |lpm_divide_pll:auto_generated|        ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod3|lpm_divide_pll:auto_generated                                                                                 ; lpm_divide_pll      ; work         ;
;          |sign_div_unsign_olh:divider|       ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                     ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_qhe:divider|          ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                               ; alt_u_div_qhe       ; work         ;
;    |new_highscore:new|                       ; 39 (39)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|new_highscore:new                                                                                                             ; new_highscore       ; work         ;
;    |timer:timer1|                            ; 221 (74)            ; 142 (59)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|timer:timer1                                                                                                                  ; timer               ; work         ;
;       |lfsr_delay:delay|                     ; 147 (92)            ; 83 (83)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|timer:timer1|lfsr_delay:delay                                                                                                 ; lfsr_delay          ; work         ;
;          |lpm_divide:Mod0|                   ; 55 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|timer:timer1|lfsr_delay:delay|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_inl:auto_generated|  ; 55 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|timer:timer1|lfsr_delay:delay|lpm_divide:Mod0|lpm_divide_inl:auto_generated                                                   ; lpm_divide_inl      ; work         ;
;                |sign_div_unsign_hnh:divider| ; 55 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|timer:timer1|lfsr_delay:delay|lpm_divide:Mod0|lpm_divide_inl:auto_generated|sign_div_unsign_hnh:divider                       ; sign_div_unsign_hnh ; work         ;
;                   |alt_u_div_cle:divider|    ; 55 (55)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|timer:timer1|lfsr_delay:delay|lpm_divide:Mod0|lpm_divide_inl:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_cle:divider ; alt_u_div_cle       ; work         ;
;    |update_highscore:hs|                     ; 30 (30)             ; 30 (30)                   ; 14          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|update_highscore:hs                                                                                                           ; update_highscore    ; work         ;
;       |highscore:hs_ram|                     ; 0 (0)               ; 0 (0)                     ; 14          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|update_highscore:hs|highscore:hs_ram                                                                                          ; highscore           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 14          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component                                                          ; altsyncram          ; work         ;
;             |altsyncram_nke1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 14          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reaction_game|update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component|altsyncram_nke1:auto_generated                           ; altsyncram_nke1     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component|altsyncram_nke1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1            ; 14           ; --           ; --           ; 14   ; None ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |reaction_game|update_highscore:hs|highscore:hs_ram ; highscore.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+----------------------------------------+---------------------------------------+
; Register name                          ; Reason for Removal                    ;
+----------------------------------------+---------------------------------------+
; new_highscore:new|leds[3,5,7,9]        ; Merged with new_highscore:new|leds[1] ;
; new_highscore:new|leds[2,4,6,8]        ; Merged with new_highscore:new|leds[0] ;
; timer:timer1|leds[1,2,7..9]            ; Merged with timer:timer1|leds[0]      ;
; timer:timer1|leds[4..6]                ; Merged with timer:timer1|leds[3]      ;
; new_highscore:new|leds[1]              ; Merged with new_highscore:new|leds[0] ;
; Total Number of Removed Registers = 17 ;                                       ;
+----------------------------------------+---------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 202   ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 162   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; timer:timer1|oFINAL[13]                 ; 2       ;
; timer:timer1|oFINAL[10]                 ; 2       ;
; timer:timer1|oFINAL[9]                  ; 2       ;
; timer:timer1|oFINAL[8]                  ; 2       ;
; timer:timer1|oFINAL[3]                  ; 2       ;
; timer:timer1|oFINAL[2]                  ; 2       ;
; timer:timer1|oFINAL[1]                  ; 2       ;
; timer:timer1|oFINAL[0]                  ; 2       ;
; timer:timer1|lfsr_delay:delay|lfsr[24]  ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[23]  ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[21]  ; 4       ;
; timer:timer1|lfsr_delay:delay|lfsr[19]  ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[17]  ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[16]  ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[15]  ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[14]  ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[11]  ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[10]  ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[8]   ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[7]   ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[6]   ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[5]   ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[2]   ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[1]   ; 3       ;
; timer:timer1|lfsr_delay:delay|lfsr[0]   ; 3       ;
; Total number of inverted registers = 25 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |reaction_game|new_highscore:new|leds[0]                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |reaction_game|update_highscore:hs|ram_data_in[12]       ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |reaction_game|timer:timer1|lfsr_delay:delay|counter[26] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |reaction_game|timer:timer1|lfsr_delay:delay|oDONE       ;
; 5:1                ; 26 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; |reaction_game|timer:timer1|counter[7]                   ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |reaction_game|timer:timer1|oTIMER[8]                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component|altsyncram_nke1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:timer1|lfsr_delay:delay ;
+----------------+-----------------------------+-----------------------------+
; Parameter Name ; Value                       ; Type                        ;
+----------------+-----------------------------+-----------------------------+
; SEED           ; 001101010111100110111100111 ; Unsigned Binary             ;
; MIN_CYC        ; 25000000                    ; Signed Integer              ;
; RANGE          ; 75000000                    ; Signed Integer              ;
+----------------+-----------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 14                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_nke1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timer:timer1|lfsr_delay:delay|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                                              ;
; LPM_WIDTHD             ; 27             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_inl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                    ;
; Entity Instance                           ; update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 14                                                                   ;
;     -- NUMWORDS_A                         ; 1                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_to_7seg:display5"                                                                                                                                                                     ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hex_digit[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; hex_digit[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; hex_digit[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; hex_digit[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_to_7seg:display4"                                                                                                                                                                     ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hex_digit[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; hex_digit[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; hex_digit[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; hex_digit[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_to_7seg:display3"                                                                                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seg  ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "update_highscore:hs|highscore:hs_ram" ;
+---------+-------+----------+-------------------------------------+
; Port    ; Type  ; Severity ; Details                             ;
+---------+-------+----------+-------------------------------------+
; address ; Input ; Info     ; Stuck at GND                        ;
+---------+-------+----------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer1|lfsr_delay:delay"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; iRST   ; Input  ; Info     ; Stuck at GND                                                                        ;
; oDELAY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 202                         ;
;     ENA               ; 71                          ;
;     ENA SCLR          ; 76                          ;
;     ENA SLD           ; 15                          ;
;     SLD               ; 1                           ;
;     plain             ; 39                          ;
; cycloneiii_lcell_comb ; 1091                        ;
;     arith             ; 403                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 242                         ;
;     normal            ; 688                         ;
;         0 data inputs ; 53                          ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 237                         ;
;         3 data inputs ; 55                          ;
;         4 data inputs ; 294                         ;
; cycloneiii_ram_block  ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 30.30                       ;
; Average LUT depth     ; 16.99                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/intelFPGA_lite/Projects/My projects/Reaction game/output_files/reaction_game.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Jun 26 13:54:35 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reaction_game -c reaction_game
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: Found 1 design units, including 1 entities, in source file rtl/new_highscore.v
    Info: Found entity 1: new_highscore File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/new_highscore.v Line: 1
Info: Found 1 design units, including 1 entities, in source file rtl/btn_pulse.v
    Info: Found entity 1: btn_pulse File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/btn_pulse.v Line: 1
Info: Found 1 design units, including 1 entities, in source file rtl/hex_to_7seg.v
    Info: Found entity 1: hex_to_7seg File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/hex_to_7seg.v Line: 1
Info: Found 1 design units, including 1 entities, in source file rtl/lfsr_delay.v
    Info: Found entity 1: lfsr_delay File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 1
Info: Found 1 design units, including 1 entities, in source file rtl/timer.v
    Info: Found entity 1: timer File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v Line: 1
Info: Found 1 design units, including 1 entities, in source file tb/tb_reaction_game.v
    Info: Found entity 1: tb_reaction_game File: C:/intelFPGA_lite/Projects/My projects/Reaction game/tb/tb_reaction_game.v Line: 2
Info: Found 1 design units, including 1 entities, in source file rtl/update_highscore.v
    Info: Found entity 1: update_highscore File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/update_highscore.v Line: 1
Info: Found 1 design units, including 1 entities, in source file highscore.v
    Info: Found entity 1: highscore File: C:/intelFPGA_lite/Projects/My projects/Reaction game/highscore.v Line: 40
Warning: Verilog HDL Declaration warning at reaction_game.v(58): "new" is SystemVerilog-2005 keyword File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 58
Warning: Using design file reaction_game.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: reaction_game File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 1
Info: Elaborating entity "reaction_game" for the top level hierarchy
Warning: Verilog HDL assignment warning at reaction_game.v(63): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 63
Warning: Verilog HDL assignment warning at reaction_game.v(64): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 64
Warning: Verilog HDL assignment warning at reaction_game.v(65): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 65
Warning: Verilog HDL assignment warning at reaction_game.v(66): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 66
Info: Elaborating entity "btn_pulse" for hierarchy "btn_pulse:btn0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 31
Info: Elaborating entity "timer" for hierarchy "timer:timer1" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 42
Warning: Verilog HDL assignment warning at timer.v(54): truncated value with size 32 to match size of target (14) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v Line: 54
Warning: Verilog HDL assignment warning at timer.v(64): truncated value with size 32 to match size of target (26) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v Line: 64
Warning: Verilog HDL assignment warning at timer.v(67): truncated value with size 32 to match size of target (14) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v Line: 67
Info: Elaborating entity "lfsr_delay" for hierarchy "timer:timer1|lfsr_delay:delay" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v Line: 24
Warning: Verilog HDL assignment warning at lfsr_delay.v(38): truncated value with size 32 to match size of target (27) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 38
Warning: Verilog HDL assignment warning at lfsr_delay.v(46): truncated value with size 32 to match size of target (27) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 46
Info: Elaborating entity "update_highscore" for hierarchy "update_highscore:hs" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 51
Info: Elaborating entity "highscore" for hierarchy "update_highscore:hs|highscore:hs_ram" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/update_highscore.v Line: 31
Info: Elaborating entity "altsyncram" for hierarchy "update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/highscore.v Line: 86
Info: Elaborated megafunction instantiation "update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/highscore.v Line: 86
Info: Instantiated megafunction "update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/highscore.v Line: 86
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "MAX 10"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "TRUE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "1"
    Info: Parameter "width_a" = "14"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nke1.tdf
    Info: Found entity 1: altsyncram_nke1 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/altsyncram_nke1.tdf Line: 28
Info: Elaborating entity "altsyncram_nke1" for hierarchy "update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component|altsyncram_nke1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info: Elaborating entity "new_highscore" for hierarchy "new_highscore:new" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 58
Warning: Verilog HDL assignment warning at new_highscore.v(12): truncated value with size 32 to match size of target (23) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/new_highscore.v Line: 12
Info: Elaborating entity "hex_to_7seg" for hierarchy "hex_to_7seg:display0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 68
Info: Inferred 8 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 63
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 64
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 64
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 65
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 65
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 66
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 66
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timer:timer1|lfsr_delay:delay|Mod0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 38
Info: Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 63
Info: Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 63
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf
    Info: Found entity 1: lpm_divide_pll File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_pll.tdf Line: 25
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_olh.tdf Line: 25
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info: Found entity 1: alt_u_div_qhe File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 27
Info: Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info: Found entity 1: add_sub_t3c File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/add_sub_t3c.tdf Line: 23
Info: Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info: Found entity 1: add_sub_u3c File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/add_sub_u3c.tdf Line: 23
Info: Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 64
Info: Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 64
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info: Found entity 1: lpm_divide_mtl File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_mtl.tdf Line: 25
Info: Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 65
Info: Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 65
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf
    Info: Found entity 1: lpm_divide_ptl File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_ptl.tdf Line: 25
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info: Found entity 1: sign_div_unsign_rlh File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_rlh.tdf Line: 25
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf
    Info: Found entity 1: alt_u_div_0ie File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_0ie.tdf Line: 27
Info: Elaborated megafunction instantiation "lpm_divide:Div2" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 66
Info: Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 66
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf
    Info: Found entity 1: lpm_divide_3vl File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_3vl.tdf Line: 25
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_5nh.tdf Line: 25
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf
    Info: Found entity 1: alt_u_div_kke File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_kke.tdf Line: 27
Info: Elaborated megafunction instantiation "timer:timer1|lfsr_delay:delay|lpm_divide:Mod0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 38
Info: Instantiated megafunction "timer:timer1|lfsr_delay:delay|lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 38
    Info: Parameter "LPM_WIDTHN" = "27"
    Info: Parameter "LPM_WIDTHD" = "27"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_inl.tdf
    Info: Found entity 1: lpm_divide_inl File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_inl.tdf Line: 25
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf
    Info: Found entity 1: sign_div_unsign_hnh File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_hnh.tdf Line: 25
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_cle.tdf
    Info: Found entity 1: alt_u_div_cle File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_cle.tdf Line: 27
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "HEX4[0]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX4[1]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX4[2]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX4[3]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX4[4]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX4[5]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX4[6]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX5[0]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX5[1]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX5[2]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX5[3]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX5[4]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX5[5]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX5[6]" is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12
    Warning: Pin "HEX3[7]" is stuck at GND File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 13
Info: Timing-Driven Synthesis is running
Info: Found the following redundant logic cells in design
    Info: Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 52
    Info: Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_6_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 77
    Info: Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_7_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 82
    Info: Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_8_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 87
    Info: Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 92
    Info: Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 37
    Info: Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 42
    Info: Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 47
    Info: Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 52
    Info: Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 92
    Info: Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 37
    Info: Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 42
    Info: Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 47
    Info: Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~0" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 52
    Info: Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 47
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning: Design contains 9 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "SW[1]" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6
    Warning: No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6
    Warning: No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6
    Warning: No output dependent on input pin "SW[4]" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6
    Warning: No output dependent on input pin "SW[5]" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6
    Warning: No output dependent on input pin "SW[6]" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6
    Warning: No output dependent on input pin "SW[7]" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6
    Warning: No output dependent on input pin "SW[8]" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6
    Warning: No output dependent on input pin "SW[9]" File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6
Info: Implemented 1204 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 53 output pins
    Info: Implemented 1124 logic cells
    Info: Implemented 14 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Thu Jun 26 13:55:16 2025
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:01:02


