# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Menu_on_screen_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master {C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/VGA_TOP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:07 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/VGA_TOP.v 
# -- Compiling module vga_TOP
# 
# Top level modules:
# 	vga_TOP
# End time: 14:51:08 on Dec 28,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master {C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/VGA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:08 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/VGA.v 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 14:51:08 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master {C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:08 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v 
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# End time: 14:51:08 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master {C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/In_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:08 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/In_dec.v 
# -- Compiling module value_ROM
# 
# Top level modules:
# 	value_ROM
# End time: 14:51:08 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master {C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Chars V2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:08 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Chars V2.v 
# -- Compiling module chars
# 
# Top level modules:
# 	chars
# End time: 14:51:08 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/simulation/modelsim {C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/simulation/modelsim/vga_TOP.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:09 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/simulation/modelsim" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/simulation/modelsim/vga_TOP.vt 
# -- Compiling module vga_TOP_vlg_tst
# 
# Top level modules:
# 	vga_TOP_vlg_tst
# End time: 14:51:09 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  vga_TOP_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" vga_TOP_vlg_tst 
# Start time: 14:51:11 on Dec 28,2019
# Loading work.vga_TOP_vlg_tst
# Loading work.vga_TOP
# Loading work.vga
# Loading work.ROM
# Loading work.chars
# Loading work.value_ROM
# ** Warning: (vsim-3015) C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/VGA_TOP.v(57): [PCDPC] - Port size (10) does not match connection size (6) for port 'some_value'. The port definition is at: C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/In_dec.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /vga_TOP_vlg_tst/i1/value_ROM File: C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/In_dec.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Siriy  Hostname: DESKTOP-F83ENDQ  ProcessID: 14768
#           Attempting to use alternate WLF file "./wlftsski25".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsski25
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/vga_TOP_vlg_tst/i1/ROM/valid
add wave -position end  sim:/vga_TOP_vlg_tst/i1/ROM/y
add wave -position end  sim:/vga_TOP_vlg_tst/i1/ROM/y0
restart
# ** Warning: (vsim-3015) C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/VGA_TOP.v(57): [PCDPC] - Port size (10) does not match connection size (6) for port 'some_value'. The port definition is at: C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/In_dec.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /vga_TOP_vlg_tst/i1/value_ROM File: C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/In_dec.v
run -all
vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:44 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v 
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# End time: 15:06:44 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/VGA_TOP.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:48 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/VGA_TOP.v 
# -- Compiling module vga_TOP
# 
# Top level modules:
# 	vga_TOP
# End time: 15:06:48 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.vga_TOP
# Loading work.ROM
# ** Warning: (vsim-3015) C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/VGA_TOP.v(57): [PCDPC] - Port size (10) does not match connection size (6) for port 'some_value'. The port definition is at: C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/In_dec.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /vga_TOP_vlg_tst/i1/value_ROM File: C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/In_dec.v
run -all
vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:52 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v 
# -- Compiling module ROM
# ** Error: (vlog-13069) C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v(45): near "[": syntax error, unexpected '['.
# End time: 15:13:52 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:06 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v 
# -- Compiling module ROM
# ** Error: (vlog-13069) C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v(45): near "[": syntax error, unexpected '['.
# End time: 15:14:06 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:53 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v 
# -- Compiling module ROM
# ** Error: C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v(44): (vlog-2730) Undefined variable: 'inside'.
# End time: 15:14:53 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:22 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v 
# -- Compiling module ROM
# ** Error: C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v(44): (vlog-2730) Undefined variable: 'unique'.
# ** Error: (vlog-13069) C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v(44): near "case": syntax error, unexpected case.
# End time: 15:15:22 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:36 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v 
# -- Compiling module ROM
# ** Error: C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v(44): (vlog-2730) Undefined variable: 'unique'.
# ** Error: (vlog-13069) C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v(44): near "case": syntax error, unexpected case.
# End time: 15:15:36 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:01 on Dec 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master" C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v 
# -- Compiling module ROM
# ** Error: C:/Users/Ruslan/Desktop/Projects/Menu_on_screen-master/Text_on_screen.v(45): Range must be bounded by constant expressions.
# End time: 15:16:01 on Dec 28,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# End time: 16:00:56 on Dec 28,2019, Elapsed time: 1:09:45
# Errors: 14, Warnings: 5
