
BikeCiclo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000048ac  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000068  20000000  000048ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000020c  20000068  00004914  00020068  2**2
                  ALLOC
  3 .stack        00002004  20000274  00004b20  00020068  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
  6 .debug_info   00037e73  00000000  00000000  000200e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000497a  00000000  00000000  00057f5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007585  00000000  00000000  0005c8d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000006c0  00000000  00000000  00063e5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000008a0  00000000  00000000  0006451b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001abd3  00000000  00000000  00064dbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ec88  00000000  00000000  0007f98e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008747a  00000000  00000000  0008e616  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001a70  00000000  00000000  00115a90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	78 22 00 20 2d 22 00 00 29 22 00 00 29 22 00 00     x". -"..)"..)"..
	...
      2c:	29 22 00 00 00 00 00 00 00 00 00 00 29 22 00 00     )"..........)"..
      3c:	29 22 00 00 29 22 00 00 29 22 00 00 29 22 00 00     )"..)"..)"..)"..
      4c:	29 22 00 00 61 01 00 00 29 22 00 00 29 22 00 00     )"..a...)"..)"..
      5c:	29 22 00 00 29 22 00 00 61 1b 00 00 71 1b 00 00     )"..)"..a...q...
      6c:	81 1b 00 00 91 1b 00 00 a1 1b 00 00 b1 1b 00 00     ................
      7c:	01 0f 00 00 11 0f 00 00 21 0f 00 00 29 22 00 00     ........!...)"..
      8c:	29 22 00 00 29 22 00 00 00 00 00 00 00 00 00 00     )"..)"..........
      9c:	29 22 00 00 29 22 00 00 00 00 00 00 29 22 00 00     )"..)"......)"..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000068 	.word	0x20000068
      d4:	00000000 	.word	0x00000000
      d8:	000048ac 	.word	0x000048ac

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000006c 	.word	0x2000006c
     108:	000048ac 	.word	0x000048ac
     10c:	000048ac 	.word	0x000048ac
     110:	00000000 	.word	0x00000000

00000114 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     114:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     116:	2a00      	cmp	r2, #0
     118:	d001      	beq.n	11e <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     11a:	0018      	movs	r0, r3
     11c:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     11e:	008b      	lsls	r3, r1, #2
     120:	4a06      	ldr	r2, [pc, #24]	; (13c <extint_register_callback+0x28>)
     122:	589b      	ldr	r3, [r3, r2]
     124:	2b00      	cmp	r3, #0
     126:	d003      	beq.n	130 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     128:	4283      	cmp	r3, r0
     12a:	d005      	beq.n	138 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     12c:	231d      	movs	r3, #29
     12e:	e7f4      	b.n	11a <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     130:	0089      	lsls	r1, r1, #2
     132:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     134:	2300      	movs	r3, #0
     136:	e7f0      	b.n	11a <extint_register_callback+0x6>
		return STATUS_OK;
     138:	2300      	movs	r3, #0
     13a:	e7ee      	b.n	11a <extint_register_callback+0x6>
     13c:	200000dc 	.word	0x200000dc

00000140 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     140:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     142:	2900      	cmp	r1, #0
     144:	d001      	beq.n	14a <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     146:	0018      	movs	r0, r3
     148:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     14a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     14c:	281f      	cmp	r0, #31
     14e:	d800      	bhi.n	152 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     150:	4a02      	ldr	r2, [pc, #8]	; (15c <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     152:	2301      	movs	r3, #1
     154:	4083      	lsls	r3, r0
     156:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     158:	2300      	movs	r3, #0
     15a:	e7f4      	b.n	146 <extint_chan_enable_callback+0x6>
     15c:	40001800 	.word	0x40001800

00000160 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     160:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     162:	2200      	movs	r2, #0
     164:	4b10      	ldr	r3, [pc, #64]	; (1a8 <EIC_Handler+0x48>)
     166:	701a      	strb	r2, [r3, #0]
     168:	2300      	movs	r3, #0
     16a:	4910      	ldr	r1, [pc, #64]	; (1ac <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     16c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     16e:	4e10      	ldr	r6, [pc, #64]	; (1b0 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     170:	4c0d      	ldr	r4, [pc, #52]	; (1a8 <EIC_Handler+0x48>)
     172:	e00a      	b.n	18a <EIC_Handler+0x2a>
		return eics[eic_index];
     174:	490d      	ldr	r1, [pc, #52]	; (1ac <EIC_Handler+0x4c>)
     176:	e008      	b.n	18a <EIC_Handler+0x2a>
     178:	7823      	ldrb	r3, [r4, #0]
     17a:	3301      	adds	r3, #1
     17c:	b2db      	uxtb	r3, r3
     17e:	7023      	strb	r3, [r4, #0]
     180:	2b0f      	cmp	r3, #15
     182:	d810      	bhi.n	1a6 <EIC_Handler+0x46>
		return NULL;
     184:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     186:	2b1f      	cmp	r3, #31
     188:	d9f4      	bls.n	174 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     18a:	0028      	movs	r0, r5
     18c:	4018      	ands	r0, r3
     18e:	2201      	movs	r2, #1
     190:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     192:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     194:	4210      	tst	r0, r2
     196:	d0ef      	beq.n	178 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     198:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     19a:	009b      	lsls	r3, r3, #2
     19c:	599b      	ldr	r3, [r3, r6]
     19e:	2b00      	cmp	r3, #0
     1a0:	d0ea      	beq.n	178 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     1a2:	4798      	blx	r3
     1a4:	e7e8      	b.n	178 <EIC_Handler+0x18>
			}
		}
	}
}
     1a6:	bd70      	pop	{r4, r5, r6, pc}
     1a8:	200000d8 	.word	0x200000d8
     1ac:	40001800 	.word	0x40001800
     1b0:	200000dc 	.word	0x200000dc

000001b4 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     1b4:	4a04      	ldr	r2, [pc, #16]	; (1c8 <_extint_enable+0x14>)
     1b6:	7813      	ldrb	r3, [r2, #0]
     1b8:	2102      	movs	r1, #2
     1ba:	430b      	orrs	r3, r1
     1bc:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1be:	7853      	ldrb	r3, [r2, #1]
     1c0:	b25b      	sxtb	r3, r3
     1c2:	2b00      	cmp	r3, #0
     1c4:	dbfb      	blt.n	1be <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     1c6:	4770      	bx	lr
     1c8:	40001800 	.word	0x40001800

000001cc <_system_extint_init>:
{
     1cc:	b500      	push	{lr}
     1ce:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     1d0:	4a12      	ldr	r2, [pc, #72]	; (21c <_system_extint_init+0x50>)
     1d2:	6993      	ldr	r3, [r2, #24]
     1d4:	2140      	movs	r1, #64	; 0x40
     1d6:	430b      	orrs	r3, r1
     1d8:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     1da:	a901      	add	r1, sp, #4
     1dc:	2300      	movs	r3, #0
     1de:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     1e0:	2005      	movs	r0, #5
     1e2:	4b0f      	ldr	r3, [pc, #60]	; (220 <_system_extint_init+0x54>)
     1e4:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     1e6:	2005      	movs	r0, #5
     1e8:	4b0e      	ldr	r3, [pc, #56]	; (224 <_system_extint_init+0x58>)
     1ea:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     1ec:	4a0e      	ldr	r2, [pc, #56]	; (228 <_system_extint_init+0x5c>)
     1ee:	7813      	ldrb	r3, [r2, #0]
     1f0:	2101      	movs	r1, #1
     1f2:	430b      	orrs	r3, r1
     1f4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1f6:	7853      	ldrb	r3, [r2, #1]
     1f8:	b25b      	sxtb	r3, r3
     1fa:	2b00      	cmp	r3, #0
     1fc:	dbfb      	blt.n	1f6 <_system_extint_init+0x2a>
     1fe:	4b0b      	ldr	r3, [pc, #44]	; (22c <_system_extint_init+0x60>)
     200:	0019      	movs	r1, r3
     202:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     204:	2200      	movs	r2, #0
     206:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     208:	4299      	cmp	r1, r3
     20a:	d1fc      	bne.n	206 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     20c:	2210      	movs	r2, #16
     20e:	4b08      	ldr	r3, [pc, #32]	; (230 <_system_extint_init+0x64>)
     210:	601a      	str	r2, [r3, #0]
	_extint_enable();
     212:	4b08      	ldr	r3, [pc, #32]	; (234 <_system_extint_init+0x68>)
     214:	4798      	blx	r3
}
     216:	b003      	add	sp, #12
     218:	bd00      	pop	{pc}
     21a:	46c0      	nop			; (mov r8, r8)
     21c:	40000400 	.word	0x40000400
     220:	000020d1 	.word	0x000020d1
     224:	00002045 	.word	0x00002045
     228:	40001800 	.word	0x40001800
     22c:	200000dc 	.word	0x200000dc
     230:	e000e100 	.word	0xe000e100
     234:	000001b5 	.word	0x000001b5

00000238 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     238:	2300      	movs	r3, #0
     23a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     23c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     23e:	2201      	movs	r2, #1
     240:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     242:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     244:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     246:	3302      	adds	r3, #2
     248:	72c3      	strb	r3, [r0, #11]
}
     24a:	4770      	bx	lr

0000024c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     24c:	b5f0      	push	{r4, r5, r6, r7, lr}
     24e:	b083      	sub	sp, #12
     250:	0005      	movs	r5, r0
     252:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     254:	a901      	add	r1, sp, #4
     256:	2300      	movs	r3, #0
     258:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     25a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     25c:	7923      	ldrb	r3, [r4, #4]
     25e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     260:	7a23      	ldrb	r3, [r4, #8]
     262:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     264:	7820      	ldrb	r0, [r4, #0]
     266:	4b15      	ldr	r3, [pc, #84]	; (2bc <extint_chan_set_config+0x70>)
     268:	4798      	blx	r3
		return NULL;
     26a:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     26c:	2d1f      	cmp	r5, #31
     26e:	d800      	bhi.n	272 <extint_chan_set_config+0x26>
		return eics[eic_index];
     270:	4813      	ldr	r0, [pc, #76]	; (2c0 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     272:	2207      	movs	r2, #7
     274:	402a      	ands	r2, r5
     276:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     278:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     27a:	7aa3      	ldrb	r3, [r4, #10]
     27c:	2b00      	cmp	r3, #0
     27e:	d001      	beq.n	284 <extint_chan_set_config+0x38>
     280:	2308      	movs	r3, #8
     282:	431f      	orrs	r7, r3
     284:	08eb      	lsrs	r3, r5, #3
     286:	009b      	lsls	r3, r3, #2
     288:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     28a:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     28c:	260f      	movs	r6, #15
     28e:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     290:	43b1      	bics	r1, r6
			(new_config << config_pos);
     292:	4097      	lsls	r7, r2
     294:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     296:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     298:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     29a:	7a63      	ldrb	r3, [r4, #9]
     29c:	2b00      	cmp	r3, #0
     29e:	d106      	bne.n	2ae <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     2a0:	6943      	ldr	r3, [r0, #20]
     2a2:	2201      	movs	r2, #1
     2a4:	40aa      	lsls	r2, r5
     2a6:	4393      	bics	r3, r2
     2a8:	6143      	str	r3, [r0, #20]
	}
}
     2aa:	b003      	add	sp, #12
     2ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     2ae:	6942      	ldr	r2, [r0, #20]
     2b0:	2301      	movs	r3, #1
     2b2:	40ab      	lsls	r3, r5
     2b4:	4313      	orrs	r3, r2
     2b6:	6143      	str	r3, [r0, #20]
     2b8:	e7f7      	b.n	2aa <extint_chan_set_config+0x5e>
     2ba:	46c0      	nop			; (mov r8, r8)
     2bc:	000021c9 	.word	0x000021c9
     2c0:	40001800 	.word	0x40001800

000002c4 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
     2c4:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     2c6:	4a1e      	ldr	r2, [pc, #120]	; (340 <nvm_set_config+0x7c>)
     2c8:	69d3      	ldr	r3, [r2, #28]
     2ca:	2104      	movs	r1, #4
     2cc:	430b      	orrs	r3, r1
     2ce:	61d3      	str	r3, [r2, #28]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     2d0:	4b1c      	ldr	r3, [pc, #112]	; (344 <nvm_set_config+0x80>)
     2d2:	2220      	movs	r2, #32
     2d4:	32ff      	adds	r2, #255	; 0xff
     2d6:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
     2d8:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
     2da:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
     2dc:	07d2      	lsls	r2, r2, #31
     2de:	d401      	bmi.n	2e4 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
     2e0:	0018      	movs	r0, r3
     2e2:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     2e4:	7803      	ldrb	r3, [r0, #0]
     2e6:	021b      	lsls	r3, r3, #8
     2e8:	22c0      	movs	r2, #192	; 0xc0
     2ea:	0092      	lsls	r2, r2, #2
     2ec:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     2ee:	7841      	ldrb	r1, [r0, #1]
     2f0:	01c9      	lsls	r1, r1, #7
     2f2:	22ff      	movs	r2, #255	; 0xff
     2f4:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     2f6:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     2f8:	7881      	ldrb	r1, [r0, #2]
     2fa:	0049      	lsls	r1, r1, #1
     2fc:	221e      	movs	r2, #30
     2fe:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     300:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     302:	78c2      	ldrb	r2, [r0, #3]
     304:	0492      	lsls	r2, r2, #18
     306:	2180      	movs	r1, #128	; 0x80
     308:	02c9      	lsls	r1, r1, #11
     30a:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     30c:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
     30e:	7902      	ldrb	r2, [r0, #4]
     310:	0412      	lsls	r2, r2, #16
     312:	21c0      	movs	r1, #192	; 0xc0
     314:	0289      	lsls	r1, r1, #10
     316:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     318:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
     31a:	4a0a      	ldr	r2, [pc, #40]	; (344 <nvm_set_config+0x80>)
     31c:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
     31e:	6893      	ldr	r3, [r2, #8]
     320:	035b      	lsls	r3, r3, #13
     322:	0f5b      	lsrs	r3, r3, #29
     324:	4908      	ldr	r1, [pc, #32]	; (348 <nvm_set_config+0x84>)
     326:	2408      	movs	r4, #8
     328:	409c      	lsls	r4, r3
     32a:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
     32c:	6893      	ldr	r3, [r2, #8]
     32e:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
     330:	7843      	ldrb	r3, [r0, #1]
     332:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     334:	8b13      	ldrh	r3, [r2, #24]
     336:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
     338:	0fdb      	lsrs	r3, r3, #31
     33a:	011b      	lsls	r3, r3, #4
     33c:	e7d0      	b.n	2e0 <nvm_set_config+0x1c>
     33e:	46c0      	nop			; (mov r8, r8)
     340:	40000400 	.word	0x40000400
     344:	41004000 	.word	0x41004000
     348:	20000084 	.word	0x20000084

0000034c <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
     34c:	b530      	push	{r4, r5, lr}
     34e:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
     350:	4a22      	ldr	r2, [pc, #136]	; (3dc <nvm_execute_command+0x90>)
     352:	8810      	ldrh	r0, [r2, #0]
     354:	8853      	ldrh	r3, [r2, #2]
     356:	4343      	muls	r3, r0
     358:	428b      	cmp	r3, r1
     35a:	d206      	bcs.n	36a <nvm_execute_command+0x1e>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	0192      	lsls	r2, r2, #6
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
     360:	2018      	movs	r0, #24
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     362:	4b1f      	ldr	r3, [pc, #124]	; (3e0 <nvm_execute_command+0x94>)
     364:	18cb      	adds	r3, r1, r3
     366:	4293      	cmp	r3, r2
     368:	d80e      	bhi.n	388 <nvm_execute_command+0x3c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
     36a:	4b1e      	ldr	r3, [pc, #120]	; (3e4 <nvm_execute_command+0x98>)
     36c:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
     36e:	2280      	movs	r2, #128	; 0x80
     370:	02d2      	lsls	r2, r2, #11
     372:	432a      	orrs	r2, r5
     374:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     376:	2220      	movs	r2, #32
     378:	32ff      	adds	r2, #255	; 0xff
     37a:	831a      	strh	r2, [r3, #24]
     37c:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
     37e:	07db      	lsls	r3, r3, #31
     380:	d403      	bmi.n	38a <nvm_execute_command+0x3e>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
     382:	4b18      	ldr	r3, [pc, #96]	; (3e4 <nvm_execute_command+0x98>)
     384:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
     386:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
     388:	bd30      	pop	{r4, r5, pc}
	switch (command) {
     38a:	2c45      	cmp	r4, #69	; 0x45
     38c:	d822      	bhi.n	3d4 <nvm_execute_command+0x88>
     38e:	00a3      	lsls	r3, r4, #2
     390:	4a15      	ldr	r2, [pc, #84]	; (3e8 <nvm_execute_command+0x9c>)
     392:	58d3      	ldr	r3, [r2, r3]
     394:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     396:	4b13      	ldr	r3, [pc, #76]	; (3e4 <nvm_execute_command+0x98>)
     398:	8b1b      	ldrh	r3, [r3, #24]
     39a:	05db      	lsls	r3, r3, #23
     39c:	d503      	bpl.n	3a6 <nvm_execute_command+0x5a>
				nvm_module->CTRLB.reg = ctrlb_bak;
     39e:	4b11      	ldr	r3, [pc, #68]	; (3e4 <nvm_execute_command+0x98>)
     3a0:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
     3a2:	2010      	movs	r0, #16
     3a4:	e7f0      	b.n	388 <nvm_execute_command+0x3c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     3a6:	0889      	lsrs	r1, r1, #2
     3a8:	0049      	lsls	r1, r1, #1
     3aa:	4b0e      	ldr	r3, [pc, #56]	; (3e4 <nvm_execute_command+0x98>)
     3ac:	61d9      	str	r1, [r3, #28]
			break;
     3ae:	e003      	b.n	3b8 <nvm_execute_command+0x6c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     3b0:	0889      	lsrs	r1, r1, #2
     3b2:	0049      	lsls	r1, r1, #1
     3b4:	4b0b      	ldr	r3, [pc, #44]	; (3e4 <nvm_execute_command+0x98>)
     3b6:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
     3b8:	20a5      	movs	r0, #165	; 0xa5
     3ba:	0200      	lsls	r0, r0, #8
     3bc:	4304      	orrs	r4, r0
     3be:	4b09      	ldr	r3, [pc, #36]	; (3e4 <nvm_execute_command+0x98>)
     3c0:	801c      	strh	r4, [r3, #0]
     3c2:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     3c4:	2201      	movs	r2, #1
     3c6:	7d0b      	ldrb	r3, [r1, #20]
     3c8:	4213      	tst	r3, r2
     3ca:	d0fc      	beq.n	3c6 <nvm_execute_command+0x7a>
	nvm_module->CTRLB.reg = ctrlb_bak;
     3cc:	4b05      	ldr	r3, [pc, #20]	; (3e4 <nvm_execute_command+0x98>)
     3ce:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
     3d0:	2000      	movs	r0, #0
     3d2:	e7d9      	b.n	388 <nvm_execute_command+0x3c>
			nvm_module->CTRLB.reg = ctrlb_bak;
     3d4:	4b03      	ldr	r3, [pc, #12]	; (3e4 <nvm_execute_command+0x98>)
     3d6:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
     3d8:	2017      	movs	r0, #23
     3da:	e7d5      	b.n	388 <nvm_execute_command+0x3c>
     3dc:	20000084 	.word	0x20000084
     3e0:	ff7fc000 	.word	0xff7fc000
     3e4:	41004000 	.word	0x41004000
     3e8:	00004544 	.word	0x00004544

000003ec <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
     3ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     3ee:	4b25      	ldr	r3, [pc, #148]	; (484 <nvm_write_buffer+0x98>)
     3f0:	881d      	ldrh	r5, [r3, #0]
     3f2:	885b      	ldrh	r3, [r3, #2]
     3f4:	436b      	muls	r3, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
     3f6:	2418      	movs	r4, #24
	if (destination_address >
     3f8:	4283      	cmp	r3, r0
     3fa:	d201      	bcs.n	400 <nvm_write_buffer+0x14>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
     3fc:	0020      	movs	r0, r4
     3fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (destination_address & (_nvm_dev.page_size - 1)) {
     400:	1e6b      	subs	r3, r5, #1
     402:	4218      	tst	r0, r3
     404:	d1fa      	bne.n	3fc <nvm_write_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
     406:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
     408:	4295      	cmp	r5, r2
     40a:	d3f7      	bcc.n	3fc <nvm_write_buffer+0x10>
     40c:	4b1e      	ldr	r3, [pc, #120]	; (488 <nvm_write_buffer+0x9c>)
     40e:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     410:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
     412:	07db      	lsls	r3, r3, #31
     414:	d5f2      	bpl.n	3fc <nvm_write_buffer+0x10>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
     416:	4c1d      	ldr	r4, [pc, #116]	; (48c <nvm_write_buffer+0xa0>)
     418:	4b1b      	ldr	r3, [pc, #108]	; (488 <nvm_write_buffer+0x9c>)
     41a:	801c      	strh	r4, [r3, #0]
     41c:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
     41e:	2401      	movs	r4, #1
     420:	7d2b      	ldrb	r3, [r5, #20]
     422:	4223      	tst	r3, r4
     424:	d0fc      	beq.n	420 <nvm_write_buffer+0x34>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     426:	2420      	movs	r4, #32
     428:	34ff      	adds	r4, #255	; 0xff
     42a:	4b17      	ldr	r3, [pc, #92]	; (488 <nvm_write_buffer+0x9c>)
     42c:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     42e:	2a00      	cmp	r2, #0
     430:	d022      	beq.n	478 <nvm_write_buffer+0x8c>
     432:	2301      	movs	r3, #1
     434:	0005      	movs	r5, r0
     436:	439d      	bics	r5, r3
     438:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     43a:	1e57      	subs	r7, r2, #1
     43c:	e009      	b.n	452 <nvm_write_buffer+0x66>
			data |= (buffer[i + 1] << 8);
     43e:	18ce      	adds	r6, r1, r3
     440:	7876      	ldrb	r6, [r6, #1]
     442:	0236      	lsls	r6, r6, #8
     444:	4334      	orrs	r4, r6
		NVM_MEMORY[nvm_address++] = data;
     446:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
     448:	3302      	adds	r3, #2
     44a:	b29b      	uxth	r3, r3
     44c:	3502      	adds	r5, #2
     44e:	429a      	cmp	r2, r3
     450:	d904      	bls.n	45c <nvm_write_buffer+0x70>
		data = buffer[i];
     452:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
     454:	42bb      	cmp	r3, r7
     456:	dbf2      	blt.n	43e <nvm_write_buffer+0x52>
		data = buffer[i];
     458:	b2a4      	uxth	r4, r4
     45a:	e7f4      	b.n	446 <nvm_write_buffer+0x5a>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     45c:	4b09      	ldr	r3, [pc, #36]	; (484 <nvm_write_buffer+0x98>)
     45e:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     460:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     462:	2b00      	cmp	r3, #0
     464:	d1ca      	bne.n	3fc <nvm_write_buffer+0x10>
     466:	2a3f      	cmp	r2, #63	; 0x3f
     468:	d8c8      	bhi.n	3fc <nvm_write_buffer+0x10>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
     46a:	2200      	movs	r2, #0
     46c:	0001      	movs	r1, r0
     46e:	2004      	movs	r0, #4
     470:	4b07      	ldr	r3, [pc, #28]	; (490 <nvm_write_buffer+0xa4>)
     472:	4798      	blx	r3
     474:	0004      	movs	r4, r0
     476:	e7c1      	b.n	3fc <nvm_write_buffer+0x10>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     478:	4b02      	ldr	r3, [pc, #8]	; (484 <nvm_write_buffer+0x98>)
     47a:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     47c:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     47e:	2b00      	cmp	r3, #0
     480:	d0f3      	beq.n	46a <nvm_write_buffer+0x7e>
     482:	e7bb      	b.n	3fc <nvm_write_buffer+0x10>
     484:	20000084 	.word	0x20000084
     488:	41004000 	.word	0x41004000
     48c:	ffffa544 	.word	0xffffa544
     490:	0000034d 	.word	0x0000034d

00000494 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
     494:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     496:	4b18      	ldr	r3, [pc, #96]	; (4f8 <nvm_read_buffer+0x64>)
     498:	881d      	ldrh	r5, [r3, #0]
     49a:	885b      	ldrh	r3, [r3, #2]
     49c:	436b      	muls	r3, r5
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
     49e:	2418      	movs	r4, #24
	if (source_address >
     4a0:	4283      	cmp	r3, r0
     4a2:	d201      	bcs.n	4a8 <nvm_read_buffer+0x14>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
     4a4:	0020      	movs	r0, r4
     4a6:	bd70      	pop	{r4, r5, r6, pc}
	if (source_address & (_nvm_dev.page_size - 1)) {
     4a8:	1e6b      	subs	r3, r5, #1
     4aa:	4218      	tst	r0, r3
     4ac:	d1fa      	bne.n	4a4 <nvm_read_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
     4ae:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
     4b0:	4295      	cmp	r5, r2
     4b2:	d3f7      	bcc.n	4a4 <nvm_read_buffer+0x10>
     4b4:	4b11      	ldr	r3, [pc, #68]	; (4fc <nvm_read_buffer+0x68>)
     4b6:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     4b8:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
     4ba:	07db      	lsls	r3, r3, #31
     4bc:	d5f2      	bpl.n	4a4 <nvm_read_buffer+0x10>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     4be:	2420      	movs	r4, #32
     4c0:	34ff      	adds	r4, #255	; 0xff
     4c2:	4b0e      	ldr	r3, [pc, #56]	; (4fc <nvm_read_buffer+0x68>)
     4c4:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     4c6:	2a00      	cmp	r2, #0
     4c8:	d014      	beq.n	4f4 <nvm_read_buffer+0x60>
     4ca:	2301      	movs	r3, #1
     4cc:	4398      	bics	r0, r3
     4ce:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     4d0:	1e56      	subs	r6, r2, #1
     4d2:	e004      	b.n	4de <nvm_read_buffer+0x4a>
	for (uint16_t i = 0; i < length; i += 2) {
     4d4:	3302      	adds	r3, #2
     4d6:	b29b      	uxth	r3, r3
     4d8:	3002      	adds	r0, #2
     4da:	429a      	cmp	r2, r3
     4dc:	d908      	bls.n	4f0 <nvm_read_buffer+0x5c>
		uint16_t data = NVM_MEMORY[page_address++];
     4de:	8804      	ldrh	r4, [r0, #0]
     4e0:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
     4e2:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
     4e4:	42b3      	cmp	r3, r6
     4e6:	daf5      	bge.n	4d4 <nvm_read_buffer+0x40>
			buffer[i + 1] = (data >> 8);
     4e8:	18cd      	adds	r5, r1, r3
     4ea:	0a24      	lsrs	r4, r4, #8
     4ec:	706c      	strb	r4, [r5, #1]
     4ee:	e7f1      	b.n	4d4 <nvm_read_buffer+0x40>
	return STATUS_OK;
     4f0:	2400      	movs	r4, #0
     4f2:	e7d7      	b.n	4a4 <nvm_read_buffer+0x10>
     4f4:	2400      	movs	r4, #0
     4f6:	e7d5      	b.n	4a4 <nvm_read_buffer+0x10>
     4f8:	20000084 	.word	0x20000084
     4fc:	41004000 	.word	0x41004000

00000500 <nvm_erase_row>:
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     500:	4b13      	ldr	r3, [pc, #76]	; (550 <nvm_erase_row+0x50>)
     502:	881a      	ldrh	r2, [r3, #0]
     504:	885b      	ldrh	r3, [r3, #2]
     506:	4353      	muls	r3, r2
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
     508:	2118      	movs	r1, #24
	if (row_address >
     50a:	4283      	cmp	r3, r0
     50c:	d201      	bcs.n	512 <nvm_erase_row+0x12>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
     50e:	0008      	movs	r0, r1
     510:	4770      	bx	lr
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     512:	0092      	lsls	r2, r2, #2
     514:	3a01      	subs	r2, #1
     516:	4210      	tst	r0, r2
     518:	d1f9      	bne.n	50e <nvm_erase_row+0xe>
     51a:	4b0e      	ldr	r3, [pc, #56]	; (554 <nvm_erase_row+0x54>)
     51c:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     51e:	3913      	subs	r1, #19
	if (!nvm_is_ready()) {
     520:	07db      	lsls	r3, r3, #31
     522:	d5f4      	bpl.n	50e <nvm_erase_row+0xe>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     524:	4b0b      	ldr	r3, [pc, #44]	; (554 <nvm_erase_row+0x54>)
     526:	2220      	movs	r2, #32
     528:	32ff      	adds	r2, #255	; 0xff
     52a:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
     52c:	0880      	lsrs	r0, r0, #2
     52e:	0040      	lsls	r0, r0, #1
     530:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
     532:	4a09      	ldr	r2, [pc, #36]	; (558 <nvm_erase_row+0x58>)
     534:	801a      	strh	r2, [r3, #0]
     536:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     538:	2201      	movs	r2, #1
     53a:	7d0b      	ldrb	r3, [r1, #20]
     53c:	4213      	tst	r3, r2
     53e:	d0fc      	beq.n	53a <nvm_erase_row+0x3a>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
     540:	4b04      	ldr	r3, [pc, #16]	; (554 <nvm_erase_row+0x54>)
     542:	8b19      	ldrh	r1, [r3, #24]
     544:	201c      	movs	r0, #28
     546:	4001      	ands	r1, r0
	return STATUS_OK;
     548:	1e48      	subs	r0, r1, #1
     54a:	4181      	sbcs	r1, r0
     54c:	0089      	lsls	r1, r1, #2
     54e:	e7de      	b.n	50e <nvm_erase_row+0xe>
     550:	20000084 	.word	0x20000084
     554:	41004000 	.word	0x41004000
     558:	ffffa502 	.word	0xffffa502

0000055c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     55c:	b5f0      	push	{r4, r5, r6, r7, lr}
     55e:	46de      	mov	lr, fp
     560:	4657      	mov	r7, sl
     562:	464e      	mov	r6, r9
     564:	4645      	mov	r5, r8
     566:	b5e0      	push	{r5, r6, r7, lr}
     568:	b087      	sub	sp, #28
     56a:	4680      	mov	r8, r0
     56c:	9104      	str	r1, [sp, #16]
     56e:	0016      	movs	r6, r2
     570:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     572:	2200      	movs	r2, #0
     574:	2300      	movs	r3, #0
     576:	2100      	movs	r1, #0
     578:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     57a:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     57c:	2001      	movs	r0, #1
     57e:	0021      	movs	r1, r4
     580:	9600      	str	r6, [sp, #0]
     582:	9701      	str	r7, [sp, #4]
     584:	465c      	mov	r4, fp
     586:	9403      	str	r4, [sp, #12]
     588:	4644      	mov	r4, r8
     58a:	9405      	str	r4, [sp, #20]
     58c:	e013      	b.n	5b6 <long_division+0x5a>
     58e:	2420      	movs	r4, #32
     590:	1a64      	subs	r4, r4, r1
     592:	0005      	movs	r5, r0
     594:	40e5      	lsrs	r5, r4
     596:	46a8      	mov	r8, r5
     598:	e014      	b.n	5c4 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     59a:	9c00      	ldr	r4, [sp, #0]
     59c:	9d01      	ldr	r5, [sp, #4]
     59e:	1b12      	subs	r2, r2, r4
     5a0:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     5a2:	465c      	mov	r4, fp
     5a4:	464d      	mov	r5, r9
     5a6:	432c      	orrs	r4, r5
     5a8:	46a3      	mov	fp, r4
     5aa:	9c03      	ldr	r4, [sp, #12]
     5ac:	4645      	mov	r5, r8
     5ae:	432c      	orrs	r4, r5
     5b0:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     5b2:	3901      	subs	r1, #1
     5b4:	d325      	bcc.n	602 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     5b6:	2420      	movs	r4, #32
     5b8:	4264      	negs	r4, r4
     5ba:	190c      	adds	r4, r1, r4
     5bc:	d4e7      	bmi.n	58e <long_division+0x32>
     5be:	0005      	movs	r5, r0
     5c0:	40a5      	lsls	r5, r4
     5c2:	46a8      	mov	r8, r5
     5c4:	0004      	movs	r4, r0
     5c6:	408c      	lsls	r4, r1
     5c8:	46a1      	mov	r9, r4
		r = r << 1;
     5ca:	1892      	adds	r2, r2, r2
     5cc:	415b      	adcs	r3, r3
     5ce:	0014      	movs	r4, r2
     5d0:	001d      	movs	r5, r3
		if (n & bit_shift) {
     5d2:	9e05      	ldr	r6, [sp, #20]
     5d4:	464f      	mov	r7, r9
     5d6:	403e      	ands	r6, r7
     5d8:	46b4      	mov	ip, r6
     5da:	9e04      	ldr	r6, [sp, #16]
     5dc:	4647      	mov	r7, r8
     5de:	403e      	ands	r6, r7
     5e0:	46b2      	mov	sl, r6
     5e2:	4666      	mov	r6, ip
     5e4:	4657      	mov	r7, sl
     5e6:	433e      	orrs	r6, r7
     5e8:	d003      	beq.n	5f2 <long_division+0x96>
			r |= 0x01;
     5ea:	0006      	movs	r6, r0
     5ec:	4326      	orrs	r6, r4
     5ee:	0032      	movs	r2, r6
     5f0:	002b      	movs	r3, r5
		if (r >= d) {
     5f2:	9c00      	ldr	r4, [sp, #0]
     5f4:	9d01      	ldr	r5, [sp, #4]
     5f6:	429d      	cmp	r5, r3
     5f8:	d8db      	bhi.n	5b2 <long_division+0x56>
     5fa:	d1ce      	bne.n	59a <long_division+0x3e>
     5fc:	4294      	cmp	r4, r2
     5fe:	d8d8      	bhi.n	5b2 <long_division+0x56>
     600:	e7cb      	b.n	59a <long_division+0x3e>
     602:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     604:	4658      	mov	r0, fp
     606:	0019      	movs	r1, r3
     608:	b007      	add	sp, #28
     60a:	bc3c      	pop	{r2, r3, r4, r5}
     60c:	4690      	mov	r8, r2
     60e:	4699      	mov	r9, r3
     610:	46a2      	mov	sl, r4
     612:	46ab      	mov	fp, r5
     614:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000616 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     616:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     618:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     61a:	2340      	movs	r3, #64	; 0x40
     61c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     61e:	4281      	cmp	r1, r0
     620:	d202      	bcs.n	628 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     622:	0018      	movs	r0, r3
     624:	bd10      	pop	{r4, pc}
		baud_calculated++;
     626:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     628:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     62a:	1c63      	adds	r3, r4, #1
     62c:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     62e:	4288      	cmp	r0, r1
     630:	d9f9      	bls.n	626 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     632:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     634:	2cff      	cmp	r4, #255	; 0xff
     636:	d8f4      	bhi.n	622 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     638:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     63a:	2300      	movs	r3, #0
     63c:	e7f1      	b.n	622 <_sercom_get_sync_baud_val+0xc>
	...

00000640 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     640:	b5f0      	push	{r4, r5, r6, r7, lr}
     642:	b083      	sub	sp, #12
     644:	000f      	movs	r7, r1
     646:	0016      	movs	r6, r2
     648:	aa08      	add	r2, sp, #32
     64a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     64c:	0004      	movs	r4, r0
     64e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     650:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     652:	42bc      	cmp	r4, r7
     654:	d902      	bls.n	65c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     656:	0010      	movs	r0, r2
     658:	b003      	add	sp, #12
     65a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     65c:	2b00      	cmp	r3, #0
     65e:	d114      	bne.n	68a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     660:	0002      	movs	r2, r0
     662:	0008      	movs	r0, r1
     664:	2100      	movs	r1, #0
     666:	4c19      	ldr	r4, [pc, #100]	; (6cc <_sercom_get_async_baud_val+0x8c>)
     668:	47a0      	blx	r4
     66a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     66c:	003a      	movs	r2, r7
     66e:	2300      	movs	r3, #0
     670:	2000      	movs	r0, #0
     672:	4c17      	ldr	r4, [pc, #92]	; (6d0 <_sercom_get_async_baud_val+0x90>)
     674:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     676:	2200      	movs	r2, #0
     678:	2301      	movs	r3, #1
     67a:	1a12      	subs	r2, r2, r0
     67c:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     67e:	0c12      	lsrs	r2, r2, #16
     680:	041b      	lsls	r3, r3, #16
     682:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     684:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     686:	2200      	movs	r2, #0
     688:	e7e5      	b.n	656 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     68a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     68c:	2b01      	cmp	r3, #1
     68e:	d1f9      	bne.n	684 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     690:	000a      	movs	r2, r1
     692:	2300      	movs	r3, #0
     694:	2100      	movs	r1, #0
     696:	4c0d      	ldr	r4, [pc, #52]	; (6cc <_sercom_get_async_baud_val+0x8c>)
     698:	47a0      	blx	r4
     69a:	0002      	movs	r2, r0
     69c:	000b      	movs	r3, r1
     69e:	9200      	str	r2, [sp, #0]
     6a0:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     6a2:	0038      	movs	r0, r7
     6a4:	2100      	movs	r1, #0
     6a6:	4c0a      	ldr	r4, [pc, #40]	; (6d0 <_sercom_get_async_baud_val+0x90>)
     6a8:	47a0      	blx	r4
     6aa:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     6ac:	2380      	movs	r3, #128	; 0x80
     6ae:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     6b0:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     6b2:	4298      	cmp	r0, r3
     6b4:	d8cf      	bhi.n	656 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     6b6:	0f79      	lsrs	r1, r7, #29
     6b8:	00f8      	lsls	r0, r7, #3
     6ba:	9a00      	ldr	r2, [sp, #0]
     6bc:	9b01      	ldr	r3, [sp, #4]
     6be:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     6c0:	00ea      	lsls	r2, r5, #3
     6c2:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     6c4:	b2d2      	uxtb	r2, r2
     6c6:	0352      	lsls	r2, r2, #13
     6c8:	432a      	orrs	r2, r5
     6ca:	e7db      	b.n	684 <_sercom_get_async_baud_val+0x44>
     6cc:	00002599 	.word	0x00002599
     6d0:	0000055d 	.word	0x0000055d

000006d4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     6d4:	b510      	push	{r4, lr}
     6d6:	b082      	sub	sp, #8
     6d8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     6da:	4b0e      	ldr	r3, [pc, #56]	; (714 <sercom_set_gclk_generator+0x40>)
     6dc:	781b      	ldrb	r3, [r3, #0]
     6de:	2b00      	cmp	r3, #0
     6e0:	d007      	beq.n	6f2 <sercom_set_gclk_generator+0x1e>
     6e2:	2900      	cmp	r1, #0
     6e4:	d105      	bne.n	6f2 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     6e6:	4b0b      	ldr	r3, [pc, #44]	; (714 <sercom_set_gclk_generator+0x40>)
     6e8:	785b      	ldrb	r3, [r3, #1]
     6ea:	4283      	cmp	r3, r0
     6ec:	d010      	beq.n	710 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     6ee:	201d      	movs	r0, #29
     6f0:	e00c      	b.n	70c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     6f2:	a901      	add	r1, sp, #4
     6f4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     6f6:	2013      	movs	r0, #19
     6f8:	4b07      	ldr	r3, [pc, #28]	; (718 <sercom_set_gclk_generator+0x44>)
     6fa:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     6fc:	2013      	movs	r0, #19
     6fe:	4b07      	ldr	r3, [pc, #28]	; (71c <sercom_set_gclk_generator+0x48>)
     700:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     702:	4b04      	ldr	r3, [pc, #16]	; (714 <sercom_set_gclk_generator+0x40>)
     704:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     706:	2201      	movs	r2, #1
     708:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     70a:	2000      	movs	r0, #0
}
     70c:	b002      	add	sp, #8
     70e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     710:	2000      	movs	r0, #0
     712:	e7fb      	b.n	70c <sercom_set_gclk_generator+0x38>
     714:	2000008c 	.word	0x2000008c
     718:	000020d1 	.word	0x000020d1
     71c:	00002045 	.word	0x00002045

00000720 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     720:	4b40      	ldr	r3, [pc, #256]	; (824 <_sercom_get_default_pad+0x104>)
     722:	4298      	cmp	r0, r3
     724:	d031      	beq.n	78a <_sercom_get_default_pad+0x6a>
     726:	d90a      	bls.n	73e <_sercom_get_default_pad+0x1e>
     728:	4b3f      	ldr	r3, [pc, #252]	; (828 <_sercom_get_default_pad+0x108>)
     72a:	4298      	cmp	r0, r3
     72c:	d04d      	beq.n	7ca <_sercom_get_default_pad+0xaa>
     72e:	4b3f      	ldr	r3, [pc, #252]	; (82c <_sercom_get_default_pad+0x10c>)
     730:	4298      	cmp	r0, r3
     732:	d05a      	beq.n	7ea <_sercom_get_default_pad+0xca>
     734:	4b3e      	ldr	r3, [pc, #248]	; (830 <_sercom_get_default_pad+0x110>)
     736:	4298      	cmp	r0, r3
     738:	d037      	beq.n	7aa <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     73a:	2000      	movs	r0, #0
}
     73c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     73e:	4b3d      	ldr	r3, [pc, #244]	; (834 <_sercom_get_default_pad+0x114>)
     740:	4298      	cmp	r0, r3
     742:	d00c      	beq.n	75e <_sercom_get_default_pad+0x3e>
     744:	4b3c      	ldr	r3, [pc, #240]	; (838 <_sercom_get_default_pad+0x118>)
     746:	4298      	cmp	r0, r3
     748:	d1f7      	bne.n	73a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     74a:	2901      	cmp	r1, #1
     74c:	d017      	beq.n	77e <_sercom_get_default_pad+0x5e>
     74e:	2900      	cmp	r1, #0
     750:	d05d      	beq.n	80e <_sercom_get_default_pad+0xee>
     752:	2902      	cmp	r1, #2
     754:	d015      	beq.n	782 <_sercom_get_default_pad+0x62>
     756:	2903      	cmp	r1, #3
     758:	d015      	beq.n	786 <_sercom_get_default_pad+0x66>
	return 0;
     75a:	2000      	movs	r0, #0
     75c:	e7ee      	b.n	73c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     75e:	2901      	cmp	r1, #1
     760:	d007      	beq.n	772 <_sercom_get_default_pad+0x52>
     762:	2900      	cmp	r1, #0
     764:	d051      	beq.n	80a <_sercom_get_default_pad+0xea>
     766:	2902      	cmp	r1, #2
     768:	d005      	beq.n	776 <_sercom_get_default_pad+0x56>
     76a:	2903      	cmp	r1, #3
     76c:	d005      	beq.n	77a <_sercom_get_default_pad+0x5a>
	return 0;
     76e:	2000      	movs	r0, #0
     770:	e7e4      	b.n	73c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     772:	4832      	ldr	r0, [pc, #200]	; (83c <_sercom_get_default_pad+0x11c>)
     774:	e7e2      	b.n	73c <_sercom_get_default_pad+0x1c>
     776:	4832      	ldr	r0, [pc, #200]	; (840 <_sercom_get_default_pad+0x120>)
     778:	e7e0      	b.n	73c <_sercom_get_default_pad+0x1c>
     77a:	4832      	ldr	r0, [pc, #200]	; (844 <_sercom_get_default_pad+0x124>)
     77c:	e7de      	b.n	73c <_sercom_get_default_pad+0x1c>
     77e:	4832      	ldr	r0, [pc, #200]	; (848 <_sercom_get_default_pad+0x128>)
     780:	e7dc      	b.n	73c <_sercom_get_default_pad+0x1c>
     782:	4832      	ldr	r0, [pc, #200]	; (84c <_sercom_get_default_pad+0x12c>)
     784:	e7da      	b.n	73c <_sercom_get_default_pad+0x1c>
     786:	4832      	ldr	r0, [pc, #200]	; (850 <_sercom_get_default_pad+0x130>)
     788:	e7d8      	b.n	73c <_sercom_get_default_pad+0x1c>
     78a:	2901      	cmp	r1, #1
     78c:	d007      	beq.n	79e <_sercom_get_default_pad+0x7e>
     78e:	2900      	cmp	r1, #0
     790:	d03f      	beq.n	812 <_sercom_get_default_pad+0xf2>
     792:	2902      	cmp	r1, #2
     794:	d005      	beq.n	7a2 <_sercom_get_default_pad+0x82>
     796:	2903      	cmp	r1, #3
     798:	d005      	beq.n	7a6 <_sercom_get_default_pad+0x86>
	return 0;
     79a:	2000      	movs	r0, #0
     79c:	e7ce      	b.n	73c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     79e:	482d      	ldr	r0, [pc, #180]	; (854 <_sercom_get_default_pad+0x134>)
     7a0:	e7cc      	b.n	73c <_sercom_get_default_pad+0x1c>
     7a2:	482d      	ldr	r0, [pc, #180]	; (858 <_sercom_get_default_pad+0x138>)
     7a4:	e7ca      	b.n	73c <_sercom_get_default_pad+0x1c>
     7a6:	482d      	ldr	r0, [pc, #180]	; (85c <_sercom_get_default_pad+0x13c>)
     7a8:	e7c8      	b.n	73c <_sercom_get_default_pad+0x1c>
     7aa:	2901      	cmp	r1, #1
     7ac:	d007      	beq.n	7be <_sercom_get_default_pad+0x9e>
     7ae:	2900      	cmp	r1, #0
     7b0:	d031      	beq.n	816 <_sercom_get_default_pad+0xf6>
     7b2:	2902      	cmp	r1, #2
     7b4:	d005      	beq.n	7c2 <_sercom_get_default_pad+0xa2>
     7b6:	2903      	cmp	r1, #3
     7b8:	d005      	beq.n	7c6 <_sercom_get_default_pad+0xa6>
	return 0;
     7ba:	2000      	movs	r0, #0
     7bc:	e7be      	b.n	73c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7be:	4828      	ldr	r0, [pc, #160]	; (860 <_sercom_get_default_pad+0x140>)
     7c0:	e7bc      	b.n	73c <_sercom_get_default_pad+0x1c>
     7c2:	4828      	ldr	r0, [pc, #160]	; (864 <_sercom_get_default_pad+0x144>)
     7c4:	e7ba      	b.n	73c <_sercom_get_default_pad+0x1c>
     7c6:	4828      	ldr	r0, [pc, #160]	; (868 <_sercom_get_default_pad+0x148>)
     7c8:	e7b8      	b.n	73c <_sercom_get_default_pad+0x1c>
     7ca:	2901      	cmp	r1, #1
     7cc:	d007      	beq.n	7de <_sercom_get_default_pad+0xbe>
     7ce:	2900      	cmp	r1, #0
     7d0:	d023      	beq.n	81a <_sercom_get_default_pad+0xfa>
     7d2:	2902      	cmp	r1, #2
     7d4:	d005      	beq.n	7e2 <_sercom_get_default_pad+0xc2>
     7d6:	2903      	cmp	r1, #3
     7d8:	d005      	beq.n	7e6 <_sercom_get_default_pad+0xc6>
	return 0;
     7da:	2000      	movs	r0, #0
     7dc:	e7ae      	b.n	73c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7de:	4823      	ldr	r0, [pc, #140]	; (86c <_sercom_get_default_pad+0x14c>)
     7e0:	e7ac      	b.n	73c <_sercom_get_default_pad+0x1c>
     7e2:	4823      	ldr	r0, [pc, #140]	; (870 <_sercom_get_default_pad+0x150>)
     7e4:	e7aa      	b.n	73c <_sercom_get_default_pad+0x1c>
     7e6:	4823      	ldr	r0, [pc, #140]	; (874 <_sercom_get_default_pad+0x154>)
     7e8:	e7a8      	b.n	73c <_sercom_get_default_pad+0x1c>
     7ea:	2901      	cmp	r1, #1
     7ec:	d007      	beq.n	7fe <_sercom_get_default_pad+0xde>
     7ee:	2900      	cmp	r1, #0
     7f0:	d015      	beq.n	81e <_sercom_get_default_pad+0xfe>
     7f2:	2902      	cmp	r1, #2
     7f4:	d005      	beq.n	802 <_sercom_get_default_pad+0xe2>
     7f6:	2903      	cmp	r1, #3
     7f8:	d005      	beq.n	806 <_sercom_get_default_pad+0xe6>
	return 0;
     7fa:	2000      	movs	r0, #0
     7fc:	e79e      	b.n	73c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7fe:	481e      	ldr	r0, [pc, #120]	; (878 <_sercom_get_default_pad+0x158>)
     800:	e79c      	b.n	73c <_sercom_get_default_pad+0x1c>
     802:	481e      	ldr	r0, [pc, #120]	; (87c <_sercom_get_default_pad+0x15c>)
     804:	e79a      	b.n	73c <_sercom_get_default_pad+0x1c>
     806:	481e      	ldr	r0, [pc, #120]	; (880 <_sercom_get_default_pad+0x160>)
     808:	e798      	b.n	73c <_sercom_get_default_pad+0x1c>
     80a:	481e      	ldr	r0, [pc, #120]	; (884 <_sercom_get_default_pad+0x164>)
     80c:	e796      	b.n	73c <_sercom_get_default_pad+0x1c>
     80e:	2003      	movs	r0, #3
     810:	e794      	b.n	73c <_sercom_get_default_pad+0x1c>
     812:	481d      	ldr	r0, [pc, #116]	; (888 <_sercom_get_default_pad+0x168>)
     814:	e792      	b.n	73c <_sercom_get_default_pad+0x1c>
     816:	481d      	ldr	r0, [pc, #116]	; (88c <_sercom_get_default_pad+0x16c>)
     818:	e790      	b.n	73c <_sercom_get_default_pad+0x1c>
     81a:	481d      	ldr	r0, [pc, #116]	; (890 <_sercom_get_default_pad+0x170>)
     81c:	e78e      	b.n	73c <_sercom_get_default_pad+0x1c>
     81e:	481d      	ldr	r0, [pc, #116]	; (894 <_sercom_get_default_pad+0x174>)
     820:	e78c      	b.n	73c <_sercom_get_default_pad+0x1c>
     822:	46c0      	nop			; (mov r8, r8)
     824:	42001000 	.word	0x42001000
     828:	42001800 	.word	0x42001800
     82c:	42001c00 	.word	0x42001c00
     830:	42001400 	.word	0x42001400
     834:	42000800 	.word	0x42000800
     838:	42000c00 	.word	0x42000c00
     83c:	00050003 	.word	0x00050003
     840:	00060003 	.word	0x00060003
     844:	00070003 	.word	0x00070003
     848:	00010003 	.word	0x00010003
     84c:	001e0003 	.word	0x001e0003
     850:	001f0003 	.word	0x001f0003
     854:	000d0002 	.word	0x000d0002
     858:	000e0002 	.word	0x000e0002
     85c:	000f0002 	.word	0x000f0002
     860:	00110003 	.word	0x00110003
     864:	00120003 	.word	0x00120003
     868:	00130003 	.word	0x00130003
     86c:	003f0005 	.word	0x003f0005
     870:	003e0005 	.word	0x003e0005
     874:	00520005 	.word	0x00520005
     878:	00170003 	.word	0x00170003
     87c:	00180003 	.word	0x00180003
     880:	00190003 	.word	0x00190003
     884:	00040003 	.word	0x00040003
     888:	000c0002 	.word	0x000c0002
     88c:	00100003 	.word	0x00100003
     890:	00530005 	.word	0x00530005
     894:	00160003 	.word	0x00160003

00000898 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     898:	b530      	push	{r4, r5, lr}
     89a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     89c:	4b0b      	ldr	r3, [pc, #44]	; (8cc <_sercom_get_sercom_inst_index+0x34>)
     89e:	466a      	mov	r2, sp
     8a0:	cb32      	ldmia	r3!, {r1, r4, r5}
     8a2:	c232      	stmia	r2!, {r1, r4, r5}
     8a4:	cb32      	ldmia	r3!, {r1, r4, r5}
     8a6:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8a8:	9b00      	ldr	r3, [sp, #0]
     8aa:	4283      	cmp	r3, r0
     8ac:	d00b      	beq.n	8c6 <_sercom_get_sercom_inst_index+0x2e>
     8ae:	2301      	movs	r3, #1
     8b0:	009a      	lsls	r2, r3, #2
     8b2:	4669      	mov	r1, sp
     8b4:	5852      	ldr	r2, [r2, r1]
     8b6:	4282      	cmp	r2, r0
     8b8:	d006      	beq.n	8c8 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8ba:	3301      	adds	r3, #1
     8bc:	2b06      	cmp	r3, #6
     8be:	d1f7      	bne.n	8b0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     8c0:	2000      	movs	r0, #0
}
     8c2:	b007      	add	sp, #28
     8c4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8c6:	2300      	movs	r3, #0
			return i;
     8c8:	b2d8      	uxtb	r0, r3
     8ca:	e7fa      	b.n	8c2 <_sercom_get_sercom_inst_index+0x2a>
     8cc:	0000465c 	.word	0x0000465c

000008d0 <_tcc_get_inst_index>:
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
     8d0:	4b09      	ldr	r3, [pc, #36]	; (8f8 <_tcc_get_inst_index+0x28>)
     8d2:	4298      	cmp	r0, r3
     8d4:	d00c      	beq.n	8f0 <_tcc_get_inst_index+0x20>
     8d6:	4b09      	ldr	r3, [pc, #36]	; (8fc <_tcc_get_inst_index+0x2c>)
     8d8:	4298      	cmp	r0, r3
     8da:	d007      	beq.n	8ec <_tcc_get_inst_index+0x1c>
     8dc:	4a08      	ldr	r2, [pc, #32]	; (900 <_tcc_get_inst_index+0x30>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     8de:	2300      	movs	r3, #0
		if (hw == tcc_modules[i]) {
     8e0:	4290      	cmp	r0, r2
     8e2:	d001      	beq.n	8e8 <_tcc_get_inst_index+0x18>
}
     8e4:	0018      	movs	r0, r3
     8e6:	4770      	bx	lr
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
     8e8:	3302      	adds	r3, #2
     8ea:	e002      	b.n	8f2 <_tcc_get_inst_index+0x22>
     8ec:	2301      	movs	r3, #1
     8ee:	e000      	b.n	8f2 <_tcc_get_inst_index+0x22>
     8f0:	2300      	movs	r3, #0
			return i;
     8f2:	b2db      	uxtb	r3, r3
     8f4:	e7f6      	b.n	8e4 <_tcc_get_inst_index+0x14>
     8f6:	46c0      	nop			; (mov r8, r8)
     8f8:	42002000 	.word	0x42002000
     8fc:	42002400 	.word	0x42002400
     900:	42002800 	.word	0x42002800

00000904 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
     904:	b510      	push	{r4, lr}
     906:	0004      	movs	r4, r0
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
     908:	0008      	movs	r0, r1
     90a:	4b4f      	ldr	r3, [pc, #316]	; (a48 <tcc_get_config_defaults+0x144>)
     90c:	4798      	blx	r3

	/* Base counter defaults */
	config->counter.count                  = 0;
     90e:	2300      	movs	r3, #0
     910:	6023      	str	r3, [r4, #0]

	config->counter.period                 = _tcc_maxs[module_index];
     912:	0080      	lsls	r0, r0, #2
     914:	4a4d      	ldr	r2, [pc, #308]	; (a4c <tcc_get_config_defaults+0x148>)
     916:	5882      	ldr	r2, [r0, r2]
     918:	6062      	str	r2, [r4, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
     91a:	72a3      	strb	r3, [r4, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
     91c:	72e3      	strb	r3, [r4, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
     91e:	7323      	strb	r3, [r4, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
     920:	7263      	strb	r3, [r4, #9]
	config->counter.oneshot                = false;
     922:	7223      	strb	r3, [r4, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
     924:	61e3      	str	r3, [r4, #28]
     926:	6223      	str	r3, [r4, #32]
     928:	6263      	str	r3, [r4, #36]	; 0x24
     92a:	62a3      	str	r3, [r4, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
     92c:	7523      	strb	r3, [r4, #20]
     92e:	7563      	strb	r3, [r4, #21]
     930:	75a3      	strb	r3, [r4, #22]
     932:	75e3      	strb	r3, [r4, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
     934:	7623      	strb	r3, [r4, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
     936:	7663      	strb	r3, [r4, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
     938:	7423      	strb	r3, [r4, #16]
     93a:	7463      	strb	r3, [r4, #17]
     93c:	74a3      	strb	r3, [r4, #18]
     93e:	74e3      	strb	r3, [r4, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
     940:	222c      	movs	r2, #44	; 0x2c
     942:	54a3      	strb	r3, [r4, r2]
     944:	3201      	adds	r2, #1
     946:	54a3      	strb	r3, [r4, r2]
     948:	3201      	adds	r2, #1
     94a:	54a3      	strb	r3, [r4, r2]
     94c:	3201      	adds	r2, #1
     94e:	54a3      	strb	r3, [r4, r2]
     950:	3201      	adds	r2, #1
     952:	54a3      	strb	r3, [r4, r2]
     954:	3201      	adds	r2, #1
     956:	54a3      	strb	r3, [r4, r2]
     958:	3201      	adds	r2, #1
     95a:	54a3      	strb	r3, [r4, r2]
     95c:	3201      	adds	r2, #1
     95e:	54a3      	strb	r3, [r4, r2]
     960:	3201      	adds	r2, #1
     962:	54a3      	strb	r3, [r4, r2]
     964:	3201      	adds	r2, #1
     966:	54a3      	strb	r3, [r4, r2]
     968:	3201      	adds	r2, #1
     96a:	54a3      	strb	r3, [r4, r2]
     96c:	3201      	adds	r2, #1
     96e:	54a3      	strb	r3, [r4, r2]
     970:	3201      	adds	r2, #1
     972:	54a3      	strb	r3, [r4, r2]
     974:	3201      	adds	r2, #1
     976:	54a3      	strb	r3, [r4, r2]
     978:	3201      	adds	r2, #1
     97a:	54a3      	strb	r3, [r4, r2]
     97c:	3201      	adds	r2, #1
     97e:	54a3      	strb	r3, [r4, r2]
     980:	3201      	adds	r2, #1
     982:	54a3      	strb	r3, [r4, r2]
     984:	3201      	adds	r2, #1
     986:	54a3      	strb	r3, [r4, r2]
     988:	3201      	adds	r2, #1
     98a:	54a3      	strb	r3, [r4, r2]
     98c:	3201      	adds	r2, #1
     98e:	54a3      	strb	r3, [r4, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
     990:	3201      	adds	r2, #1
     992:	54a3      	strb	r3, [r4, r2]
     994:	3201      	adds	r2, #1
     996:	54a3      	strb	r3, [r4, r2]
     998:	3201      	adds	r2, #1
     99a:	54a3      	strb	r3, [r4, r2]
     99c:	3201      	adds	r2, #1
     99e:	54a3      	strb	r3, [r4, r2]
     9a0:	3201      	adds	r2, #1
     9a2:	54a3      	strb	r3, [r4, r2]
     9a4:	3201      	adds	r2, #1
     9a6:	54a3      	strb	r3, [r4, r2]
     9a8:	3201      	adds	r2, #1
     9aa:	54a3      	strb	r3, [r4, r2]
     9ac:	3201      	adds	r2, #1
     9ae:	54a3      	strb	r3, [r4, r2]
     9b0:	3201      	adds	r2, #1
     9b2:	54a3      	strb	r3, [r4, r2]
     9b4:	3201      	adds	r2, #1
     9b6:	54a3      	strb	r3, [r4, r2]
     9b8:	3201      	adds	r2, #1
     9ba:	54a3      	strb	r3, [r4, r2]
     9bc:	3201      	adds	r2, #1
     9be:	54a3      	strb	r3, [r4, r2]
     9c0:	3201      	adds	r2, #1
     9c2:	54a3      	strb	r3, [r4, r2]
     9c4:	3201      	adds	r2, #1
     9c6:	54a3      	strb	r3, [r4, r2]
     9c8:	3201      	adds	r2, #1
     9ca:	54a3      	strb	r3, [r4, r2]
     9cc:	3201      	adds	r2, #1
     9ce:	54a3      	strb	r3, [r4, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
     9d0:	3201      	adds	r2, #1
     9d2:	54a3      	strb	r3, [r4, r2]
     9d4:	3201      	adds	r2, #1
     9d6:	54a3      	strb	r3, [r4, r2]
     9d8:	3201      	adds	r2, #1
     9da:	54a3      	strb	r3, [r4, r2]
     9dc:	3201      	adds	r2, #1
     9de:	54a3      	strb	r3, [r4, r2]
     9e0:	3201      	adds	r2, #1
     9e2:	54a3      	strb	r3, [r4, r2]
     9e4:	3201      	adds	r2, #1
     9e6:	54a3      	strb	r3, [r4, r2]
     9e8:	3201      	adds	r2, #1
     9ea:	54a3      	strb	r3, [r4, r2]
     9ec:	3201      	adds	r2, #1
     9ee:	54a3      	strb	r3, [r4, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
     9f0:	3241      	adds	r2, #65	; 0x41
     9f2:	54a3      	strb	r3, [r4, r2]
     9f4:	65a3      	str	r3, [r4, #88]	; 0x58
     9f6:	67a3      	str	r3, [r4, #120]	; 0x78
     9f8:	3201      	adds	r2, #1
     9fa:	54a3      	strb	r3, [r4, r2]
     9fc:	65e3      	str	r3, [r4, #92]	; 0x5c
     9fe:	67e3      	str	r3, [r4, #124]	; 0x7c
     a00:	3201      	adds	r2, #1
     a02:	54a3      	strb	r3, [r4, r2]
     a04:	6623      	str	r3, [r4, #96]	; 0x60
     a06:	3a1a      	subs	r2, #26
     a08:	50a3      	str	r3, [r4, r2]
     a0a:	321b      	adds	r2, #27
     a0c:	54a3      	strb	r3, [r4, r2]
     a0e:	6663      	str	r3, [r4, #100]	; 0x64
     a10:	3a17      	subs	r2, #23
     a12:	50a3      	str	r3, [r4, r2]
     a14:	3218      	adds	r2, #24
     a16:	54a3      	strb	r3, [r4, r2]
     a18:	66a3      	str	r3, [r4, #104]	; 0x68
     a1a:	3a14      	subs	r2, #20
     a1c:	50a3      	str	r3, [r4, r2]
     a1e:	3215      	adds	r2, #21
     a20:	54a3      	strb	r3, [r4, r2]
     a22:	66e3      	str	r3, [r4, #108]	; 0x6c
     a24:	3a11      	subs	r2, #17
     a26:	50a3      	str	r3, [r4, r2]
     a28:	3212      	adds	r2, #18
     a2a:	54a3      	strb	r3, [r4, r2]
     a2c:	6723      	str	r3, [r4, #112]	; 0x70
     a2e:	3a0e      	subs	r2, #14
     a30:	50a3      	str	r3, [r4, r2]
     a32:	320f      	adds	r2, #15
     a34:	54a3      	strb	r3, [r4, r2]
     a36:	6763      	str	r3, [r4, #116]	; 0x74
     a38:	3a0b      	subs	r2, #11
     a3a:	50a3      	str	r3, [r4, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
     a3c:	2101      	movs	r1, #1
     a3e:	320c      	adds	r2, #12
     a40:	54a1      	strb	r1, [r4, r2]
	config->run_in_standby            = false;
     a42:	3201      	adds	r2, #1
     a44:	54a3      	strb	r3, [r4, r2]
}
     a46:	bd10      	pop	{r4, pc}
     a48:	000008d1 	.word	0x000008d1
     a4c:	00004688 	.word	0x00004688

00000a50 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
     a50:	b5f0      	push	{r4, r5, r6, r7, lr}
     a52:	46de      	mov	lr, fp
     a54:	4657      	mov	r7, sl
     a56:	464e      	mov	r6, r9
     a58:	4645      	mov	r5, r8
     a5a:	b5e0      	push	{r5, r6, r7, lr}
     a5c:	b091      	sub	sp, #68	; 0x44
     a5e:	9001      	str	r0, [sp, #4]
     a60:	000c      	movs	r4, r1
     a62:	0015      	movs	r5, r2
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
     a64:	0008      	movs	r0, r1
     a66:	4bc3      	ldr	r3, [pc, #780]	; (d74 <tcc_init+0x324>)
     a68:	4798      	blx	r3
     a6a:	0003      	movs	r3, r0

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     a6c:	0001      	movs	r1, r0
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     a6e:	48c2      	ldr	r0, [pc, #776]	; (d78 <tcc_init+0x328>)
     a70:	6a02      	ldr	r2, [r0, #32]
     a72:	009e      	lsls	r6, r3, #2
     a74:	4fc1      	ldr	r7, [pc, #772]	; (d7c <tcc_init+0x32c>)
     a76:	59f7      	ldr	r7, [r6, r7]
     a78:	433a      	orrs	r2, r7
     a7a:	6202      	str	r2, [r0, #32]
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     a7c:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     a7e:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     a80:	0792      	lsls	r2, r2, #30
     a82:	d506      	bpl.n	a92 <tcc_init+0x42>
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
}
     a84:	b011      	add	sp, #68	; 0x44
     a86:	bc3c      	pop	{r2, r3, r4, r5}
     a88:	4690      	mov	r8, r2
     a8a:	4699      	mov	r9, r3
     a8c:	46a2      	mov	sl, r4
     a8e:	46ab      	mov	fp, r5
     a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
     a92:	6822      	ldr	r2, [r4, #0]
     a94:	2701      	movs	r7, #1
     a96:	4017      	ands	r7, r2
     a98:	d1f4      	bne.n	a84 <tcc_init+0x34>
	uint32_t count_max  = _tcc_maxs[module_index];
     a9a:	48b9      	ldr	r0, [pc, #740]	; (d80 <tcc_init+0x330>)
     a9c:	5832      	ldr	r2, [r6, r0]
		return STATUS_ERR_INVALID_ARG;
     a9e:	2017      	movs	r0, #23
	if ((config->counter.count > count_max)
     aa0:	682e      	ldr	r6, [r5, #0]
     aa2:	42b2      	cmp	r2, r6
     aa4:	d3ee      	bcc.n	a84 <tcc_init+0x34>
		|| (config->counter.period > count_max)
     aa6:	686e      	ldr	r6, [r5, #4]
     aa8:	42b2      	cmp	r2, r6
     aaa:	d3eb      	bcc.n	a84 <tcc_init+0x34>
		if ((config->compare.match[i] > count_max)
     aac:	69e8      	ldr	r0, [r5, #28]
     aae:	4282      	cmp	r2, r0
     ab0:	d200      	bcs.n	ab4 <tcc_init+0x64>
     ab2:	e1b9      	b.n	e28 <tcc_init+0x3d8>
     ab4:	6a28      	ldr	r0, [r5, #32]
     ab6:	4282      	cmp	r2, r0
     ab8:	d200      	bcs.n	abc <tcc_init+0x6c>
     aba:	e1b7      	b.n	e2c <tcc_init+0x3dc>
     abc:	6a68      	ldr	r0, [r5, #36]	; 0x24
     abe:	4282      	cmp	r2, r0
     ac0:	d200      	bcs.n	ac4 <tcc_init+0x74>
     ac2:	e1b5      	b.n	e30 <tcc_init+0x3e0>
     ac4:	6aa8      	ldr	r0, [r5, #40]	; 0x28
     ac6:	4282      	cmp	r2, r0
     ac8:	d200      	bcs.n	acc <tcc_init+0x7c>
     aca:	e1b3      	b.n	e34 <tcc_init+0x3e4>
     acc:	2298      	movs	r2, #152	; 0x98
     ace:	4694      	mov	ip, r2
     ad0:	44ac      	add	ip, r5
     ad2:	4662      	mov	r2, ip
     ad4:	9208      	str	r2, [sp, #32]
     ad6:	2000      	movs	r0, #0
     ad8:	e003      	b.n	ae2 <tcc_init+0x92>
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     ada:	3001      	adds	r0, #1
     adc:	3201      	adds	r2, #1
     ade:	2808      	cmp	r0, #8
     ae0:	d008      	beq.n	af4 <tcc_init+0xa4>
		if (!config->pins.enable_wave_out_pin[i]) {
     ae2:	7816      	ldrb	r6, [r2, #0]
     ae4:	2e00      	cmp	r6, #0
     ae6:	d0f8      	beq.n	ada <tcc_init+0x8a>
		if (i >= _tcc_ow_nums[module_index]) {
     ae8:	4ea6      	ldr	r6, [pc, #664]	; (d84 <tcc_init+0x334>)
     aea:	5c76      	ldrb	r6, [r6, r1]
     aec:	4286      	cmp	r6, r0
     aee:	dcf4      	bgt.n	ada <tcc_init+0x8a>
			return STATUS_ERR_INVALID_ARG;
     af0:	2017      	movs	r0, #23
     af2:	e7c7      	b.n	a84 <tcc_init+0x34>
     af4:	2200      	movs	r2, #0
     af6:	9202      	str	r2, [sp, #8]
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
     af8:	2080      	movs	r0, #128	; 0x80
     afa:	0440      	lsls	r0, r0, #17
     afc:	4684      	mov	ip, r0
     afe:	e002      	b.n	b06 <tcc_init+0xb6>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
     b00:	3201      	adds	r2, #1
     b02:	2a04      	cmp	r2, #4
     b04:	d00e      	beq.n	b24 <tcc_init+0xd4>
		if (config->capture.channel_function[i] ==
     b06:	18a8      	adds	r0, r5, r2
     b08:	7c00      	ldrb	r0, [r0, #16]
     b0a:	2801      	cmp	r0, #1
     b0c:	d1f8      	bne.n	b00 <tcc_init+0xb0>
			if (i > _tcc_cc_nums[module_index]) {
     b0e:	489e      	ldr	r0, [pc, #632]	; (d88 <tcc_init+0x338>)
     b10:	5c40      	ldrb	r0, [r0, r1]
     b12:	4290      	cmp	r0, r2
     b14:	da00      	bge.n	b18 <tcc_init+0xc8>
     b16:	e18f      	b.n	e38 <tcc_init+0x3e8>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
     b18:	4660      	mov	r0, ip
     b1a:	4090      	lsls	r0, r2
     b1c:	9e02      	ldr	r6, [sp, #8]
     b1e:	4306      	orrs	r6, r0
     b20:	9602      	str	r6, [sp, #8]
     b22:	e7ed      	b.n	b00 <tcc_init+0xb0>
	if (config->run_in_standby) {
     b24:	329d      	adds	r2, #157	; 0x9d
     b26:	5caa      	ldrb	r2, [r5, r2]
     b28:	2a00      	cmp	r2, #0
     b2a:	d004      	beq.n	b36 <tcc_init+0xe6>
		ctrla |= TCC_CTRLA_RUNSTDBY;
     b2c:	2280      	movs	r2, #128	; 0x80
     b2e:	0112      	lsls	r2, r2, #4
     b30:	9902      	ldr	r1, [sp, #8]
     b32:	4311      	orrs	r1, r2
     b34:	9102      	str	r1, [sp, #8]
	if (config->counter.oneshot) {
     b36:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
     b38:	1e51      	subs	r1, r2, #1
     b3a:	418a      	sbcs	r2, r1
     b3c:	0092      	lsls	r2, r2, #2
     b3e:	9206      	str	r2, [sp, #24]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
     b40:	7a6a      	ldrb	r2, [r5, #9]
     b42:	2a01      	cmp	r2, #1
     b44:	d022      	beq.n	b8c <tcc_init+0x13c>
	uint8_t cc_num = _tcc_cc_nums[module_index];
     b46:	4a90      	ldr	r2, [pc, #576]	; (d88 <tcc_init+0x338>)
     b48:	5cd2      	ldrb	r2, [r2, r3]
     b4a:	0011      	movs	r1, r2
     b4c:	9205      	str	r2, [sp, #20]
		if (cfg->capture_channel >= cc_num) {
     b4e:	2235      	movs	r2, #53	; 0x35
     b50:	5caa      	ldrb	r2, [r5, r2]
     b52:	428a      	cmp	r2, r1
     b54:	d300      	bcc.n	b58 <tcc_init+0x108>
     b56:	e179      	b.n	e4c <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
     b58:	212c      	movs	r1, #44	; 0x2c
     b5a:	5c69      	ldrb	r1, [r5, r1]
     b5c:	290f      	cmp	r1, #15
     b5e:	d900      	bls.n	b62 <tcc_init+0x112>
     b60:	e174      	b.n	e4c <tcc_init+0x3fc>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     b62:	7b28      	ldrb	r0, [r5, #12]
     b64:	900a      	str	r0, [sp, #40]	; 0x28
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     b66:	7ae8      	ldrb	r0, [r5, #11]
     b68:	900b      	str	r0, [sp, #44]	; 0x2c
     b6a:	202d      	movs	r0, #45	; 0x2d
     b6c:	4682      	mov	sl, r0
     b6e:	44aa      	add	sl, r5
     b70:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     b72:	9704      	str	r7, [sp, #16]
		value_buffer[i] = fault;
     b74:	ae0e      	add	r6, sp, #56	; 0x38
     b76:	9607      	str	r6, [sp, #28]
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
     b78:	26c0      	movs	r6, #192	; 0xc0
     b7a:	0136      	lsls	r6, r6, #4
     b7c:	46b1      	mov	r9, r6
     b7e:	4684      	mov	ip, r0
     b80:	46a0      	mov	r8, r4
     b82:	0028      	movs	r0, r5
     b84:	4655      	mov	r5, sl
     b86:	9309      	str	r3, [sp, #36]	; 0x24
     b88:	4682      	mov	sl, r0
     b8a:	e035      	b.n	bf8 <tcc_init+0x1a8>
		ctrlb |= TCC_CTRLBSET_DIR;
     b8c:	9906      	ldr	r1, [sp, #24]
     b8e:	4311      	orrs	r1, r2
     b90:	9106      	str	r1, [sp, #24]
     b92:	e7d8      	b.n	b46 <tcc_init+0xf6>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
     b94:	0292      	lsls	r2, r2, #10
     b96:	464f      	mov	r7, r9
     b98:	403a      	ands	r2, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     b9a:	430a      	orrs	r2, r1
				| TCC_FCTRLA_SRC(cfg->source)
     b9c:	7919      	ldrb	r1, [r3, #4]
     b9e:	468b      	mov	fp, r1
     ba0:	2103      	movs	r1, #3
     ba2:	465f      	mov	r7, fp
     ba4:	4039      	ands	r1, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     ba6:	430a      	orrs	r2, r1
     ba8:	4316      	orrs	r6, r2
				| TCC_FCTRLA_BLANK(cfg->blanking)
     baa:	795a      	ldrb	r2, [r3, #5]
     bac:	0152      	lsls	r2, r2, #5
     bae:	2160      	movs	r1, #96	; 0x60
     bb0:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bb2:	4332      	orrs	r2, r6
				| TCC_FCTRLA_HALT(cfg->halt_action)
     bb4:	7999      	ldrb	r1, [r3, #6]
     bb6:	0209      	lsls	r1, r1, #8
     bb8:	26c0      	movs	r6, #192	; 0xc0
     bba:	00b6      	lsls	r6, r6, #2
     bbc:	400e      	ands	r6, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bbe:	4316      	orrs	r6, r2
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
     bc0:	79da      	ldrb	r2, [r3, #7]
     bc2:	0312      	lsls	r2, r2, #12
     bc4:	21e0      	movs	r1, #224	; 0xe0
     bc6:	01c9      	lsls	r1, r1, #7
     bc8:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bca:	4316      	orrs	r6, r2
     bcc:	4334      	orrs	r4, r6
     bce:	9a03      	ldr	r2, [sp, #12]
     bd0:	4314      	orrs	r4, r2
     bd2:	4320      	orrs	r0, r4
		value_buffer[i] = fault;
     bd4:	4662      	mov	r2, ip
     bd6:	9907      	ldr	r1, [sp, #28]
     bd8:	5050      	str	r0, [r2, r1]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
     bda:	2a04      	cmp	r2, #4
     bdc:	d02a      	beq.n	c34 <tcc_init+0x1e4>
		if (cfg->capture_channel >= cc_num) {
     bde:	7c9a      	ldrb	r2, [r3, #18]
     be0:	9905      	ldr	r1, [sp, #20]
     be2:	4291      	cmp	r1, r2
     be4:	d800      	bhi.n	be8 <tcc_init+0x198>
     be6:	e131      	b.n	e4c <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
     be8:	7a59      	ldrb	r1, [r3, #9]
     bea:	350a      	adds	r5, #10
     bec:	2304      	movs	r3, #4
     bee:	469b      	mov	fp, r3
     bf0:	44dc      	add	ip, fp
     bf2:	290f      	cmp	r1, #15
     bf4:	d900      	bls.n	bf8 <tcc_init+0x1a8>
     bf6:	e129      	b.n	e4c <tcc_init+0x3fc>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bf8:	0609      	lsls	r1, r1, #24
     bfa:	23f0      	movs	r3, #240	; 0xf0
     bfc:	051b      	lsls	r3, r3, #20
     bfe:	4019      	ands	r1, r3
     c00:	002b      	movs	r3, r5
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
     c02:	782e      	ldrb	r6, [r5, #0]
     c04:	0436      	lsls	r6, r6, #16
     c06:	20ff      	movs	r0, #255	; 0xff
     c08:	0400      	lsls	r0, r0, #16
     c0a:	4006      	ands	r6, r0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     c0c:	7868      	ldrb	r0, [r5, #1]
     c0e:	2480      	movs	r4, #128	; 0x80
     c10:	2800      	cmp	r0, #0
     c12:	d100      	bne.n	c16 <tcc_init+0x1c6>
     c14:	9c04      	ldr	r4, [sp, #16]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
     c16:	7898      	ldrb	r0, [r3, #2]
     c18:	2708      	movs	r7, #8
     c1a:	9703      	str	r7, [sp, #12]
     c1c:	2800      	cmp	r0, #0
     c1e:	d101      	bne.n	c24 <tcc_init+0x1d4>
     c20:	9804      	ldr	r0, [sp, #16]
     c22:	9003      	str	r0, [sp, #12]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
     c24:	78d8      	ldrb	r0, [r3, #3]
     c26:	4683      	mov	fp, r0
     c28:	2010      	movs	r0, #16
     c2a:	465f      	mov	r7, fp
     c2c:	2f00      	cmp	r7, #0
     c2e:	d1b1      	bne.n	b94 <tcc_init+0x144>
     c30:	9804      	ldr	r0, [sp, #16]
     c32:	e7af      	b.n	b94 <tcc_init+0x144>
     c34:	4644      	mov	r4, r8
     c36:	4655      	mov	r5, sl
     c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
	uint8_t ow_num = _tcc_ow_nums[module_index];
     c3a:	4a52      	ldr	r2, [pc, #328]	; (d84 <tcc_init+0x334>)
     c3c:	5cd2      	ldrb	r2, [r2, r3]
     c3e:	4691      	mov	r9, r2
     c40:	4651      	mov	r1, sl
     c42:	3150      	adds	r1, #80	; 0x50
     c44:	4650      	mov	r0, sl
     c46:	3041      	adds	r0, #65	; 0x41
	drvctrl = 0;
     c48:	2700      	movs	r7, #0
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     c4a:	2200      	movs	r2, #0
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     c4c:	2601      	movs	r6, #1
     c4e:	46b2      	mov	sl, r6
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
     c50:	2602      	movs	r6, #2
     c52:	36ff      	adds	r6, #255	; 0xff
     c54:	46b3      	mov	fp, r6
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     c56:	2680      	movs	r6, #128	; 0x80
     c58:	0276      	lsls	r6, r6, #9
     c5a:	46b0      	mov	r8, r6
     c5c:	46a4      	mov	ip, r4
     c5e:	001c      	movs	r4, r3
     c60:	464b      	mov	r3, r9
     c62:	e00f      	b.n	c84 <tcc_init+0x234>
		if (config->wave_ext.non_recoverable_fault[i].output !=
     c64:	7806      	ldrb	r6, [r0, #0]
     c66:	2e00      	cmp	r6, #0
     c68:	d007      	beq.n	c7a <tcc_init+0x22a>
			if (i >= ow_num) {
     c6a:	4293      	cmp	r3, r2
     c6c:	d800      	bhi.n	c70 <tcc_init+0x220>
     c6e:	e0e7      	b.n	e40 <tcc_init+0x3f0>
			if (config->wave_ext.non_recoverable_fault[i].output ==
     c70:	2e02      	cmp	r6, #2
     c72:	d014      	beq.n	c9e <tcc_init+0x24e>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     c74:	4656      	mov	r6, sl
     c76:	4096      	lsls	r6, r2
     c78:	4337      	orrs	r7, r6
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     c7a:	3201      	adds	r2, #1
     c7c:	3101      	adds	r1, #1
     c7e:	3002      	adds	r0, #2
     c80:	2a08      	cmp	r2, #8
     c82:	d010      	beq.n	ca6 <tcc_init+0x256>
		if (config->wave_ext.invert[i]) {
     c84:	780e      	ldrb	r6, [r1, #0]
     c86:	2e00      	cmp	r6, #0
     c88:	d0ec      	beq.n	c64 <tcc_init+0x214>
			if (i >= ow_num) {
     c8a:	4293      	cmp	r3, r2
     c8c:	d800      	bhi.n	c90 <tcc_init+0x240>
     c8e:	e0d5      	b.n	e3c <tcc_init+0x3ec>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     c90:	4646      	mov	r6, r8
     c92:	4096      	lsls	r6, r2
     c94:	4337      	orrs	r7, r6
		if (config->wave_ext.non_recoverable_fault[i].output !=
     c96:	7806      	ldrb	r6, [r0, #0]
     c98:	2e00      	cmp	r6, #0
     c9a:	d1e9      	bne.n	c70 <tcc_init+0x220>
     c9c:	e7ed      	b.n	c7a <tcc_init+0x22a>
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
     c9e:	465e      	mov	r6, fp
     ca0:	4096      	lsls	r6, r2
     ca2:	4337      	orrs	r7, r6
     ca4:	e7e9      	b.n	c7a <tcc_init+0x22a>
     ca6:	4699      	mov	r9, r3
     ca8:	0023      	movs	r3, r4
     caa:	4664      	mov	r4, ip
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     cac:	7e6a      	ldrb	r2, [r5, #25]
     cae:	0112      	lsls	r2, r2, #4
     cb0:	2130      	movs	r1, #48	; 0x30
     cb2:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
     cb4:	7e28      	ldrb	r0, [r5, #24]
     cb6:	2207      	movs	r2, #7
     cb8:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     cba:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     cbc:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
     cbe:	2080      	movs	r0, #128	; 0x80
     cc0:	0240      	lsls	r0, r0, #9
     cc2:	000e      	movs	r6, r1
     cc4:	e002      	b.n	ccc <tcc_init+0x27c>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     cc6:	3201      	adds	r2, #1
     cc8:	2a04      	cmp	r2, #4
     cca:	d00b      	beq.n	ce4 <tcc_init+0x294>
		if (wav_cfg->wave_polarity[n]) {
     ccc:	18a9      	adds	r1, r5, r2
     cce:	7d09      	ldrb	r1, [r1, #20]
     cd0:	2900      	cmp	r1, #0
     cd2:	d0f8      	beq.n	cc6 <tcc_init+0x276>
			if (n >= cc_num) {
     cd4:	9905      	ldr	r1, [sp, #20]
     cd6:	4291      	cmp	r1, r2
     cd8:	dc00      	bgt.n	cdc <tcc_init+0x28c>
     cda:	e0b3      	b.n	e44 <tcc_init+0x3f4>
			wave |= (TCC_WAVE_POL0 << n);
     cdc:	0001      	movs	r1, r0
     cde:	4091      	lsls	r1, r2
     ce0:	430e      	orrs	r6, r1
     ce2:	e7f0      	b.n	cc6 <tcc_init+0x276>
     ce4:	46b2      	mov	sl, r6
     ce6:	9801      	ldr	r0, [sp, #4]
     ce8:	0002      	movs	r2, r0
     cea:	3204      	adds	r2, #4
     cec:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
     cee:	2100      	movs	r1, #0
     cf0:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     cf2:	4282      	cmp	r2, r0
     cf4:	d1fc      	bne.n	cf0 <tcc_init+0x2a0>
	module_inst->register_callback_mask = 0;
     cf6:	2200      	movs	r2, #0
     cf8:	9801      	ldr	r0, [sp, #4]
     cfa:	6342      	str	r2, [r0, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
     cfc:	6382      	str	r2, [r0, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
     cfe:	0099      	lsls	r1, r3, #2
     d00:	4a22      	ldr	r2, [pc, #136]	; (d8c <tcc_init+0x33c>)
     d02:	5088      	str	r0, [r1, r2]
	module_inst->hw = hw;
     d04:	6004      	str	r4, [r0, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
     d06:	22a0      	movs	r2, #160	; 0xa0
     d08:	5ca9      	ldrb	r1, [r5, r2]
     d0a:	3a64      	subs	r2, #100	; 0x64
     d0c:	5481      	strb	r1, [r0, r2]
	gclk_chan_config.source_generator = config->counter.clock_source;
     d0e:	a90d      	add	r1, sp, #52	; 0x34
     d10:	7aaa      	ldrb	r2, [r5, #10]
     d12:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
     d14:	4a1e      	ldr	r2, [pc, #120]	; (d90 <tcc_init+0x340>)
     d16:	5cd6      	ldrb	r6, [r2, r3]
     d18:	0030      	movs	r0, r6
     d1a:	4b1e      	ldr	r3, [pc, #120]	; (d94 <tcc_init+0x344>)
     d1c:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
     d1e:	0030      	movs	r0, r6
     d20:	4b1d      	ldr	r3, [pc, #116]	; (d98 <tcc_init+0x348>)
     d22:	4798      	blx	r3
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
     d24:	464b      	mov	r3, r9
     d26:	2b00      	cmp	r3, #0
     d28:	dd3c      	ble.n	da4 <tcc_init+0x354>
     d2a:	002e      	movs	r6, r5
     d2c:	3658      	adds	r6, #88	; 0x58
     d2e:	3398      	adds	r3, #152	; 0x98
     d30:	4698      	mov	r8, r3
     d32:	44a8      	add	r8, r5
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d34:	2301      	movs	r3, #1
     d36:	4699      	mov	r9, r3
		system_pinmux_pin_set_config(
     d38:	46ab      	mov	fp, r5
     d3a:	4645      	mov	r5, r8
     d3c:	46a0      	mov	r8, r4
     d3e:	9c08      	ldr	r4, [sp, #32]
     d40:	e003      	b.n	d4a <tcc_init+0x2fa>
     d42:	3401      	adds	r4, #1
     d44:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
     d46:	42ac      	cmp	r4, r5
     d48:	d02a      	beq.n	da0 <tcc_init+0x350>
		if (!config->pins.enable_wave_out_pin[i]) {
     d4a:	7823      	ldrb	r3, [r4, #0]
     d4c:	2b00      	cmp	r3, #0
     d4e:	d0f8      	beq.n	d42 <tcc_init+0x2f2>
     d50:	ab0c      	add	r3, sp, #48	; 0x30
     d52:	464a      	mov	r2, r9
     d54:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     d56:	2300      	movs	r3, #0
     d58:	aa0c      	add	r2, sp, #48	; 0x30
     d5a:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
     d5c:	0013      	movs	r3, r2
     d5e:	2220      	movs	r2, #32
     d60:	18b2      	adds	r2, r6, r2
     d62:	7812      	ldrb	r2, [r2, #0]
     d64:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     d66:	464a      	mov	r2, r9
     d68:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
     d6a:	7830      	ldrb	r0, [r6, #0]
     d6c:	0019      	movs	r1, r3
     d6e:	4b0b      	ldr	r3, [pc, #44]	; (d9c <tcc_init+0x34c>)
     d70:	4798      	blx	r3
     d72:	e7e6      	b.n	d42 <tcc_init+0x2f2>
     d74:	000008d1 	.word	0x000008d1
     d78:	40000400 	.word	0x40000400
     d7c:	00004674 	.word	0x00004674
     d80:	00004688 	.word	0x00004688
     d84:	00004694 	.word	0x00004694
     d88:	00004680 	.word	0x00004680
     d8c:	2000011c 	.word	0x2000011c
     d90:	00004684 	.word	0x00004684
     d94:	000020d1 	.word	0x000020d1
     d98:	00002045 	.word	0x00002045
     d9c:	000021c9 	.word	0x000021c9
     da0:	4644      	mov	r4, r8
     da2:	465d      	mov	r5, fp
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     da4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     da6:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     da8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
     daa:	0212      	lsls	r2, r2, #8
     dac:	4313      	orrs	r3, r2
     dae:	9a02      	ldr	r2, [sp, #8]
     db0:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
     db2:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     db4:	2204      	movs	r2, #4
     db6:	68a3      	ldr	r3, [r4, #8]
     db8:	421a      	tst	r2, r3
     dba:	d1fc      	bne.n	db6 <tcc_init+0x366>
	hw->CTRLBCLR.reg = 0xFF;
     dbc:	23ff      	movs	r3, #255	; 0xff
     dbe:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     dc0:	2204      	movs	r2, #4
     dc2:	68a3      	ldr	r3, [r4, #8]
     dc4:	421a      	tst	r2, r3
     dc6:	d1fc      	bne.n	dc2 <tcc_init+0x372>
	hw->CTRLBSET.reg = ctrlb;
     dc8:	466b      	mov	r3, sp
     dca:	7e1b      	ldrb	r3, [r3, #24]
     dcc:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
     dce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
     dd0:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
     dd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
     dd4:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
     dd6:	61a7      	str	r7, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
     dd8:	4a1d      	ldr	r2, [pc, #116]	; (e50 <tcc_init+0x400>)
     dda:	68a3      	ldr	r3, [r4, #8]
     ddc:	4213      	tst	r3, r2
     dde:	d1fc      	bne.n	dda <tcc_init+0x38a>
	hw->WAVE.reg = waves[0];
     de0:	4653      	mov	r3, sl
     de2:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
     de4:	2210      	movs	r2, #16
     de6:	68a3      	ldr	r3, [r4, #8]
     de8:	421a      	tst	r2, r3
     dea:	d1fc      	bne.n	de6 <tcc_init+0x396>
	hw->COUNT.reg = config->counter.count;
     dec:	682b      	ldr	r3, [r5, #0]
     dee:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
     df0:	4a18      	ldr	r2, [pc, #96]	; (e54 <tcc_init+0x404>)
     df2:	68a3      	ldr	r3, [r4, #8]
     df4:	4213      	tst	r3, r2
     df6:	d1fc      	bne.n	df2 <tcc_init+0x3a2>
	hw->PER.reg = (config->counter.period);
     df8:	686b      	ldr	r3, [r5, #4]
     dfa:	6423      	str	r3, [r4, #64]	; 0x40
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
     dfc:	9805      	ldr	r0, [sp, #20]
     dfe:	2800      	cmp	r0, #0
     e00:	dd22      	ble.n	e48 <tcc_init+0x3f8>
     e02:	351c      	adds	r5, #28
     e04:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
     e06:	4e14      	ldr	r6, [pc, #80]	; (e58 <tcc_init+0x408>)
     e08:	0032      	movs	r2, r6
     e0a:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
     e0c:	68a3      	ldr	r3, [r4, #8]
     e0e:	421a      	tst	r2, r3
     e10:	d1fc      	bne.n	e0c <tcc_init+0x3bc>
		hw->CC[i].reg = (config->compare.match[i]);
     e12:	cd04      	ldmia	r5!, {r2}
     e14:	000b      	movs	r3, r1
     e16:	3310      	adds	r3, #16
     e18:	009b      	lsls	r3, r3, #2
     e1a:	18e3      	adds	r3, r4, r3
     e1c:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
     e1e:	3101      	adds	r1, #1
     e20:	4288      	cmp	r0, r1
     e22:	dcf1      	bgt.n	e08 <tcc_init+0x3b8>
	return STATUS_OK;
     e24:	2000      	movs	r0, #0
     e26:	e62d      	b.n	a84 <tcc_init+0x34>
			return STATUS_ERR_INVALID_ARG;
     e28:	2017      	movs	r0, #23
     e2a:	e62b      	b.n	a84 <tcc_init+0x34>
     e2c:	2017      	movs	r0, #23
     e2e:	e629      	b.n	a84 <tcc_init+0x34>
     e30:	2017      	movs	r0, #23
     e32:	e627      	b.n	a84 <tcc_init+0x34>
     e34:	2017      	movs	r0, #23
     e36:	e625      	b.n	a84 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
     e38:	2017      	movs	r0, #23
     e3a:	e623      	b.n	a84 <tcc_init+0x34>
			if (i >= ow_num) {
     e3c:	2017      	movs	r0, #23
     e3e:	e621      	b.n	a84 <tcc_init+0x34>
			if (i >= ow_num) {
     e40:	2017      	movs	r0, #23
     e42:	e61f      	b.n	a84 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
     e44:	2017      	movs	r0, #23
     e46:	e61d      	b.n	a84 <tcc_init+0x34>
	return STATUS_OK;
     e48:	2000      	movs	r0, #0
     e4a:	e61b      	b.n	a84 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
     e4c:	2017      	movs	r0, #23
     e4e:	e619      	b.n	a84 <tcc_init+0x34>
     e50:	00020040 	.word	0x00020040
     e54:	00040080 	.word	0x00040080
     e58:	00080100 	.word	0x00080100

00000e5c <tcc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     e5c:	0092      	lsls	r2, r2, #2
     e5e:	1883      	adds	r3, r0, r2
     e60:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
     e62:	4b03      	ldr	r3, [pc, #12]	; (e70 <tcc_register_callback+0x14>)
     e64:	58d3      	ldr	r3, [r2, r3]
     e66:	6b42      	ldr	r2, [r0, #52]	; 0x34
     e68:	4313      	orrs	r3, r2
     e6a:	6343      	str	r3, [r0, #52]	; 0x34

	return STATUS_OK;
}
     e6c:	2000      	movs	r0, #0
     e6e:	4770      	bx	lr
     e70:	00004698 	.word	0x00004698

00000e74 <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
     e74:	b570      	push	{r4, r5, r6, lr}
     e76:	0004      	movs	r4, r0
     e78:	000d      	movs	r5, r1
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
     e7a:	6800      	ldr	r0, [r0, #0]
     e7c:	4b09      	ldr	r3, [pc, #36]	; (ea4 <tcc_enable_callback+0x30>)
     e7e:	4798      	blx	r3
	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
     e80:	4b09      	ldr	r3, [pc, #36]	; (ea8 <tcc_enable_callback+0x34>)
     e82:	5c1b      	ldrb	r3, [r3, r0]
     e84:	221f      	movs	r2, #31
     e86:	401a      	ands	r2, r3
     e88:	2301      	movs	r3, #1
     e8a:	4093      	lsls	r3, r2
     e8c:	4a07      	ldr	r2, [pc, #28]	; (eac <tcc_enable_callback+0x38>)
     e8e:	6013      	str	r3, [r2, #0]

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
     e90:	00ad      	lsls	r5, r5, #2
     e92:	4b07      	ldr	r3, [pc, #28]	; (eb0 <tcc_enable_callback+0x3c>)
     e94:	58ea      	ldr	r2, [r5, r3]
     e96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
     e98:	4313      	orrs	r3, r2
     e9a:	63a3      	str	r3, [r4, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
     e9c:	6823      	ldr	r3, [r4, #0]
     e9e:	629a      	str	r2, [r3, #40]	; 0x28
}
     ea0:	bd70      	pop	{r4, r5, r6, pc}
     ea2:	46c0      	nop			; (mov r8, r8)
     ea4:	000008d1 	.word	0x000008d1
     ea8:	000046c8 	.word	0x000046c8
     eac:	e000e100 	.word	0xe000e100
     eb0:	00004698 	.word	0x00004698

00000eb4 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
     eb6:	46c6      	mov	lr, r8
     eb8:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     eba:	0080      	lsls	r0, r0, #2
     ebc:	4b0e      	ldr	r3, [pc, #56]	; (ef8 <_tcc_interrupt_handler+0x44>)
     ebe:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     ec0:	683b      	ldr	r3, [r7, #0]
     ec2:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ec6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     ec8:	4013      	ands	r3, r2
     eca:	401e      	ands	r6, r3
     ecc:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     ece:	4b0b      	ldr	r3, [pc, #44]	; (efc <_tcc_interrupt_handler+0x48>)
     ed0:	4698      	mov	r8, r3
     ed2:	e002      	b.n	eda <_tcc_interrupt_handler+0x26>
     ed4:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     ed6:	2c30      	cmp	r4, #48	; 0x30
     ed8:	d00a      	beq.n	ef0 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     eda:	4643      	mov	r3, r8
     edc:	58e5      	ldr	r5, [r4, r3]
     ede:	4235      	tst	r5, r6
     ee0:	d0f8      	beq.n	ed4 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     ee2:	193b      	adds	r3, r7, r4
     ee4:	685b      	ldr	r3, [r3, #4]
     ee6:	0038      	movs	r0, r7
     ee8:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     eea:	683b      	ldr	r3, [r7, #0]
     eec:	62dd      	str	r5, [r3, #44]	; 0x2c
     eee:	e7f1      	b.n	ed4 <_tcc_interrupt_handler+0x20>
		}
	}
}
     ef0:	bc04      	pop	{r2}
     ef2:	4690      	mov	r8, r2
     ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ef6:	46c0      	nop			; (mov r8, r8)
     ef8:	2000011c 	.word	0x2000011c
     efc:	00004698 	.word	0x00004698

00000f00 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     f00:	b510      	push	{r4, lr}
     f02:	2000      	movs	r0, #0
     f04:	4b01      	ldr	r3, [pc, #4]	; (f0c <TCC0_Handler+0xc>)
     f06:	4798      	blx	r3
     f08:	bd10      	pop	{r4, pc}
     f0a:	46c0      	nop			; (mov r8, r8)
     f0c:	00000eb5 	.word	0x00000eb5

00000f10 <TCC1_Handler>:
     f10:	b510      	push	{r4, lr}
     f12:	2001      	movs	r0, #1
     f14:	4b01      	ldr	r3, [pc, #4]	; (f1c <TCC1_Handler+0xc>)
     f16:	4798      	blx	r3
     f18:	bd10      	pop	{r4, pc}
     f1a:	46c0      	nop			; (mov r8, r8)
     f1c:	00000eb5 	.word	0x00000eb5

00000f20 <TCC2_Handler>:
     f20:	b510      	push	{r4, lr}
     f22:	2002      	movs	r0, #2
     f24:	4b01      	ldr	r3, [pc, #4]	; (f2c <TCC2_Handler+0xc>)
     f26:	4798      	blx	r3
     f28:	bd10      	pop	{r4, pc}
     f2a:	46c0      	nop			; (mov r8, r8)
     f2c:	00000eb5 	.word	0x00000eb5

00000f30 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     f30:	b5f0      	push	{r4, r5, r6, r7, lr}
     f32:	46c6      	mov	lr, r8
     f34:	b500      	push	{lr}
     f36:	000c      	movs	r4, r1
     f38:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     f3a:	2800      	cmp	r0, #0
     f3c:	d10f      	bne.n	f5e <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
     f3e:	2a00      	cmp	r2, #0
     f40:	dd11      	ble.n	f66 <_read+0x36>
     f42:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     f44:	4e09      	ldr	r6, [pc, #36]	; (f6c <_read+0x3c>)
     f46:	4d0a      	ldr	r5, [pc, #40]	; (f70 <_read+0x40>)
     f48:	6830      	ldr	r0, [r6, #0]
     f4a:	0021      	movs	r1, r4
     f4c:	682b      	ldr	r3, [r5, #0]
     f4e:	4798      	blx	r3
		ptr++;
     f50:	3401      	adds	r4, #1
	for (; len > 0; --len) {
     f52:	42bc      	cmp	r4, r7
     f54:	d1f8      	bne.n	f48 <_read+0x18>
		nChars++;
	}
	return nChars;
}
     f56:	4640      	mov	r0, r8
     f58:	bc04      	pop	{r2}
     f5a:	4690      	mov	r8, r2
     f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
     f5e:	2301      	movs	r3, #1
     f60:	425b      	negs	r3, r3
     f62:	4698      	mov	r8, r3
     f64:	e7f7      	b.n	f56 <_read+0x26>
	for (; len > 0; --len) {
     f66:	4680      	mov	r8, r0
     f68:	e7f5      	b.n	f56 <_read+0x26>
     f6a:	46c0      	nop			; (mov r8, r8)
     f6c:	20000130 	.word	0x20000130
     f70:	20000128 	.word	0x20000128

00000f74 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     f74:	b5f0      	push	{r4, r5, r6, r7, lr}
     f76:	46c6      	mov	lr, r8
     f78:	b500      	push	{lr}
     f7a:	000e      	movs	r6, r1
     f7c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     f7e:	3801      	subs	r0, #1
     f80:	2802      	cmp	r0, #2
     f82:	d810      	bhi.n	fa6 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     f84:	2a00      	cmp	r2, #0
     f86:	d011      	beq.n	fac <_write+0x38>
     f88:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     f8a:	4b0c      	ldr	r3, [pc, #48]	; (fbc <_write+0x48>)
     f8c:	4698      	mov	r8, r3
     f8e:	4f0c      	ldr	r7, [pc, #48]	; (fc0 <_write+0x4c>)
     f90:	4643      	mov	r3, r8
     f92:	6818      	ldr	r0, [r3, #0]
     f94:	5d31      	ldrb	r1, [r6, r4]
     f96:	683b      	ldr	r3, [r7, #0]
     f98:	4798      	blx	r3
     f9a:	2800      	cmp	r0, #0
     f9c:	db08      	blt.n	fb0 <_write+0x3c>
			return -1;
		}
		++nChars;
     f9e:	3401      	adds	r4, #1
	for (; len != 0; --len) {
     fa0:	42a5      	cmp	r5, r4
     fa2:	d1f5      	bne.n	f90 <_write+0x1c>
     fa4:	e006      	b.n	fb4 <_write+0x40>
		return -1;
     fa6:	2401      	movs	r4, #1
     fa8:	4264      	negs	r4, r4
     faa:	e003      	b.n	fb4 <_write+0x40>
	for (; len != 0; --len) {
     fac:	0014      	movs	r4, r2
     fae:	e001      	b.n	fb4 <_write+0x40>
			return -1;
     fb0:	2401      	movs	r4, #1
     fb2:	4264      	negs	r4, r4
	}
	return nChars;
}
     fb4:	0020      	movs	r0, r4
     fb6:	bc04      	pop	{r2}
     fb8:	4690      	mov	r8, r2
     fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fbc:	20000130 	.word	0x20000130
     fc0:	2000012c 	.word	0x2000012c

00000fc4 <tcc_callback_to_relogio1ms>:
 * \param tcc_module 
 * \return none
 *
 */
void tcc_callback_to_relogio1ms( struct tcc_module *const module_inst){
	relogio++;
     fc4:	4a02      	ldr	r2, [pc, #8]	; (fd0 <tcc_callback_to_relogio1ms+0xc>)
     fc6:	6813      	ldr	r3, [r2, #0]
     fc8:	3301      	adds	r3, #1
     fca:	6013      	str	r3, [r2, #0]
}
     fcc:	4770      	bx	lr
     fce:	46c0      	nop			; (mov r8, r8)
     fd0:	20000210 	.word	0x20000210

00000fd4 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     fd4:	b570      	push	{r4, r5, r6, lr}
     fd6:	b082      	sub	sp, #8
     fd8:	0005      	movs	r5, r0
     fda:	000e      	movs	r6, r1
	uint16_t temp = 0;
     fdc:	2200      	movs	r2, #0
     fde:	466b      	mov	r3, sp
     fe0:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     fe2:	4c06      	ldr	r4, [pc, #24]	; (ffc <usart_serial_getchar+0x28>)
     fe4:	466b      	mov	r3, sp
     fe6:	1d99      	adds	r1, r3, #6
     fe8:	0028      	movs	r0, r5
     fea:	47a0      	blx	r4
     fec:	2800      	cmp	r0, #0
     fee:	d1f9      	bne.n	fe4 <usart_serial_getchar+0x10>

	*c = temp;
     ff0:	466b      	mov	r3, sp
     ff2:	3306      	adds	r3, #6
     ff4:	881b      	ldrh	r3, [r3, #0]
     ff6:	7033      	strb	r3, [r6, #0]
}
     ff8:	b002      	add	sp, #8
     ffa:	bd70      	pop	{r4, r5, r6, pc}
     ffc:	000018ed 	.word	0x000018ed

00001000 <usart_serial_putchar>:
{
    1000:	b570      	push	{r4, r5, r6, lr}
    1002:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    1004:	b28c      	uxth	r4, r1
    1006:	4e03      	ldr	r6, [pc, #12]	; (1014 <usart_serial_putchar+0x14>)
    1008:	0021      	movs	r1, r4
    100a:	0028      	movs	r0, r5
    100c:	47b0      	blx	r6
    100e:	2800      	cmp	r0, #0
    1010:	d1fa      	bne.n	1008 <usart_serial_putchar+0x8>
}
    1012:	bd70      	pop	{r4, r5, r6, pc}
    1014:	000018c1 	.word	0x000018c1

00001018 <extint_detection_callback2>:
void extint_detection_callback2(void){
    1018:	b510      	push	{r4, lr}
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    101a:	4b0b      	ldr	r3, [pc, #44]	; (1048 <extint_detection_callback2+0x30>)
    101c:	6a1b      	ldr	r3, [r3, #32]
	if(pin_state == true){
    101e:	061b      	lsls	r3, r3, #24
    1020:	d503      	bpl.n	102a <extint_detection_callback2+0x12>
		if(ciclom.situacao == RUNNING){
    1022:	4b0a      	ldr	r3, [pc, #40]	; (104c <extint_detection_callback2+0x34>)
    1024:	7f1b      	ldrb	r3, [r3, #28]
    1026:	2b02      	cmp	r3, #2
    1028:	d000      	beq.n	102c <extint_detection_callback2+0x14>
}
    102a:	bd10      	pop	{r4, pc}
			if(pulsos==0)
    102c:	4b08      	ldr	r3, [pc, #32]	; (1050 <extint_detection_callback2+0x38>)
    102e:	781b      	ldrb	r3, [r3, #0]
    1030:	2b00      	cmp	r3, #0
    1032:	d102      	bne.n	103a <extint_detection_callback2+0x22>
				relogio=0;
    1034:	2100      	movs	r1, #0
    1036:	4a07      	ldr	r2, [pc, #28]	; (1054 <extint_detection_callback2+0x3c>)
    1038:	6011      	str	r1, [r2, #0]
			pulsos++;
    103a:	3301      	adds	r3, #1
    103c:	4a04      	ldr	r2, [pc, #16]	; (1050 <extint_detection_callback2+0x38>)
    103e:	7013      	strb	r3, [r2, #0]
			printf("Pino alto\r\n");
    1040:	4805      	ldr	r0, [pc, #20]	; (1058 <extint_detection_callback2+0x40>)
    1042:	4b06      	ldr	r3, [pc, #24]	; (105c <extint_detection_callback2+0x44>)
    1044:	4798      	blx	r3
}
    1046:	e7f0      	b.n	102a <extint_detection_callback2+0x12>
    1048:	41004400 	.word	0x41004400
    104c:	200001e8 	.word	0x200001e8
    1050:	20000254 	.word	0x20000254
    1054:	20000210 	.word	0x20000210
    1058:	000046cc 	.word	0x000046cc
    105c:	0000358d 	.word	0x0000358d

00001060 <config_usarts>:
void config_usarts(void){
    1060:	b510      	push	{r4, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1062:	4b18      	ldr	r3, [pc, #96]	; (10c4 <config_usarts+0x64>)
    1064:	2280      	movs	r2, #128	; 0x80
    1066:	05d2      	lsls	r2, r2, #23
    1068:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    106a:	2200      	movs	r2, #0
    106c:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    106e:	21ff      	movs	r1, #255	; 0xff
    1070:	8119      	strh	r1, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    1072:	2100      	movs	r1, #0
    1074:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1076:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    1078:	2096      	movs	r0, #150	; 0x96
    107a:	0180      	lsls	r0, r0, #6
    107c:	6218      	str	r0, [r3, #32]
	config->receiver_enable  = true;
    107e:	2001      	movs	r0, #1
    1080:	2424      	movs	r4, #36	; 0x24
    1082:	5518      	strb	r0, [r3, r4]
	config->transmitter_enable = true;
    1084:	3401      	adds	r4, #1
    1086:	5518      	strb	r0, [r3, r4]
	config->clock_polarity_inverted = false;
    1088:	3025      	adds	r0, #37	; 0x25
    108a:	541a      	strb	r2, [r3, r0]
	config->use_external_clock = false;
    108c:	3001      	adds	r0, #1
    108e:	541a      	strb	r2, [r3, r0]
	config->ext_clock_freq   = 0;
    1090:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1092:	3005      	adds	r0, #5
    1094:	541a      	strb	r2, [r3, r0]
	config->generator_source = GCLK_GENERATOR_0;
    1096:	3001      	adds	r0, #1
    1098:	541a      	strb	r2, [r3, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    109a:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    109c:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    109e:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    10a0:	7619      	strb	r1, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    10a2:	7719      	strb	r1, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    10a4:	7659      	strb	r1, [r3, #25]
	config->receive_pulse_length                    = 19;
    10a6:	2213      	movs	r2, #19
    10a8:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    10aa:	7759      	strb	r1, [r3, #29]
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    10ac:	2280      	movs	r2, #128	; 0x80
    10ae:	0352      	lsls	r2, r2, #13
    10b0:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    10b2:	4a05      	ldr	r2, [pc, #20]	; (10c8 <config_usarts+0x68>)
    10b4:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    10b6:	4a05      	ldr	r2, [pc, #20]	; (10cc <config_usarts+0x6c>)
    10b8:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    10ba:	2201      	movs	r2, #1
    10bc:	4252      	negs	r2, r2
    10be:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    10c0:	63da      	str	r2, [r3, #60]	; 0x3c
}
    10c2:	bd10      	pop	{r4, pc}
    10c4:	20000168 	.word	0x20000168
    10c8:	00040003 	.word	0x00040003
    10cc:	00050003 	.word	0x00050003

000010d0 <init_usart>:
void init_usart(void){
    10d0:	b570      	push	{r4, r5, r6, lr}
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    10d2:	4c15      	ldr	r4, [pc, #84]	; (1128 <init_usart+0x58>)
    10d4:	4b15      	ldr	r3, [pc, #84]	; (112c <init_usart+0x5c>)
    10d6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    10d8:	4a15      	ldr	r2, [pc, #84]	; (1130 <init_usart+0x60>)
    10da:	4b16      	ldr	r3, [pc, #88]	; (1134 <init_usart+0x64>)
    10dc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    10de:	4a16      	ldr	r2, [pc, #88]	; (1138 <init_usart+0x68>)
    10e0:	4b16      	ldr	r3, [pc, #88]	; (113c <init_usart+0x6c>)
    10e2:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    10e4:	4a16      	ldr	r2, [pc, #88]	; (1140 <init_usart+0x70>)
    10e6:	4917      	ldr	r1, [pc, #92]	; (1144 <init_usart+0x74>)
    10e8:	0020      	movs	r0, r4
    10ea:	4b17      	ldr	r3, [pc, #92]	; (1148 <init_usart+0x78>)
    10ec:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    10ee:	4e17      	ldr	r6, [pc, #92]	; (114c <init_usart+0x7c>)
    10f0:	6833      	ldr	r3, [r6, #0]
    10f2:	6898      	ldr	r0, [r3, #8]
    10f4:	2100      	movs	r1, #0
    10f6:	4d16      	ldr	r5, [pc, #88]	; (1150 <init_usart+0x80>)
    10f8:	47a8      	blx	r5
	setbuf(stdin, NULL);
    10fa:	6833      	ldr	r3, [r6, #0]
    10fc:	6858      	ldr	r0, [r3, #4]
    10fe:	2100      	movs	r1, #0
    1100:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1102:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1104:	0028      	movs	r0, r5
    1106:	4b13      	ldr	r3, [pc, #76]	; (1154 <init_usart+0x84>)
    1108:	4798      	blx	r3
    110a:	231f      	movs	r3, #31
    110c:	4018      	ands	r0, r3
    110e:	3b1e      	subs	r3, #30
    1110:	4083      	lsls	r3, r0
    1112:	4a11      	ldr	r2, [pc, #68]	; (1158 <init_usart+0x88>)
    1114:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1116:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    1118:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    111a:	2b00      	cmp	r3, #0
    111c:	d1fc      	bne.n	1118 <init_usart+0x48>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    111e:	682b      	ldr	r3, [r5, #0]
    1120:	2202      	movs	r2, #2
    1122:	4313      	orrs	r3, r2
    1124:	602b      	str	r3, [r5, #0]
}
    1126:	bd70      	pop	{r4, r5, r6, pc}
    1128:	20000134 	.word	0x20000134
    112c:	20000130 	.word	0x20000130
    1130:	00001001 	.word	0x00001001
    1134:	2000012c 	.word	0x2000012c
    1138:	00000fd5 	.word	0x00000fd5
    113c:	20000128 	.word	0x20000128
    1140:	20000168 	.word	0x20000168
    1144:	42000800 	.word	0x42000800
    1148:	0000157d 	.word	0x0000157d
    114c:	20000004 	.word	0x20000004
    1150:	000035a1 	.word	0x000035a1
    1154:	00001b31 	.word	0x00001b31
    1158:	e000e100 	.word	0xe000e100

0000115c <init_ciclo>:
	ciclo->currentSpeed = 0;
    115c:	2200      	movs	r2, #0
    115e:	60c2      	str	r2, [r0, #12]
	ciclo->endTime = 0;
    1160:	2300      	movs	r3, #0
    1162:	6183      	str	r3, [r0, #24]
	ciclo->maxSpeed = 0;
    1164:	6082      	str	r2, [r0, #8]
	ciclo->startTime = 0;
    1166:	6043      	str	r3, [r0, #4]
	ciclo->tamRoda = 0;
    1168:	6002      	str	r2, [r0, #0]
	ciclo->travelled = 0;
    116a:	6142      	str	r2, [r0, #20]
	ciclo->contador = 0;
    116c:	8483      	strh	r3, [r0, #36]	; 0x24
	ciclo->lastTime = 0;
    116e:	6203      	str	r3, [r0, #32]
	ciclo->situacao = READY;
    1170:	3303      	adds	r3, #3
    1172:	7703      	strb	r3, [r0, #28]
}
    1174:	4770      	bx	lr
	...

00001178 <getSpeed>:
void getSpeed(uint32_t final_time, ciclometro *ciclo, uint16_t contador){
    1178:	b5f0      	push	{r4, r5, r6, r7, lr}
    117a:	46c6      	mov	lr, r8
    117c:	b500      	push	{lr}
    117e:	b082      	sub	sp, #8
    1180:	0005      	movs	r5, r0
    1182:	000c      	movs	r4, r1
    1184:	0016      	movs	r6, r2
		float speed = (((ciclo->tamRoda*(contador-ciclo->contador))*intervalo/10)*36000)/2; /**< em km/h*/
    1186:	680b      	ldr	r3, [r1, #0]
    1188:	9300      	str	r3, [sp, #0]
    118a:	8c88      	ldrh	r0, [r1, #36]	; 0x24
    118c:	1a10      	subs	r0, r2, r0
    118e:	4b1c      	ldr	r3, [pc, #112]	; (1200 <getSpeed+0x88>)
    1190:	4798      	blx	r3
    1192:	4f1c      	ldr	r7, [pc, #112]	; (1204 <getSpeed+0x8c>)
    1194:	9900      	ldr	r1, [sp, #0]
    1196:	47b8      	blx	r7
    1198:	9001      	str	r0, [sp, #4]
		uint32_t intervalo = final_time - ciclo->lastTime; /**<intervalo de tempo de uma volta completa da roda. */
    119a:	6a23      	ldr	r3, [r4, #32]
    119c:	1ae8      	subs	r0, r5, r3
		float speed = (((ciclo->tamRoda*(contador-ciclo->contador))*intervalo/10)*36000)/2; /**< em km/h*/
    119e:	4b1a      	ldr	r3, [pc, #104]	; (1208 <getSpeed+0x90>)
    11a0:	4798      	blx	r3
    11a2:	1c01      	adds	r1, r0, #0
    11a4:	9801      	ldr	r0, [sp, #4]
    11a6:	47b8      	blx	r7
    11a8:	4918      	ldr	r1, [pc, #96]	; (120c <getSpeed+0x94>)
    11aa:	4b19      	ldr	r3, [pc, #100]	; (1210 <getSpeed+0x98>)
    11ac:	4798      	blx	r3
    11ae:	4919      	ldr	r1, [pc, #100]	; (1214 <getSpeed+0x9c>)
    11b0:	47b8      	blx	r7
    11b2:	21fc      	movs	r1, #252	; 0xfc
    11b4:	0589      	lsls	r1, r1, #22
    11b6:	47b8      	blx	r7
    11b8:	1c07      	adds	r7, r0, #0
		ciclo->contador = contador;
    11ba:	84a6      	strh	r6, [r4, #36]	; 0x24
		ciclo->lastTime = final_time;
    11bc:	6225      	str	r5, [r4, #32]
		if(ciclo->maxSpeed < speed){
    11be:	68a1      	ldr	r1, [r4, #8]
    11c0:	4b15      	ldr	r3, [pc, #84]	; (1218 <getSpeed+0xa0>)
    11c2:	4798      	blx	r3
    11c4:	2800      	cmp	r0, #0
    11c6:	d000      	beq.n	11ca <getSpeed+0x52>
			ciclo->maxSpeed = speed;
    11c8:	60a7      	str	r7, [r4, #8]
		ciclo->travelled +=(ciclo->tamRoda/1000); /**< em km*/
    11ca:	4b11      	ldr	r3, [pc, #68]	; (1210 <getSpeed+0x98>)
    11cc:	4698      	mov	r8, r3
    11ce:	4913      	ldr	r1, [pc, #76]	; (121c <getSpeed+0xa4>)
    11d0:	9800      	ldr	r0, [sp, #0]
    11d2:	4798      	blx	r3
    11d4:	6961      	ldr	r1, [r4, #20]
    11d6:	4b12      	ldr	r3, [pc, #72]	; (1220 <getSpeed+0xa8>)
    11d8:	4798      	blx	r3
    11da:	1c06      	adds	r6, r0, #0
    11dc:	6160      	str	r0, [r4, #20]
		ciclo->currentSpeed = speed;
    11de:	60e7      	str	r7, [r4, #12]
		intervalo = final_time - ciclo->startTime; /**< Intervalo total da seo atual. */
    11e0:	6863      	ldr	r3, [r4, #4]
    11e2:	1ae8      	subs	r0, r5, r3
		med = (ciclo->travelled/intervalo)*3600000; /**< 3600*1000 (segundo em uma hora)*1000 - de ms para s. */
    11e4:	4b08      	ldr	r3, [pc, #32]	; (1208 <getSpeed+0x90>)
    11e6:	4798      	blx	r3
    11e8:	1c01      	adds	r1, r0, #0
    11ea:	1c30      	adds	r0, r6, #0
    11ec:	47c0      	blx	r8
    11ee:	490d      	ldr	r1, [pc, #52]	; (1224 <getSpeed+0xac>)
    11f0:	4b04      	ldr	r3, [pc, #16]	; (1204 <getSpeed+0x8c>)
    11f2:	4798      	blx	r3
		ciclo->medSpeed = med;	
    11f4:	6120      	str	r0, [r4, #16]
}
    11f6:	b002      	add	sp, #8
    11f8:	bc04      	pop	{r2}
    11fa:	4690      	mov	r8, r2
    11fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11fe:	46c0      	nop			; (mov r8, r8)
    1200:	000032d9 	.word	0x000032d9
    1204:	00002d21 	.word	0x00002d21
    1208:	00003379 	.word	0x00003379
    120c:	41200000 	.word	0x41200000
    1210:	00002941 	.word	0x00002941
    1214:	470ca000 	.word	0x470ca000
    1218:	00002571 	.word	0x00002571
    121c:	447a0000 	.word	0x447a0000
    1220:	0000261d 	.word	0x0000261d
    1224:	4a5bba00 	.word	0x4a5bba00

00001228 <sendValues>:
void sendValues(ciclometro *ciclo){
    1228:	b5f0      	push	{r4, r5, r6, r7, lr}
    122a:	46ce      	mov	lr, r9
    122c:	4647      	mov	r7, r8
    122e:	b580      	push	{r7, lr}
    1230:	b083      	sub	sp, #12
    1232:	0004      	movs	r4, r0
		(uint16_t) (ciclo->medSpeed*100),(uint16_t) (ciclo->travelled*1000), ciclo->situacao);
    1234:	4e12      	ldr	r6, [pc, #72]	; (1280 <sendValues+0x58>)
    1236:	4913      	ldr	r1, [pc, #76]	; (1284 <sendValues+0x5c>)
    1238:	6900      	ldr	r0, [r0, #16]
    123a:	47b0      	blx	r6
    123c:	4d12      	ldr	r5, [pc, #72]	; (1288 <sendValues+0x60>)
    123e:	47a8      	blx	r5
	printf("%d,%d,%d,%d,%d\r\n", (uint16_t) (ciclo->currentSpeed*100), (uint16_t) (ciclo->maxSpeed*100),
    1240:	b283      	uxth	r3, r0
    1242:	4699      	mov	r9, r3
    1244:	490f      	ldr	r1, [pc, #60]	; (1284 <sendValues+0x5c>)
    1246:	68a0      	ldr	r0, [r4, #8]
    1248:	47b0      	blx	r6
    124a:	47a8      	blx	r5
    124c:	b283      	uxth	r3, r0
    124e:	4698      	mov	r8, r3
    1250:	490c      	ldr	r1, [pc, #48]	; (1284 <sendValues+0x5c>)
    1252:	68e0      	ldr	r0, [r4, #12]
    1254:	47b0      	blx	r6
    1256:	47a8      	blx	r5
    1258:	b287      	uxth	r7, r0
    125a:	7f23      	ldrb	r3, [r4, #28]
    125c:	9301      	str	r3, [sp, #4]
		(uint16_t) (ciclo->medSpeed*100),(uint16_t) (ciclo->travelled*1000), ciclo->situacao);
    125e:	490b      	ldr	r1, [pc, #44]	; (128c <sendValues+0x64>)
    1260:	6960      	ldr	r0, [r4, #20]
    1262:	47b0      	blx	r6
    1264:	47a8      	blx	r5
	printf("%d,%d,%d,%d,%d\r\n", (uint16_t) (ciclo->currentSpeed*100), (uint16_t) (ciclo->maxSpeed*100),
    1266:	b280      	uxth	r0, r0
    1268:	9000      	str	r0, [sp, #0]
    126a:	464b      	mov	r3, r9
    126c:	4642      	mov	r2, r8
    126e:	0039      	movs	r1, r7
    1270:	4807      	ldr	r0, [pc, #28]	; (1290 <sendValues+0x68>)
    1272:	4c08      	ldr	r4, [pc, #32]	; (1294 <sendValues+0x6c>)
    1274:	47a0      	blx	r4
}
    1276:	b003      	add	sp, #12
    1278:	bc0c      	pop	{r2, r3}
    127a:	4690      	mov	r8, r2
    127c:	4699      	mov	r9, r3
    127e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1280:	00002d21 	.word	0x00002d21
    1284:	42c80000 	.word	0x42c80000
    1288:	000025ed 	.word	0x000025ed
    128c:	447a0000 	.word	0x447a0000
    1290:	000046d8 	.word	0x000046d8
    1294:	00003499 	.word	0x00003499

00001298 <extint_detection_callback>:
void extint_detection_callback(void){
    1298:	b510      	push	{r4, lr}
    129a:	4b15      	ldr	r3, [pc, #84]	; (12f0 <extint_detection_callback+0x58>)
    129c:	6a1b      	ldr	r3, [r3, #32]
	if(pin_state2 == true){
    129e:	00db      	lsls	r3, r3, #3
    12a0:	d50b      	bpl.n	12ba <extint_detection_callback+0x22>
		switch(ciclom.situacao){
    12a2:	4b14      	ldr	r3, [pc, #80]	; (12f4 <extint_detection_callback+0x5c>)
    12a4:	7f1b      	ldrb	r3, [r3, #28]
    12a6:	2b02      	cmp	r3, #2
    12a8:	d011      	beq.n	12ce <extint_detection_callback+0x36>
    12aa:	2b03      	cmp	r3, #3
    12ac:	d006      	beq.n	12bc <extint_detection_callback+0x24>
    12ae:	2b01      	cmp	r3, #1
    12b0:	d013      	beq.n	12da <extint_detection_callback+0x42>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    12b2:	2280      	movs	r2, #128	; 0x80
    12b4:	0312      	lsls	r2, r2, #12
    12b6:	4b0e      	ldr	r3, [pc, #56]	; (12f0 <extint_detection_callback+0x58>)
    12b8:	61da      	str	r2, [r3, #28]
}
    12ba:	bd10      	pop	{r4, pc}
				pulsos=0;
    12bc:	2200      	movs	r2, #0
    12be:	4b0e      	ldr	r3, [pc, #56]	; (12f8 <extint_detection_callback+0x60>)
    12c0:	701a      	strb	r2, [r3, #0]
				ciclom.situacao = RUNNING;
    12c2:	480c      	ldr	r0, [pc, #48]	; (12f4 <extint_detection_callback+0x5c>)
    12c4:	2302      	movs	r3, #2
    12c6:	7703      	strb	r3, [r0, #28]
				sendValues(&ciclom);
    12c8:	4b0c      	ldr	r3, [pc, #48]	; (12fc <extint_detection_callback+0x64>)
    12ca:	4798      	blx	r3
			break;
    12cc:	e7f1      	b.n	12b2 <extint_detection_callback+0x1a>
				ciclom.situacao = STOPPED;
    12ce:	4809      	ldr	r0, [pc, #36]	; (12f4 <extint_detection_callback+0x5c>)
    12d0:	2301      	movs	r3, #1
    12d2:	7703      	strb	r3, [r0, #28]
				sendValues(&ciclom);
    12d4:	4b09      	ldr	r3, [pc, #36]	; (12fc <extint_detection_callback+0x64>)
    12d6:	4798      	blx	r3
			break;
    12d8:	e7eb      	b.n	12b2 <extint_detection_callback+0x1a>
				init_ciclo(&ciclom);
    12da:	4c06      	ldr	r4, [pc, #24]	; (12f4 <extint_detection_callback+0x5c>)
    12dc:	0020      	movs	r0, r4
    12de:	4b08      	ldr	r3, [pc, #32]	; (1300 <extint_detection_callback+0x68>)
    12e0:	4798      	blx	r3
				pulsos = 0;
    12e2:	2200      	movs	r2, #0
    12e4:	4b04      	ldr	r3, [pc, #16]	; (12f8 <extint_detection_callback+0x60>)
    12e6:	701a      	strb	r2, [r3, #0]
				sendValues(&ciclom);
    12e8:	0020      	movs	r0, r4
    12ea:	4b04      	ldr	r3, [pc, #16]	; (12fc <extint_detection_callback+0x64>)
    12ec:	4798      	blx	r3
			break;
    12ee:	e7e0      	b.n	12b2 <extint_detection_callback+0x1a>
    12f0:	41004400 	.word	0x41004400
    12f4:	200001e8 	.word	0x200001e8
    12f8:	20000254 	.word	0x20000254
    12fc:	00001229 	.word	0x00001229
    1300:	0000115d 	.word	0x0000115d

00001304 <tcc_callback_to_sendValues>:
 *	
 * \param tcc_module 
 * \return none
 *
 */
void tcc_callback_to_sendValues( struct tcc_module *const module_inst){
    1304:	b510      	push	{r4, lr}
	sendValues(&ciclom);
    1306:	4802      	ldr	r0, [pc, #8]	; (1310 <tcc_callback_to_sendValues+0xc>)
    1308:	4b02      	ldr	r3, [pc, #8]	; (1314 <tcc_callback_to_sendValues+0x10>)
    130a:	4798      	blx	r3
}
    130c:	bd10      	pop	{r4, pc}
    130e:	46c0      	nop			; (mov r8, r8)
    1310:	200001e8 	.word	0x200001e8
    1314:	00001229 	.word	0x00001229

00001318 <configure_extint_channel>:
void configure_extint_channel(void){
    1318:	b5f0      	push	{r4, r5, r6, r7, lr}
    131a:	b087      	sub	sp, #28
	extint_chan_get_config_defaults(&config_extint_chan);
    131c:	ac03      	add	r4, sp, #12
    131e:	0020      	movs	r0, r4
    1320:	4d0c      	ldr	r5, [pc, #48]	; (1354 <configure_extint_channel+0x3c>)
    1322:	47a8      	blx	r5
	extint_chan_get_config_defaults(&config_extint_chan2);
    1324:	4668      	mov	r0, sp
    1326:	47a8      	blx	r5
	config_extint_chan.gpio_pin           = BUTTON_0_EIC_PIN;	 //BUTTON_0_EIC_PIN;
    1328:	231c      	movs	r3, #28
    132a:	9303      	str	r3, [sp, #12]
	config_extint_chan.gpio_pin_mux       = BUTTON_0_EIC_MUX;   //BUTTON_0_EIC_MUX;
    132c:	2700      	movs	r7, #0
    132e:	6067      	str	r7, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_UP;
    1330:	2501      	movs	r5, #1
    1332:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    1334:	72e5      	strb	r5, [r4, #11]
	extint_chan_set_config(BUTTON_0_EIC_LINE, &config_extint_chan);
    1336:	0021      	movs	r1, r4
    1338:	2008      	movs	r0, #8
    133a:	4e07      	ldr	r6, [pc, #28]	; (1358 <configure_extint_channel+0x40>)
    133c:	47b0      	blx	r6
	config_extint_chan2.gpio_pin           = PIN_PA07A_EIC_EXTINT7;	 //BUTTON_0_EIC_PIN;
    133e:	2307      	movs	r3, #7
    1340:	9300      	str	r3, [sp, #0]
	config_extint_chan2.gpio_pin_mux       = MUX_PA07A_EIC_EXTINT7;   //BUTTON_0_EIC_MUX;
    1342:	9701      	str	r7, [sp, #4]
	config_extint_chan2.gpio_pin_pull      = EXTINT_PULL_UP;
    1344:	466b      	mov	r3, sp
    1346:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    1348:	72e5      	strb	r5, [r4, #11]
	extint_chan_set_config(USB_VBUS_EIC_LINE, &config_extint_chan2);
    134a:	4669      	mov	r1, sp
    134c:	2007      	movs	r0, #7
    134e:	47b0      	blx	r6
}
    1350:	b007      	add	sp, #28
    1352:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1354:	00000239 	.word	0x00000239
    1358:	0000024d 	.word	0x0000024d

0000135c <configure_extint_callbacks>:
void configure_extint_callbacks(void){
    135c:	b570      	push	{r4, r5, r6, lr}
	extint_register_callback(extint_detection_callback, BUTTON_0_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
    135e:	2200      	movs	r2, #0
    1360:	2108      	movs	r1, #8
    1362:	4807      	ldr	r0, [pc, #28]	; (1380 <configure_extint_callbacks+0x24>)
    1364:	4d07      	ldr	r5, [pc, #28]	; (1384 <configure_extint_callbacks+0x28>)
    1366:	47a8      	blx	r5
	extint_chan_enable_callback(BUTTON_0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    1368:	2100      	movs	r1, #0
    136a:	2008      	movs	r0, #8
    136c:	4c06      	ldr	r4, [pc, #24]	; (1388 <configure_extint_callbacks+0x2c>)
    136e:	47a0      	blx	r4
	extint_register_callback(extint_detection_callback2, USB_VBUS_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
    1370:	2200      	movs	r2, #0
    1372:	2107      	movs	r1, #7
    1374:	4805      	ldr	r0, [pc, #20]	; (138c <configure_extint_callbacks+0x30>)
    1376:	47a8      	blx	r5
	extint_chan_enable_callback(USB_VBUS_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    1378:	2100      	movs	r1, #0
    137a:	2007      	movs	r0, #7
    137c:	47a0      	blx	r4
}
    137e:	bd70      	pop	{r4, r5, r6, pc}
    1380:	00001299 	.word	0x00001299
    1384:	00000115 	.word	0x00000115
    1388:	00000141 	.word	0x00000141
    138c:	00001019 	.word	0x00001019

00001390 <configure_tcc>:
  *		Cada ciclo representa 0,5ms
 * \param none 
 * \return none
 *
 */
void configure_tcc(void){
    1390:	b570      	push	{r4, r5, r6, lr}
    1392:	b0aa      	sub	sp, #168	; 0xa8

	struct tcc_config config_tcc;

	tcc_get_config_defaults(&config_tcc, TCC0);
    1394:	4e11      	ldr	r6, [pc, #68]	; (13dc <configure_tcc+0x4c>)
    1396:	ac01      	add	r4, sp, #4
    1398:	0031      	movs	r1, r6
    139a:	0020      	movs	r0, r4
    139c:	4b10      	ldr	r3, [pc, #64]	; (13e0 <configure_tcc+0x50>)
    139e:	4798      	blx	r3

	config_tcc.counter.clock_source = GCLK_GENERATOR_1;
    13a0:	2301      	movs	r3, #1
    13a2:	72a3      	strb	r3, [r4, #10]
	config_tcc.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
    13a4:	3304      	adds	r3, #4
    13a6:	72e3      	strb	r3, [r4, #11]
	config_tcc.counter.period =   2000;
    13a8:	23fa      	movs	r3, #250	; 0xfa
    13aa:	00db      	lsls	r3, r3, #3
    13ac:	6063      	str	r3, [r4, #4]
	config_tcc.compare.match[0] =  2; /**< para disparar o relogio. */
    13ae:	2302      	movs	r3, #2
    13b0:	61e3      	str	r3, [r4, #28]
	config_tcc.compare.match[1] =  1000; /**< para disparar o envio das medies. */
    13b2:	23fa      	movs	r3, #250	; 0xfa
    13b4:	009b      	lsls	r3, r3, #2
    13b6:	6223      	str	r3, [r4, #32]

	tcc_init(&tcc_instance, TCC0, &config_tcc);
    13b8:	4d0a      	ldr	r5, [pc, #40]	; (13e4 <configure_tcc+0x54>)
    13ba:	0022      	movs	r2, r4
    13bc:	0031      	movs	r1, r6
    13be:	0028      	movs	r0, r5
    13c0:	4b09      	ldr	r3, [pc, #36]	; (13e8 <configure_tcc+0x58>)
    13c2:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    13c4:	682a      	ldr	r2, [r5, #0]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    13c6:	2102      	movs	r1, #2
    13c8:	6893      	ldr	r3, [r2, #8]
    13ca:	4219      	tst	r1, r3
    13cc:	d1fc      	bne.n	13c8 <configure_tcc+0x38>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    13ce:	6813      	ldr	r3, [r2, #0]
    13d0:	2102      	movs	r1, #2
    13d2:	430b      	orrs	r3, r1
    13d4:	6013      	str	r3, [r2, #0]
	
	tcc_enable(&tcc_instance);/**< Ativa o mdulo TCC. */
}
    13d6:	b02a      	add	sp, #168	; 0xa8
    13d8:	bd70      	pop	{r4, r5, r6, pc}
    13da:	46c0      	nop			; (mov r8, r8)
    13dc:	42002000 	.word	0x42002000
    13e0:	00000905 	.word	0x00000905
    13e4:	200001a8 	.word	0x200001a8
    13e8:	00000a51 	.word	0x00000a51

000013ec <configure_tcc_callbacks>:
 *
 * \param none 
 * \return none
 *
 */
void configure_tcc_callbacks(void){
    13ec:	b570      	push	{r4, r5, r6, lr}

	tcc_register_callback(&tcc_instance, tcc_callback_to_relogio1ms, TCC_CALLBACK_CHANNEL_0);
    13ee:	4c09      	ldr	r4, [pc, #36]	; (1414 <configure_tcc_callbacks+0x28>)
    13f0:	2208      	movs	r2, #8
    13f2:	4909      	ldr	r1, [pc, #36]	; (1418 <configure_tcc_callbacks+0x2c>)
    13f4:	0020      	movs	r0, r4
    13f6:	4d09      	ldr	r5, [pc, #36]	; (141c <configure_tcc_callbacks+0x30>)
    13f8:	47a8      	blx	r5
	tcc_register_callback(&tcc_instance, tcc_callback_to_sendValues, TCC_CALLBACK_CHANNEL_1);
    13fa:	2209      	movs	r2, #9
    13fc:	4908      	ldr	r1, [pc, #32]	; (1420 <configure_tcc_callbacks+0x34>)
    13fe:	0020      	movs	r0, r4
    1400:	47a8      	blx	r5
	
	tcc_enable_callback(&tcc_instance, TCC_CALLBACK_CHANNEL_0); /**< Ativa a chamada do canal 0. */
    1402:	2108      	movs	r1, #8
    1404:	0020      	movs	r0, r4
    1406:	4d07      	ldr	r5, [pc, #28]	; (1424 <configure_tcc_callbacks+0x38>)
    1408:	47a8      	blx	r5
	tcc_enable_callback(&tcc_instance, TCC_CALLBACK_CHANNEL_1); /**< Ativa a chamada do canal 1. */
    140a:	2109      	movs	r1, #9
    140c:	0020      	movs	r0, r4
    140e:	47a8      	blx	r5
}
    1410:	bd70      	pop	{r4, r5, r6, pc}
    1412:	46c0      	nop			; (mov r8, r8)
    1414:	200001a8 	.word	0x200001a8
    1418:	00000fc5 	.word	0x00000fc5
    141c:	00000e5d 	.word	0x00000e5d
    1420:	00001305 	.word	0x00001305
    1424:	00000e75 	.word	0x00000e75

00001428 <lerMemDados>:
 *	startTime, lastTime, situacao, contadore situacao.
 * \param ciclometro *ciclo
 * \return none
 *
 */
void lerMemDados(ciclometro *ciclo){
    1428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    142a:	0006      	movs	r6, r0
	do{
		error_code = nvm_read_buffer(
    142c:	4d1c      	ldr	r5, [pc, #112]	; (14a0 <lerMemDados+0x78>)
    142e:	4f1d      	ldr	r7, [pc, #116]	; (14a4 <lerMemDados+0x7c>)
    1430:	4c1d      	ldr	r4, [pc, #116]	; (14a8 <lerMemDados+0x80>)
    1432:	2240      	movs	r2, #64	; 0x40
    1434:	0029      	movs	r1, r5
    1436:	20c8      	movs	r0, #200	; 0xc8
    1438:	01c0      	lsls	r0, r0, #7
    143a:	47b8      	blx	r7
    143c:	7020      	strb	r0, [r4, #0]
		100 * NVMCTRL_ROW_PAGES * NVMCTRL_PAGE_SIZE,
		page_buffer, NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    143e:	2805      	cmp	r0, #5
    1440:	d0f7      	beq.n	1432 <lerMemDados+0xa>
    1442:	4b17      	ldr	r3, [pc, #92]	; (14a0 <lerMemDados+0x78>)
    1444:	0019      	movs	r1, r3
    1446:	3140      	adds	r1, #64	; 0x40
	
	for (uint32_t i = 0; i < NVMCTRL_PAGE_SIZE; i++) {
		if(page_buffer[i] == 255)
			page_buffer[i] = 0;
    1448:	2000      	movs	r0, #0
    144a:	e002      	b.n	1452 <lerMemDados+0x2a>
    144c:	3301      	adds	r3, #1
	for (uint32_t i = 0; i < NVMCTRL_PAGE_SIZE; i++) {
    144e:	428b      	cmp	r3, r1
    1450:	d004      	beq.n	145c <lerMemDados+0x34>
		if(page_buffer[i] == 255)
    1452:	781a      	ldrb	r2, [r3, #0]
    1454:	2aff      	cmp	r2, #255	; 0xff
    1456:	d1f9      	bne.n	144c <lerMemDados+0x24>
			page_buffer[i] = 0;
    1458:	7018      	strb	r0, [r3, #0]
    145a:	e7f7      	b.n	144c <lerMemDados+0x24>
	}
	uint8_t i = 0;
	ciclo->maxSpeed = (float)page_buffer[i++]/100;
    145c:	4c10      	ldr	r4, [pc, #64]	; (14a0 <lerMemDados+0x78>)
    145e:	7820      	ldrb	r0, [r4, #0]
    1460:	4f12      	ldr	r7, [pc, #72]	; (14ac <lerMemDados+0x84>)
    1462:	47b8      	blx	r7
    1464:	4d12      	ldr	r5, [pc, #72]	; (14b0 <lerMemDados+0x88>)
    1466:	4913      	ldr	r1, [pc, #76]	; (14b4 <lerMemDados+0x8c>)
    1468:	47a8      	blx	r5
    146a:	60b0      	str	r0, [r6, #8]
	ciclo->medSpeed = (float)page_buffer[i++]/100;
    146c:	7860      	ldrb	r0, [r4, #1]
    146e:	47b8      	blx	r7
    1470:	4910      	ldr	r1, [pc, #64]	; (14b4 <lerMemDados+0x8c>)
    1472:	47a8      	blx	r5
    1474:	6130      	str	r0, [r6, #16]
	ciclo->tamRoda = (float)page_buffer[i++]/10000;
    1476:	78a0      	ldrb	r0, [r4, #2]
    1478:	47b8      	blx	r7
    147a:	490f      	ldr	r1, [pc, #60]	; (14b8 <lerMemDados+0x90>)
    147c:	47a8      	blx	r5
    147e:	6030      	str	r0, [r6, #0]
	ciclo->travelled = (float)page_buffer[i++]/1000;
    1480:	78e0      	ldrb	r0, [r4, #3]
    1482:	47b8      	blx	r7
    1484:	490d      	ldr	r1, [pc, #52]	; (14bc <lerMemDados+0x94>)
    1486:	47a8      	blx	r5
    1488:	6170      	str	r0, [r6, #20]
	ciclo->startTime = page_buffer[i++];
    148a:	7923      	ldrb	r3, [r4, #4]
    148c:	6073      	str	r3, [r6, #4]
	ciclo->lastTime = page_buffer[i++];
    148e:	7963      	ldrb	r3, [r4, #5]
    1490:	6233      	str	r3, [r6, #32]
	ciclo->situacao = page_buffer[i++];
    1492:	79a3      	ldrb	r3, [r4, #6]
    1494:	7733      	strb	r3, [r6, #28]
	ciclo->contador = 0;
    1496:	2300      	movs	r3, #0
    1498:	84b3      	strh	r3, [r6, #36]	; 0x24
	ciclo->currentSpeed = 0;
    149a:	2300      	movs	r3, #0
    149c:	60f3      	str	r3, [r6, #12]
	if(ciclo->tamRoda <1){
		/**< Calcula e atualiza o tamanho da roda. */
		getCircunferencia(DIAMETRO_RODA, &ciclo);
	}
}
    149e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    14a0:	20000214 	.word	0x20000214
    14a4:	00000495 	.word	0x00000495
    14a8:	20000255 	.word	0x20000255
    14ac:	00003379 	.word	0x00003379
    14b0:	00002941 	.word	0x00002941
    14b4:	42c80000 	.word	0x42c80000
    14b8:	461c4000 	.word	0x461c4000
    14bc:	447a0000 	.word	0x447a0000

000014c0 <gravaMemDados>:
 *	startTime, lastTime, situacao, contadore situacao.
 * \param ciclometro *ciclo
 * \return none
 *
 */
void gravaMemDados(ciclometro *ciclo){
    14c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    14c2:	0007      	movs	r7, r0
	/**< Limpa a memria antes de gravar. */
	do{
		error_code = nvm_erase_row(
    14c4:	26c8      	movs	r6, #200	; 0xc8
    14c6:	01f6      	lsls	r6, r6, #7
    14c8:	4d1b      	ldr	r5, [pc, #108]	; (1538 <gravaMemDados+0x78>)
    14ca:	4c1c      	ldr	r4, [pc, #112]	; (153c <gravaMemDados+0x7c>)
    14cc:	0030      	movs	r0, r6
    14ce:	47a8      	blx	r5
    14d0:	7020      	strb	r0, [r4, #0]
		100 * NVMCTRL_ROW_PAGES * NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    14d2:	2805      	cmp	r0, #5
    14d4:	d0fa      	beq.n	14cc <gravaMemDados+0xc>
    14d6:	4b1a      	ldr	r3, [pc, #104]	; (1540 <gravaMemDados+0x80>)
    14d8:	0019      	movs	r1, r3
    14da:	3140      	adds	r1, #64	; 0x40

	/**< Prepara o vetor buffer para a gravao. */
	for (uint32_t i = 0; i < NVMCTRL_PAGE_SIZE; i++) {
		page_buffer[i] = 0;
    14dc:	2200      	movs	r2, #0
    14de:	701a      	strb	r2, [r3, #0]
    14e0:	3301      	adds	r3, #1
	for (uint32_t i = 0; i < NVMCTRL_PAGE_SIZE; i++) {
    14e2:	428b      	cmp	r3, r1
    14e4:	d1fb      	bne.n	14de <gravaMemDados+0x1e>
	}
	uint8_t i = 0;
	page_buffer[i++] = (uint16_t)ciclo->maxSpeed*100;
    14e6:	4c16      	ldr	r4, [pc, #88]	; (1540 <gravaMemDados+0x80>)
    14e8:	4d16      	ldr	r5, [pc, #88]	; (1544 <gravaMemDados+0x84>)
    14ea:	68b8      	ldr	r0, [r7, #8]
    14ec:	47a8      	blx	r5
    14ee:	2664      	movs	r6, #100	; 0x64
    14f0:	4370      	muls	r0, r6
    14f2:	7020      	strb	r0, [r4, #0]
	page_buffer[i++] = (uint16_t)ciclo->medSpeed*100;
    14f4:	6938      	ldr	r0, [r7, #16]
    14f6:	47a8      	blx	r5
    14f8:	4370      	muls	r0, r6
    14fa:	7060      	strb	r0, [r4, #1]
	page_buffer[i++] = (uint16_t)ciclo->tamRoda*10000;
    14fc:	6838      	ldr	r0, [r7, #0]
    14fe:	47a8      	blx	r5
    1500:	0100      	lsls	r0, r0, #4
    1502:	70a0      	strb	r0, [r4, #2]
	page_buffer[i++] = (uint16_t)ciclo->travelled*1000;
    1504:	6978      	ldr	r0, [r7, #20]
    1506:	47a8      	blx	r5
    1508:	2318      	movs	r3, #24
    150a:	425b      	negs	r3, r3
    150c:	4358      	muls	r0, r3
    150e:	70e0      	strb	r0, [r4, #3]
	page_buffer[i++] = ciclo->startTime;
    1510:	793b      	ldrb	r3, [r7, #4]
    1512:	7123      	strb	r3, [r4, #4]
	page_buffer[i++] = ciclo->lastTime;
    1514:	2320      	movs	r3, #32
    1516:	18fb      	adds	r3, r7, r3
    1518:	781b      	ldrb	r3, [r3, #0]
    151a:	7163      	strb	r3, [r4, #5]
	page_buffer[i++] = ciclo->situacao;
    151c:	7f3b      	ldrb	r3, [r7, #28]
    151e:	71a3      	strb	r3, [r4, #6]
	
	/**<Grava os dados. */
	do{
		error_code = nvm_write_buffer(
    1520:	0026      	movs	r6, r4
    1522:	4d09      	ldr	r5, [pc, #36]	; (1548 <gravaMemDados+0x88>)
    1524:	4c05      	ldr	r4, [pc, #20]	; (153c <gravaMemDados+0x7c>)
    1526:	2240      	movs	r2, #64	; 0x40
    1528:	0031      	movs	r1, r6
    152a:	20c8      	movs	r0, #200	; 0xc8
    152c:	01c0      	lsls	r0, r0, #7
    152e:	47a8      	blx	r5
    1530:	7020      	strb	r0, [r4, #0]
		100 * NVMCTRL_ROW_PAGES * NVMCTRL_PAGE_SIZE,
		page_buffer, NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    1532:	2805      	cmp	r0, #5
    1534:	d0f7      	beq.n	1526 <gravaMemDados+0x66>
}
    1536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1538:	00000501 	.word	0x00000501
    153c:	20000255 	.word	0x20000255
    1540:	20000214 	.word	0x20000214
    1544:	000025ed 	.word	0x000025ed
    1548:	000003ed 	.word	0x000003ed

0000154c <configure_nvm>:
/** \brief  Configurao do mdulo NVM para leitura e gravao na EEPROM
 *
 * \return none
 *
 */
void configure_nvm(void){
    154c:	b500      	push	{lr}
    154e:	b083      	sub	sp, #12
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    1550:	2200      	movs	r2, #0
    1552:	466b      	mov	r3, sp
    1554:	701a      	strb	r2, [r3, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    1556:	4b07      	ldr	r3, [pc, #28]	; (1574 <configure_nvm+0x28>)
    1558:	685b      	ldr	r3, [r3, #4]
    155a:	06db      	lsls	r3, r3, #27
    155c:	0f1b      	lsrs	r3, r3, #28
    155e:	4669      	mov	r1, sp
    1560:	708b      	strb	r3, [r1, #2]
	config->disable_cache     = false;
    1562:	70ca      	strb	r2, [r1, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    1564:	710a      	strb	r2, [r1, #4]
	struct nvm_config config_nvm;

	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    1566:	704a      	strb	r2, [r1, #1]
	nvm_set_config(&config_nvm);
    1568:	4668      	mov	r0, sp
    156a:	4b03      	ldr	r3, [pc, #12]	; (1578 <configure_nvm+0x2c>)
    156c:	4798      	blx	r3
}
    156e:	b003      	add	sp, #12
    1570:	bd00      	pop	{pc}
    1572:	46c0      	nop			; (mov r8, r8)
    1574:	41004000 	.word	0x41004000
    1578:	000002c5 	.word	0x000002c5

0000157c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    157c:	b5f0      	push	{r4, r5, r6, r7, lr}
    157e:	46de      	mov	lr, fp
    1580:	4657      	mov	r7, sl
    1582:	464e      	mov	r6, r9
    1584:	4645      	mov	r5, r8
    1586:	b5e0      	push	{r5, r6, r7, lr}
    1588:	b091      	sub	sp, #68	; 0x44
    158a:	0005      	movs	r5, r0
    158c:	000c      	movs	r4, r1
    158e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1590:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1592:	0008      	movs	r0, r1
    1594:	4bbc      	ldr	r3, [pc, #752]	; (1888 <usart_init+0x30c>)
    1596:	4798      	blx	r3
    1598:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    159a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    159c:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    159e:	07db      	lsls	r3, r3, #31
    15a0:	d506      	bpl.n	15b0 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    15a2:	b011      	add	sp, #68	; 0x44
    15a4:	bc3c      	pop	{r2, r3, r4, r5}
    15a6:	4690      	mov	r8, r2
    15a8:	4699      	mov	r9, r3
    15aa:	46a2      	mov	sl, r4
    15ac:	46ab      	mov	fp, r5
    15ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    15b0:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    15b2:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    15b4:	079b      	lsls	r3, r3, #30
    15b6:	d4f4      	bmi.n	15a2 <usart_init+0x26>
    15b8:	49b4      	ldr	r1, [pc, #720]	; (188c <usart_init+0x310>)
    15ba:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    15bc:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    15be:	2301      	movs	r3, #1
    15c0:	40bb      	lsls	r3, r7
    15c2:	4303      	orrs	r3, r0
    15c4:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    15c6:	a90f      	add	r1, sp, #60	; 0x3c
    15c8:	272d      	movs	r7, #45	; 0x2d
    15ca:	5df3      	ldrb	r3, [r6, r7]
    15cc:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    15ce:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    15d0:	b2d3      	uxtb	r3, r2
    15d2:	9302      	str	r3, [sp, #8]
    15d4:	0018      	movs	r0, r3
    15d6:	4bae      	ldr	r3, [pc, #696]	; (1890 <usart_init+0x314>)
    15d8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    15da:	9802      	ldr	r0, [sp, #8]
    15dc:	4bad      	ldr	r3, [pc, #692]	; (1894 <usart_init+0x318>)
    15de:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    15e0:	5df0      	ldrb	r0, [r6, r7]
    15e2:	2100      	movs	r1, #0
    15e4:	4bac      	ldr	r3, [pc, #688]	; (1898 <usart_init+0x31c>)
    15e6:	4798      	blx	r3
	module->character_size = config->character_size;
    15e8:	7af3      	ldrb	r3, [r6, #11]
    15ea:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    15ec:	2324      	movs	r3, #36	; 0x24
    15ee:	5cf3      	ldrb	r3, [r6, r3]
    15f0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    15f2:	2325      	movs	r3, #37	; 0x25
    15f4:	5cf3      	ldrb	r3, [r6, r3]
    15f6:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    15f8:	7ef3      	ldrb	r3, [r6, #27]
    15fa:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    15fc:	7f33      	ldrb	r3, [r6, #28]
    15fe:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1600:	682b      	ldr	r3, [r5, #0]
    1602:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1604:	0018      	movs	r0, r3
    1606:	4ba0      	ldr	r3, [pc, #640]	; (1888 <usart_init+0x30c>)
    1608:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    160a:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    160c:	2200      	movs	r2, #0
    160e:	230e      	movs	r3, #14
    1610:	a906      	add	r1, sp, #24
    1612:	468c      	mov	ip, r1
    1614:	4463      	add	r3, ip
    1616:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1618:	8a32      	ldrh	r2, [r6, #16]
    161a:	9202      	str	r2, [sp, #8]
    161c:	2380      	movs	r3, #128	; 0x80
    161e:	01db      	lsls	r3, r3, #7
    1620:	429a      	cmp	r2, r3
    1622:	d100      	bne.n	1626 <usart_init+0xaa>
    1624:	e09e      	b.n	1764 <usart_init+0x1e8>
    1626:	d90f      	bls.n	1648 <usart_init+0xcc>
    1628:	23c0      	movs	r3, #192	; 0xc0
    162a:	01db      	lsls	r3, r3, #7
    162c:	9a02      	ldr	r2, [sp, #8]
    162e:	429a      	cmp	r2, r3
    1630:	d100      	bne.n	1634 <usart_init+0xb8>
    1632:	e092      	b.n	175a <usart_init+0x1de>
    1634:	2380      	movs	r3, #128	; 0x80
    1636:	021b      	lsls	r3, r3, #8
    1638:	429a      	cmp	r2, r3
    163a:	d000      	beq.n	163e <usart_init+0xc2>
    163c:	e11f      	b.n	187e <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    163e:	2303      	movs	r3, #3
    1640:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1642:	2300      	movs	r3, #0
    1644:	9307      	str	r3, [sp, #28]
    1646:	e008      	b.n	165a <usart_init+0xde>
	switch (config->sample_rate) {
    1648:	2380      	movs	r3, #128	; 0x80
    164a:	019b      	lsls	r3, r3, #6
    164c:	429a      	cmp	r2, r3
    164e:	d000      	beq.n	1652 <usart_init+0xd6>
    1650:	e115      	b.n	187e <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1652:	2310      	movs	r3, #16
    1654:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1656:	3b0f      	subs	r3, #15
    1658:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    165a:	6833      	ldr	r3, [r6, #0]
    165c:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    165e:	68f3      	ldr	r3, [r6, #12]
    1660:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1662:	6973      	ldr	r3, [r6, #20]
    1664:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1666:	7e33      	ldrb	r3, [r6, #24]
    1668:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    166a:	2326      	movs	r3, #38	; 0x26
    166c:	5cf3      	ldrb	r3, [r6, r3]
    166e:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1670:	6873      	ldr	r3, [r6, #4]
    1672:	4699      	mov	r9, r3
	switch (transfer_mode)
    1674:	2b00      	cmp	r3, #0
    1676:	d100      	bne.n	167a <usart_init+0xfe>
    1678:	e0a0      	b.n	17bc <usart_init+0x240>
    167a:	2380      	movs	r3, #128	; 0x80
    167c:	055b      	lsls	r3, r3, #21
    167e:	4599      	cmp	r9, r3
    1680:	d100      	bne.n	1684 <usart_init+0x108>
    1682:	e084      	b.n	178e <usart_init+0x212>
	if(config->encoding_format_enable) {
    1684:	7e73      	ldrb	r3, [r6, #25]
    1686:	2b00      	cmp	r3, #0
    1688:	d002      	beq.n	1690 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    168a:	7eb3      	ldrb	r3, [r6, #26]
    168c:	4642      	mov	r2, r8
    168e:	7393      	strb	r3, [r2, #14]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1690:	682a      	ldr	r2, [r5, #0]
    1692:	9f02      	ldr	r7, [sp, #8]
	return (usart_hw->SYNCBUSY.reg);
    1694:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1696:	2b00      	cmp	r3, #0
    1698:	d1fc      	bne.n	1694 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    169a:	330e      	adds	r3, #14
    169c:	aa06      	add	r2, sp, #24
    169e:	4694      	mov	ip, r2
    16a0:	4463      	add	r3, ip
    16a2:	881b      	ldrh	r3, [r3, #0]
    16a4:	4642      	mov	r2, r8
    16a6:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    16a8:	9b05      	ldr	r3, [sp, #20]
    16aa:	9a03      	ldr	r2, [sp, #12]
    16ac:	4313      	orrs	r3, r2
    16ae:	9a04      	ldr	r2, [sp, #16]
    16b0:	4313      	orrs	r3, r2
    16b2:	464a      	mov	r2, r9
    16b4:	4313      	orrs	r3, r2
    16b6:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    16b8:	465b      	mov	r3, fp
    16ba:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    16bc:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    16be:	4653      	mov	r3, sl
    16c0:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    16c2:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    16c4:	2327      	movs	r3, #39	; 0x27
    16c6:	5cf3      	ldrb	r3, [r6, r3]
    16c8:	2b00      	cmp	r3, #0
    16ca:	d101      	bne.n	16d0 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    16cc:	3304      	adds	r3, #4
    16ce:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    16d0:	7e73      	ldrb	r3, [r6, #25]
    16d2:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    16d4:	7f32      	ldrb	r2, [r6, #28]
    16d6:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    16d8:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    16da:	7f72      	ldrb	r2, [r6, #29]
    16dc:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    16de:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    16e0:	2224      	movs	r2, #36	; 0x24
    16e2:	5cb2      	ldrb	r2, [r6, r2]
    16e4:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    16e6:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    16e8:	2225      	movs	r2, #37	; 0x25
    16ea:	5cb2      	ldrb	r2, [r6, r2]
    16ec:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    16ee:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    16f0:	7ab1      	ldrb	r1, [r6, #10]
    16f2:	7af2      	ldrb	r2, [r6, #11]
    16f4:	4311      	orrs	r1, r2
    16f6:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    16f8:	8933      	ldrh	r3, [r6, #8]
    16fa:	2bff      	cmp	r3, #255	; 0xff
    16fc:	d100      	bne.n	1700 <usart_init+0x184>
    16fe:	e081      	b.n	1804 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1700:	2280      	movs	r2, #128	; 0x80
    1702:	0452      	lsls	r2, r2, #17
    1704:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1706:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1708:	232c      	movs	r3, #44	; 0x2c
    170a:	5cf3      	ldrb	r3, [r6, r3]
    170c:	2b00      	cmp	r3, #0
    170e:	d103      	bne.n	1718 <usart_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1710:	4b62      	ldr	r3, [pc, #392]	; (189c <usart_init+0x320>)
    1712:	789b      	ldrb	r3, [r3, #2]
    1714:	079b      	lsls	r3, r3, #30
    1716:	d501      	bpl.n	171c <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1718:	2380      	movs	r3, #128	; 0x80
    171a:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    171c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    171e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1720:	2b00      	cmp	r3, #0
    1722:	d1fc      	bne.n	171e <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    1724:	4643      	mov	r3, r8
    1726:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1728:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    172a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    172c:	2b00      	cmp	r3, #0
    172e:	d1fc      	bne.n	172a <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    1730:	4643      	mov	r3, r8
    1732:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1734:	ab0e      	add	r3, sp, #56	; 0x38
    1736:	2280      	movs	r2, #128	; 0x80
    1738:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    173a:	2200      	movs	r2, #0
    173c:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    173e:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1740:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1742:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1744:	930a      	str	r3, [sp, #40]	; 0x28
    1746:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1748:	930b      	str	r3, [sp, #44]	; 0x2c
    174a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    174c:	930c      	str	r3, [sp, #48]	; 0x30
    174e:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1750:	9302      	str	r3, [sp, #8]
    1752:	930d      	str	r3, [sp, #52]	; 0x34
    1754:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1756:	ae0a      	add	r6, sp, #40	; 0x28
    1758:	e063      	b.n	1822 <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    175a:	2308      	movs	r3, #8
    175c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    175e:	3b07      	subs	r3, #7
    1760:	9307      	str	r3, [sp, #28]
    1762:	e77a      	b.n	165a <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    1764:	6833      	ldr	r3, [r6, #0]
    1766:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1768:	68f3      	ldr	r3, [r6, #12]
    176a:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    176c:	6973      	ldr	r3, [r6, #20]
    176e:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1770:	7e33      	ldrb	r3, [r6, #24]
    1772:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1774:	2326      	movs	r3, #38	; 0x26
    1776:	5cf3      	ldrb	r3, [r6, r3]
    1778:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    177a:	6873      	ldr	r3, [r6, #4]
    177c:	4699      	mov	r9, r3
	switch (transfer_mode)
    177e:	2b00      	cmp	r3, #0
    1780:	d018      	beq.n	17b4 <usart_init+0x238>
    1782:	2380      	movs	r3, #128	; 0x80
    1784:	055b      	lsls	r3, r3, #21
    1786:	4599      	cmp	r9, r3
    1788:	d001      	beq.n	178e <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    178a:	2000      	movs	r0, #0
    178c:	e025      	b.n	17da <usart_init+0x25e>
			if (!config->use_external_clock) {
    178e:	2327      	movs	r3, #39	; 0x27
    1790:	5cf3      	ldrb	r3, [r6, r3]
    1792:	2b00      	cmp	r3, #0
    1794:	d000      	beq.n	1798 <usart_init+0x21c>
    1796:	e775      	b.n	1684 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1798:	6a33      	ldr	r3, [r6, #32]
    179a:	001f      	movs	r7, r3
    179c:	b2c0      	uxtb	r0, r0
    179e:	4b40      	ldr	r3, [pc, #256]	; (18a0 <usart_init+0x324>)
    17a0:	4798      	blx	r3
    17a2:	0001      	movs	r1, r0
    17a4:	220e      	movs	r2, #14
    17a6:	ab06      	add	r3, sp, #24
    17a8:	469c      	mov	ip, r3
    17aa:	4462      	add	r2, ip
    17ac:	0038      	movs	r0, r7
    17ae:	4b3d      	ldr	r3, [pc, #244]	; (18a4 <usart_init+0x328>)
    17b0:	4798      	blx	r3
    17b2:	e012      	b.n	17da <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    17b4:	2308      	movs	r3, #8
    17b6:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    17b8:	2300      	movs	r3, #0
    17ba:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    17bc:	2327      	movs	r3, #39	; 0x27
    17be:	5cf3      	ldrb	r3, [r6, r3]
    17c0:	2b00      	cmp	r3, #0
    17c2:	d00e      	beq.n	17e2 <usart_init+0x266>
				status_code =
    17c4:	9b06      	ldr	r3, [sp, #24]
    17c6:	9300      	str	r3, [sp, #0]
    17c8:	9b07      	ldr	r3, [sp, #28]
    17ca:	220e      	movs	r2, #14
    17cc:	a906      	add	r1, sp, #24
    17ce:	468c      	mov	ip, r1
    17d0:	4462      	add	r2, ip
    17d2:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    17d4:	6a30      	ldr	r0, [r6, #32]
    17d6:	4f34      	ldr	r7, [pc, #208]	; (18a8 <usart_init+0x32c>)
    17d8:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    17da:	2800      	cmp	r0, #0
    17dc:	d000      	beq.n	17e0 <usart_init+0x264>
    17de:	e6e0      	b.n	15a2 <usart_init+0x26>
    17e0:	e750      	b.n	1684 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    17e2:	6a33      	ldr	r3, [r6, #32]
    17e4:	001f      	movs	r7, r3
    17e6:	b2c0      	uxtb	r0, r0
    17e8:	4b2d      	ldr	r3, [pc, #180]	; (18a0 <usart_init+0x324>)
    17ea:	4798      	blx	r3
    17ec:	0001      	movs	r1, r0
				status_code =
    17ee:	9b06      	ldr	r3, [sp, #24]
    17f0:	9300      	str	r3, [sp, #0]
    17f2:	9b07      	ldr	r3, [sp, #28]
    17f4:	220e      	movs	r2, #14
    17f6:	a806      	add	r0, sp, #24
    17f8:	4684      	mov	ip, r0
    17fa:	4462      	add	r2, ip
    17fc:	0038      	movs	r0, r7
    17fe:	4f2a      	ldr	r7, [pc, #168]	; (18a8 <usart_init+0x32c>)
    1800:	47b8      	blx	r7
    1802:	e7ea      	b.n	17da <usart_init+0x25e>
		if(config->lin_slave_enable) {
    1804:	7ef3      	ldrb	r3, [r6, #27]
    1806:	2b00      	cmp	r3, #0
    1808:	d100      	bne.n	180c <usart_init+0x290>
    180a:	e77d      	b.n	1708 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    180c:	2380      	movs	r3, #128	; 0x80
    180e:	04db      	lsls	r3, r3, #19
    1810:	431f      	orrs	r7, r3
    1812:	e779      	b.n	1708 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1814:	0020      	movs	r0, r4
    1816:	4b25      	ldr	r3, [pc, #148]	; (18ac <usart_init+0x330>)
    1818:	4798      	blx	r3
    181a:	e007      	b.n	182c <usart_init+0x2b0>
    181c:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    181e:	2f04      	cmp	r7, #4
    1820:	d00d      	beq.n	183e <usart_init+0x2c2>
    1822:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1824:	00bb      	lsls	r3, r7, #2
    1826:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1828:	2800      	cmp	r0, #0
    182a:	d0f3      	beq.n	1814 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    182c:	1c43      	adds	r3, r0, #1
    182e:	d0f5      	beq.n	181c <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1830:	a90e      	add	r1, sp, #56	; 0x38
    1832:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1834:	0c00      	lsrs	r0, r0, #16
    1836:	b2c0      	uxtb	r0, r0
    1838:	4b1d      	ldr	r3, [pc, #116]	; (18b0 <usart_init+0x334>)
    183a:	4798      	blx	r3
    183c:	e7ee      	b.n	181c <usart_init+0x2a0>
		module->callback[i]            = NULL;
    183e:	2300      	movs	r3, #0
    1840:	60eb      	str	r3, [r5, #12]
    1842:	612b      	str	r3, [r5, #16]
    1844:	616b      	str	r3, [r5, #20]
    1846:	61ab      	str	r3, [r5, #24]
    1848:	61eb      	str	r3, [r5, #28]
    184a:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    184c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    184e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1850:	2200      	movs	r2, #0
    1852:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1854:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1856:	3330      	adds	r3, #48	; 0x30
    1858:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    185a:	3301      	adds	r3, #1
    185c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    185e:	3301      	adds	r3, #1
    1860:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1862:	3301      	adds	r3, #1
    1864:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1866:	6828      	ldr	r0, [r5, #0]
    1868:	4b07      	ldr	r3, [pc, #28]	; (1888 <usart_init+0x30c>)
    186a:	4798      	blx	r3
    186c:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    186e:	4911      	ldr	r1, [pc, #68]	; (18b4 <usart_init+0x338>)
    1870:	4b11      	ldr	r3, [pc, #68]	; (18b8 <usart_init+0x33c>)
    1872:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1874:	00a4      	lsls	r4, r4, #2
    1876:	4b11      	ldr	r3, [pc, #68]	; (18bc <usart_init+0x340>)
    1878:	50e5      	str	r5, [r4, r3]
	return status_code;
    187a:	2000      	movs	r0, #0
    187c:	e691      	b.n	15a2 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    187e:	2310      	movs	r3, #16
    1880:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1882:	2300      	movs	r3, #0
    1884:	9307      	str	r3, [sp, #28]
    1886:	e6e8      	b.n	165a <usart_init+0xde>
    1888:	00000899 	.word	0x00000899
    188c:	40000400 	.word	0x40000400
    1890:	000020d1 	.word	0x000020d1
    1894:	00002045 	.word	0x00002045
    1898:	000006d5 	.word	0x000006d5
    189c:	41002000 	.word	0x41002000
    18a0:	000020ed 	.word	0x000020ed
    18a4:	00000617 	.word	0x00000617
    18a8:	00000641 	.word	0x00000641
    18ac:	00000721 	.word	0x00000721
    18b0:	000021c9 	.word	0x000021c9
    18b4:	0000195d 	.word	0x0000195d
    18b8:	00001af5 	.word	0x00001af5
    18bc:	20000258 	.word	0x20000258

000018c0 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    18c0:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    18c2:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    18c4:	2a00      	cmp	r2, #0
    18c6:	d101      	bne.n	18cc <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    18c8:	0018      	movs	r0, r3
    18ca:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    18cc:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    18ce:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    18d0:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    18d2:	2a00      	cmp	r2, #0
    18d4:	d1f8      	bne.n	18c8 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    18d6:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    18d8:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    18da:	2a00      	cmp	r2, #0
    18dc:	d1fc      	bne.n	18d8 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    18de:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    18e0:	2102      	movs	r1, #2
    18e2:	7e1a      	ldrb	r2, [r3, #24]
    18e4:	420a      	tst	r2, r1
    18e6:	d0fc      	beq.n	18e2 <usart_write_wait+0x22>
	return STATUS_OK;
    18e8:	2300      	movs	r3, #0
    18ea:	e7ed      	b.n	18c8 <usart_write_wait+0x8>

000018ec <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    18ec:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    18ee:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    18f0:	2a00      	cmp	r2, #0
    18f2:	d101      	bne.n	18f8 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    18f4:	0018      	movs	r0, r3
    18f6:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    18f8:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    18fa:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    18fc:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    18fe:	2a00      	cmp	r2, #0
    1900:	d1f8      	bne.n	18f4 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1902:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1904:	7e10      	ldrb	r0, [r2, #24]
    1906:	0740      	lsls	r0, r0, #29
    1908:	d5f4      	bpl.n	18f4 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    190a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    190c:	2b00      	cmp	r3, #0
    190e:	d1fc      	bne.n	190a <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1910:	8b53      	ldrh	r3, [r2, #26]
    1912:	b2db      	uxtb	r3, r3
	if (error_code) {
    1914:	0698      	lsls	r0, r3, #26
    1916:	d01d      	beq.n	1954 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1918:	0798      	lsls	r0, r3, #30
    191a:	d503      	bpl.n	1924 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    191c:	2302      	movs	r3, #2
    191e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1920:	3318      	adds	r3, #24
    1922:	e7e7      	b.n	18f4 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1924:	0758      	lsls	r0, r3, #29
    1926:	d503      	bpl.n	1930 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1928:	2304      	movs	r3, #4
    192a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    192c:	331a      	adds	r3, #26
    192e:	e7e1      	b.n	18f4 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1930:	07d8      	lsls	r0, r3, #31
    1932:	d503      	bpl.n	193c <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1934:	2301      	movs	r3, #1
    1936:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1938:	3312      	adds	r3, #18
    193a:	e7db      	b.n	18f4 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    193c:	06d8      	lsls	r0, r3, #27
    193e:	d503      	bpl.n	1948 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1940:	2310      	movs	r3, #16
    1942:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1944:	3332      	adds	r3, #50	; 0x32
    1946:	e7d5      	b.n	18f4 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1948:	069b      	lsls	r3, r3, #26
    194a:	d503      	bpl.n	1954 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    194c:	2320      	movs	r3, #32
    194e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1950:	3321      	adds	r3, #33	; 0x21
    1952:	e7cf      	b.n	18f4 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1954:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1956:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1958:	2300      	movs	r3, #0
    195a:	e7cb      	b.n	18f4 <usart_read_wait+0x8>

0000195c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    195c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    195e:	0080      	lsls	r0, r0, #2
    1960:	4b62      	ldr	r3, [pc, #392]	; (1aec <_usart_interrupt_handler+0x190>)
    1962:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1964:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1966:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1968:	2b00      	cmp	r3, #0
    196a:	d1fc      	bne.n	1966 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    196c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    196e:	7da6      	ldrb	r6, [r4, #22]
    1970:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1972:	2330      	movs	r3, #48	; 0x30
    1974:	5ceb      	ldrb	r3, [r5, r3]
    1976:	2231      	movs	r2, #49	; 0x31
    1978:	5caf      	ldrb	r7, [r5, r2]
    197a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    197c:	07f3      	lsls	r3, r6, #31
    197e:	d522      	bpl.n	19c6 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1980:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1982:	b29b      	uxth	r3, r3
    1984:	2b00      	cmp	r3, #0
    1986:	d01c      	beq.n	19c2 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1988:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    198a:	7813      	ldrb	r3, [r2, #0]
    198c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    198e:	1c51      	adds	r1, r2, #1
    1990:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1992:	7969      	ldrb	r1, [r5, #5]
    1994:	2901      	cmp	r1, #1
    1996:	d00e      	beq.n	19b6 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1998:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    199a:	05db      	lsls	r3, r3, #23
    199c:	0ddb      	lsrs	r3, r3, #23
    199e:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    19a0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    19a2:	3b01      	subs	r3, #1
    19a4:	b29b      	uxth	r3, r3
    19a6:	85eb      	strh	r3, [r5, #46]	; 0x2e
    19a8:	2b00      	cmp	r3, #0
    19aa:	d10c      	bne.n	19c6 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    19ac:	3301      	adds	r3, #1
    19ae:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    19b0:	3301      	adds	r3, #1
    19b2:	75a3      	strb	r3, [r4, #22]
    19b4:	e007      	b.n	19c6 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    19b6:	7851      	ldrb	r1, [r2, #1]
    19b8:	0209      	lsls	r1, r1, #8
    19ba:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    19bc:	3202      	adds	r2, #2
    19be:	62aa      	str	r2, [r5, #40]	; 0x28
    19c0:	e7eb      	b.n	199a <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    19c2:	2301      	movs	r3, #1
    19c4:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    19c6:	07b3      	lsls	r3, r6, #30
    19c8:	d506      	bpl.n	19d8 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    19ca:	2302      	movs	r3, #2
    19cc:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    19ce:	2200      	movs	r2, #0
    19d0:	3331      	adds	r3, #49	; 0x31
    19d2:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    19d4:	07fb      	lsls	r3, r7, #31
    19d6:	d41a      	bmi.n	1a0e <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    19d8:	0773      	lsls	r3, r6, #29
    19da:	d565      	bpl.n	1aa8 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    19dc:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    19de:	b29b      	uxth	r3, r3
    19e0:	2b00      	cmp	r3, #0
    19e2:	d05f      	beq.n	1aa4 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    19e4:	8b63      	ldrh	r3, [r4, #26]
    19e6:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    19e8:	071a      	lsls	r2, r3, #28
    19ea:	d414      	bmi.n	1a16 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    19ec:	223f      	movs	r2, #63	; 0x3f
    19ee:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    19f0:	2b00      	cmp	r3, #0
    19f2:	d034      	beq.n	1a5e <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    19f4:	079a      	lsls	r2, r3, #30
    19f6:	d511      	bpl.n	1a1c <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    19f8:	221a      	movs	r2, #26
    19fa:	2332      	movs	r3, #50	; 0x32
    19fc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    19fe:	3b30      	subs	r3, #48	; 0x30
    1a00:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1a02:	077b      	lsls	r3, r7, #29
    1a04:	d550      	bpl.n	1aa8 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1a06:	0028      	movs	r0, r5
    1a08:	696b      	ldr	r3, [r5, #20]
    1a0a:	4798      	blx	r3
    1a0c:	e04c      	b.n	1aa8 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1a0e:	0028      	movs	r0, r5
    1a10:	68eb      	ldr	r3, [r5, #12]
    1a12:	4798      	blx	r3
    1a14:	e7e0      	b.n	19d8 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1a16:	2237      	movs	r2, #55	; 0x37
    1a18:	4013      	ands	r3, r2
    1a1a:	e7e9      	b.n	19f0 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1a1c:	075a      	lsls	r2, r3, #29
    1a1e:	d505      	bpl.n	1a2c <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1a20:	221e      	movs	r2, #30
    1a22:	2332      	movs	r3, #50	; 0x32
    1a24:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1a26:	3b2e      	subs	r3, #46	; 0x2e
    1a28:	8363      	strh	r3, [r4, #26]
    1a2a:	e7ea      	b.n	1a02 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1a2c:	07da      	lsls	r2, r3, #31
    1a2e:	d505      	bpl.n	1a3c <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1a30:	2213      	movs	r2, #19
    1a32:	2332      	movs	r3, #50	; 0x32
    1a34:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1a36:	3b31      	subs	r3, #49	; 0x31
    1a38:	8363      	strh	r3, [r4, #26]
    1a3a:	e7e2      	b.n	1a02 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1a3c:	06da      	lsls	r2, r3, #27
    1a3e:	d505      	bpl.n	1a4c <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1a40:	2242      	movs	r2, #66	; 0x42
    1a42:	2332      	movs	r3, #50	; 0x32
    1a44:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1a46:	3b22      	subs	r3, #34	; 0x22
    1a48:	8363      	strh	r3, [r4, #26]
    1a4a:	e7da      	b.n	1a02 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1a4c:	2220      	movs	r2, #32
    1a4e:	421a      	tst	r2, r3
    1a50:	d0d7      	beq.n	1a02 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1a52:	3221      	adds	r2, #33	; 0x21
    1a54:	2332      	movs	r3, #50	; 0x32
    1a56:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1a58:	3b12      	subs	r3, #18
    1a5a:	8363      	strh	r3, [r4, #26]
    1a5c:	e7d1      	b.n	1a02 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1a5e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1a60:	05db      	lsls	r3, r3, #23
    1a62:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1a64:	b2da      	uxtb	r2, r3
    1a66:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1a68:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1a6a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1a6c:	1c51      	adds	r1, r2, #1
    1a6e:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1a70:	7969      	ldrb	r1, [r5, #5]
    1a72:	2901      	cmp	r1, #1
    1a74:	d010      	beq.n	1a98 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1a76:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1a78:	3b01      	subs	r3, #1
    1a7a:	b29b      	uxth	r3, r3
    1a7c:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1a7e:	2b00      	cmp	r3, #0
    1a80:	d112      	bne.n	1aa8 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1a82:	3304      	adds	r3, #4
    1a84:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1a86:	2200      	movs	r2, #0
    1a88:	332e      	adds	r3, #46	; 0x2e
    1a8a:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1a8c:	07bb      	lsls	r3, r7, #30
    1a8e:	d50b      	bpl.n	1aa8 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1a90:	0028      	movs	r0, r5
    1a92:	692b      	ldr	r3, [r5, #16]
    1a94:	4798      	blx	r3
    1a96:	e007      	b.n	1aa8 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1a98:	0a1b      	lsrs	r3, r3, #8
    1a9a:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1a9c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1a9e:	3301      	adds	r3, #1
    1aa0:	626b      	str	r3, [r5, #36]	; 0x24
    1aa2:	e7e8      	b.n	1a76 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1aa4:	2304      	movs	r3, #4
    1aa6:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1aa8:	06f3      	lsls	r3, r6, #27
    1aaa:	d504      	bpl.n	1ab6 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1aac:	2310      	movs	r3, #16
    1aae:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1ab0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1ab2:	06fb      	lsls	r3, r7, #27
    1ab4:	d40e      	bmi.n	1ad4 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1ab6:	06b3      	lsls	r3, r6, #26
    1ab8:	d504      	bpl.n	1ac4 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1aba:	2320      	movs	r3, #32
    1abc:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1abe:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1ac0:	073b      	lsls	r3, r7, #28
    1ac2:	d40b      	bmi.n	1adc <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1ac4:	0733      	lsls	r3, r6, #28
    1ac6:	d504      	bpl.n	1ad2 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1ac8:	2308      	movs	r3, #8
    1aca:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1acc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1ace:	06bb      	lsls	r3, r7, #26
    1ad0:	d408      	bmi.n	1ae4 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1ad4:	0028      	movs	r0, r5
    1ad6:	69eb      	ldr	r3, [r5, #28]
    1ad8:	4798      	blx	r3
    1ada:	e7ec      	b.n	1ab6 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1adc:	0028      	movs	r0, r5
    1ade:	69ab      	ldr	r3, [r5, #24]
    1ae0:	4798      	blx	r3
    1ae2:	e7ef      	b.n	1ac4 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1ae4:	6a2b      	ldr	r3, [r5, #32]
    1ae6:	0028      	movs	r0, r5
    1ae8:	4798      	blx	r3
}
    1aea:	e7f2      	b.n	1ad2 <_usart_interrupt_handler+0x176>
    1aec:	20000258 	.word	0x20000258

00001af0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1af0:	4770      	bx	lr
	...

00001af4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1af4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1af6:	4b0a      	ldr	r3, [pc, #40]	; (1b20 <_sercom_set_handler+0x2c>)
    1af8:	781b      	ldrb	r3, [r3, #0]
    1afa:	2b00      	cmp	r3, #0
    1afc:	d10c      	bne.n	1b18 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1afe:	4f09      	ldr	r7, [pc, #36]	; (1b24 <_sercom_set_handler+0x30>)
    1b00:	4e09      	ldr	r6, [pc, #36]	; (1b28 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1b02:	4d0a      	ldr	r5, [pc, #40]	; (1b2c <_sercom_set_handler+0x38>)
    1b04:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1b06:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1b08:	195a      	adds	r2, r3, r5
    1b0a:	6014      	str	r4, [r2, #0]
    1b0c:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1b0e:	2b18      	cmp	r3, #24
    1b10:	d1f9      	bne.n	1b06 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1b12:	2201      	movs	r2, #1
    1b14:	4b02      	ldr	r3, [pc, #8]	; (1b20 <_sercom_set_handler+0x2c>)
    1b16:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1b18:	0080      	lsls	r0, r0, #2
    1b1a:	4b02      	ldr	r3, [pc, #8]	; (1b24 <_sercom_set_handler+0x30>)
    1b1c:	50c1      	str	r1, [r0, r3]
}
    1b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b20:	2000008e 	.word	0x2000008e
    1b24:	20000090 	.word	0x20000090
    1b28:	00001af1 	.word	0x00001af1
    1b2c:	20000258 	.word	0x20000258

00001b30 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1b30:	b500      	push	{lr}
    1b32:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1b34:	2309      	movs	r3, #9
    1b36:	466a      	mov	r2, sp
    1b38:	7013      	strb	r3, [r2, #0]
    1b3a:	3301      	adds	r3, #1
    1b3c:	7053      	strb	r3, [r2, #1]
    1b3e:	3301      	adds	r3, #1
    1b40:	7093      	strb	r3, [r2, #2]
    1b42:	3301      	adds	r3, #1
    1b44:	70d3      	strb	r3, [r2, #3]
    1b46:	3301      	adds	r3, #1
    1b48:	7113      	strb	r3, [r2, #4]
    1b4a:	3301      	adds	r3, #1
    1b4c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1b4e:	4b03      	ldr	r3, [pc, #12]	; (1b5c <_sercom_get_interrupt_vector+0x2c>)
    1b50:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1b52:	466b      	mov	r3, sp
    1b54:	5618      	ldrsb	r0, [r3, r0]
}
    1b56:	b003      	add	sp, #12
    1b58:	bd00      	pop	{pc}
    1b5a:	46c0      	nop			; (mov r8, r8)
    1b5c:	00000899 	.word	0x00000899

00001b60 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1b60:	b510      	push	{r4, lr}
    1b62:	4b02      	ldr	r3, [pc, #8]	; (1b6c <SERCOM0_Handler+0xc>)
    1b64:	681b      	ldr	r3, [r3, #0]
    1b66:	2000      	movs	r0, #0
    1b68:	4798      	blx	r3
    1b6a:	bd10      	pop	{r4, pc}
    1b6c:	20000090 	.word	0x20000090

00001b70 <SERCOM1_Handler>:
    1b70:	b510      	push	{r4, lr}
    1b72:	4b02      	ldr	r3, [pc, #8]	; (1b7c <SERCOM1_Handler+0xc>)
    1b74:	685b      	ldr	r3, [r3, #4]
    1b76:	2001      	movs	r0, #1
    1b78:	4798      	blx	r3
    1b7a:	bd10      	pop	{r4, pc}
    1b7c:	20000090 	.word	0x20000090

00001b80 <SERCOM2_Handler>:
    1b80:	b510      	push	{r4, lr}
    1b82:	4b02      	ldr	r3, [pc, #8]	; (1b8c <SERCOM2_Handler+0xc>)
    1b84:	689b      	ldr	r3, [r3, #8]
    1b86:	2002      	movs	r0, #2
    1b88:	4798      	blx	r3
    1b8a:	bd10      	pop	{r4, pc}
    1b8c:	20000090 	.word	0x20000090

00001b90 <SERCOM3_Handler>:
    1b90:	b510      	push	{r4, lr}
    1b92:	4b02      	ldr	r3, [pc, #8]	; (1b9c <SERCOM3_Handler+0xc>)
    1b94:	68db      	ldr	r3, [r3, #12]
    1b96:	2003      	movs	r0, #3
    1b98:	4798      	blx	r3
    1b9a:	bd10      	pop	{r4, pc}
    1b9c:	20000090 	.word	0x20000090

00001ba0 <SERCOM4_Handler>:
    1ba0:	b510      	push	{r4, lr}
    1ba2:	4b02      	ldr	r3, [pc, #8]	; (1bac <SERCOM4_Handler+0xc>)
    1ba4:	691b      	ldr	r3, [r3, #16]
    1ba6:	2004      	movs	r0, #4
    1ba8:	4798      	blx	r3
    1baa:	bd10      	pop	{r4, pc}
    1bac:	20000090 	.word	0x20000090

00001bb0 <SERCOM5_Handler>:
    1bb0:	b510      	push	{r4, lr}
    1bb2:	4b02      	ldr	r3, [pc, #8]	; (1bbc <SERCOM5_Handler+0xc>)
    1bb4:	695b      	ldr	r3, [r3, #20]
    1bb6:	2005      	movs	r0, #5
    1bb8:	4798      	blx	r3
    1bba:	bd10      	pop	{r4, pc}
    1bbc:	20000090 	.word	0x20000090

00001bc0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1bc0:	4b0c      	ldr	r3, [pc, #48]	; (1bf4 <cpu_irq_enter_critical+0x34>)
    1bc2:	681b      	ldr	r3, [r3, #0]
    1bc4:	2b00      	cmp	r3, #0
    1bc6:	d106      	bne.n	1bd6 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1bc8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1bcc:	2b00      	cmp	r3, #0
    1bce:	d007      	beq.n	1be0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1bd0:	2200      	movs	r2, #0
    1bd2:	4b09      	ldr	r3, [pc, #36]	; (1bf8 <cpu_irq_enter_critical+0x38>)
    1bd4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1bd6:	4a07      	ldr	r2, [pc, #28]	; (1bf4 <cpu_irq_enter_critical+0x34>)
    1bd8:	6813      	ldr	r3, [r2, #0]
    1bda:	3301      	adds	r3, #1
    1bdc:	6013      	str	r3, [r2, #0]
}
    1bde:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1be0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1be2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1be6:	2200      	movs	r2, #0
    1be8:	4b04      	ldr	r3, [pc, #16]	; (1bfc <cpu_irq_enter_critical+0x3c>)
    1bea:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1bec:	3201      	adds	r2, #1
    1bee:	4b02      	ldr	r3, [pc, #8]	; (1bf8 <cpu_irq_enter_critical+0x38>)
    1bf0:	701a      	strb	r2, [r3, #0]
    1bf2:	e7f0      	b.n	1bd6 <cpu_irq_enter_critical+0x16>
    1bf4:	200000a8 	.word	0x200000a8
    1bf8:	200000ac 	.word	0x200000ac
    1bfc:	20000000 	.word	0x20000000

00001c00 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1c00:	4b08      	ldr	r3, [pc, #32]	; (1c24 <cpu_irq_leave_critical+0x24>)
    1c02:	681a      	ldr	r2, [r3, #0]
    1c04:	3a01      	subs	r2, #1
    1c06:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1c08:	681b      	ldr	r3, [r3, #0]
    1c0a:	2b00      	cmp	r3, #0
    1c0c:	d109      	bne.n	1c22 <cpu_irq_leave_critical+0x22>
    1c0e:	4b06      	ldr	r3, [pc, #24]	; (1c28 <cpu_irq_leave_critical+0x28>)
    1c10:	781b      	ldrb	r3, [r3, #0]
    1c12:	2b00      	cmp	r3, #0
    1c14:	d005      	beq.n	1c22 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1c16:	2201      	movs	r2, #1
    1c18:	4b04      	ldr	r3, [pc, #16]	; (1c2c <cpu_irq_leave_critical+0x2c>)
    1c1a:	701a      	strb	r2, [r3, #0]
    1c1c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1c20:	b662      	cpsie	i
	}
}
    1c22:	4770      	bx	lr
    1c24:	200000a8 	.word	0x200000a8
    1c28:	200000ac 	.word	0x200000ac
    1c2c:	20000000 	.word	0x20000000

00001c30 <system_board_init>:




void system_board_init(void)
{
    1c30:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c32:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1c34:	ac01      	add	r4, sp, #4
    1c36:	2501      	movs	r5, #1
    1c38:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    1c3a:	2700      	movs	r7, #0
    1c3c:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1c3e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1c40:	0021      	movs	r1, r4
    1c42:	2013      	movs	r0, #19
    1c44:	4e06      	ldr	r6, [pc, #24]	; (1c60 <system_board_init+0x30>)
    1c46:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    1c48:	2280      	movs	r2, #128	; 0x80
    1c4a:	0312      	lsls	r2, r2, #12
    1c4c:	4b05      	ldr	r3, [pc, #20]	; (1c64 <system_board_init+0x34>)
    1c4e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1c50:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    1c52:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    1c54:	0021      	movs	r1, r4
    1c56:	201c      	movs	r0, #28
    1c58:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
    1c5a:	b003      	add	sp, #12
    1c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c5e:	46c0      	nop			; (mov r8, r8)
    1c60:	00001c69 	.word	0x00001c69
    1c64:	41004400 	.word	0x41004400

00001c68 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1c68:	b500      	push	{lr}
    1c6a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1c6c:	ab01      	add	r3, sp, #4
    1c6e:	2280      	movs	r2, #128	; 0x80
    1c70:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1c72:	780a      	ldrb	r2, [r1, #0]
    1c74:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1c76:	784a      	ldrb	r2, [r1, #1]
    1c78:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1c7a:	788a      	ldrb	r2, [r1, #2]
    1c7c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1c7e:	0019      	movs	r1, r3
    1c80:	4b01      	ldr	r3, [pc, #4]	; (1c88 <port_pin_set_config+0x20>)
    1c82:	4798      	blx	r3
}
    1c84:	b003      	add	sp, #12
    1c86:	bd00      	pop	{pc}
    1c88:	000021c9 	.word	0x000021c9

00001c8c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1c8c:	b510      	push	{r4, lr}
	switch (clock_source) {
    1c8e:	2808      	cmp	r0, #8
    1c90:	d803      	bhi.n	1c9a <system_clock_source_get_hz+0xe>
    1c92:	0080      	lsls	r0, r0, #2
    1c94:	4b1b      	ldr	r3, [pc, #108]	; (1d04 <system_clock_source_get_hz+0x78>)
    1c96:	581b      	ldr	r3, [r3, r0]
    1c98:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1c9a:	2000      	movs	r0, #0
    1c9c:	e030      	b.n	1d00 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    1c9e:	4b1a      	ldr	r3, [pc, #104]	; (1d08 <system_clock_source_get_hz+0x7c>)
    1ca0:	6918      	ldr	r0, [r3, #16]
    1ca2:	e02d      	b.n	1d00 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1ca4:	4b19      	ldr	r3, [pc, #100]	; (1d0c <system_clock_source_get_hz+0x80>)
    1ca6:	6a1b      	ldr	r3, [r3, #32]
    1ca8:	059b      	lsls	r3, r3, #22
    1caa:	0f9b      	lsrs	r3, r3, #30
    1cac:	4818      	ldr	r0, [pc, #96]	; (1d10 <system_clock_source_get_hz+0x84>)
    1cae:	40d8      	lsrs	r0, r3
    1cb0:	e026      	b.n	1d00 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    1cb2:	4b15      	ldr	r3, [pc, #84]	; (1d08 <system_clock_source_get_hz+0x7c>)
    1cb4:	6958      	ldr	r0, [r3, #20]
    1cb6:	e023      	b.n	1d00 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1cb8:	4b13      	ldr	r3, [pc, #76]	; (1d08 <system_clock_source_get_hz+0x7c>)
    1cba:	681b      	ldr	r3, [r3, #0]
			return 0;
    1cbc:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1cbe:	079b      	lsls	r3, r3, #30
    1cc0:	d51e      	bpl.n	1d00 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1cc2:	4912      	ldr	r1, [pc, #72]	; (1d0c <system_clock_source_get_hz+0x80>)
    1cc4:	2210      	movs	r2, #16
    1cc6:	68cb      	ldr	r3, [r1, #12]
    1cc8:	421a      	tst	r2, r3
    1cca:	d0fc      	beq.n	1cc6 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1ccc:	4b0e      	ldr	r3, [pc, #56]	; (1d08 <system_clock_source_get_hz+0x7c>)
    1cce:	681b      	ldr	r3, [r3, #0]
    1cd0:	075b      	lsls	r3, r3, #29
    1cd2:	d401      	bmi.n	1cd8 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    1cd4:	480f      	ldr	r0, [pc, #60]	; (1d14 <system_clock_source_get_hz+0x88>)
    1cd6:	e013      	b.n	1d00 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1cd8:	2000      	movs	r0, #0
    1cda:	4b0f      	ldr	r3, [pc, #60]	; (1d18 <system_clock_source_get_hz+0x8c>)
    1cdc:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1cde:	4b0a      	ldr	r3, [pc, #40]	; (1d08 <system_clock_source_get_hz+0x7c>)
    1ce0:	689b      	ldr	r3, [r3, #8]
    1ce2:	041b      	lsls	r3, r3, #16
    1ce4:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1ce6:	4358      	muls	r0, r3
    1ce8:	e00a      	b.n	1d00 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1cea:	2350      	movs	r3, #80	; 0x50
    1cec:	4a07      	ldr	r2, [pc, #28]	; (1d0c <system_clock_source_get_hz+0x80>)
    1cee:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1cf0:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1cf2:	075b      	lsls	r3, r3, #29
    1cf4:	d504      	bpl.n	1d00 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    1cf6:	4b04      	ldr	r3, [pc, #16]	; (1d08 <system_clock_source_get_hz+0x7c>)
    1cf8:	68d8      	ldr	r0, [r3, #12]
    1cfa:	e001      	b.n	1d00 <system_clock_source_get_hz+0x74>
		return 32768UL;
    1cfc:	2080      	movs	r0, #128	; 0x80
    1cfe:	0200      	lsls	r0, r0, #8
	}
}
    1d00:	bd10      	pop	{r4, pc}
    1d02:	46c0      	nop			; (mov r8, r8)
    1d04:	000046ec 	.word	0x000046ec
    1d08:	200000b0 	.word	0x200000b0
    1d0c:	40000800 	.word	0x40000800
    1d10:	007a1200 	.word	0x007a1200
    1d14:	02dc6c00 	.word	0x02dc6c00
    1d18:	000020ed 	.word	0x000020ed

00001d1c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1d1c:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1d1e:	490c      	ldr	r1, [pc, #48]	; (1d50 <system_clock_source_osc8m_set_config+0x34>)
    1d20:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1d22:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1d24:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1d26:	7840      	ldrb	r0, [r0, #1]
    1d28:	2201      	movs	r2, #1
    1d2a:	4010      	ands	r0, r2
    1d2c:	0180      	lsls	r0, r0, #6
    1d2e:	2640      	movs	r6, #64	; 0x40
    1d30:	43b3      	bics	r3, r6
    1d32:	4303      	orrs	r3, r0
    1d34:	402a      	ands	r2, r5
    1d36:	01d2      	lsls	r2, r2, #7
    1d38:	2080      	movs	r0, #128	; 0x80
    1d3a:	4383      	bics	r3, r0
    1d3c:	4313      	orrs	r3, r2
    1d3e:	2203      	movs	r2, #3
    1d40:	4022      	ands	r2, r4
    1d42:	0212      	lsls	r2, r2, #8
    1d44:	4803      	ldr	r0, [pc, #12]	; (1d54 <system_clock_source_osc8m_set_config+0x38>)
    1d46:	4003      	ands	r3, r0
    1d48:	4313      	orrs	r3, r2
    1d4a:	620b      	str	r3, [r1, #32]
}
    1d4c:	bd70      	pop	{r4, r5, r6, pc}
    1d4e:	46c0      	nop			; (mov r8, r8)
    1d50:	40000800 	.word	0x40000800
    1d54:	fffffcff 	.word	0xfffffcff

00001d58 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1d58:	2808      	cmp	r0, #8
    1d5a:	d803      	bhi.n	1d64 <system_clock_source_enable+0xc>
    1d5c:	0080      	lsls	r0, r0, #2
    1d5e:	4b25      	ldr	r3, [pc, #148]	; (1df4 <system_clock_source_enable+0x9c>)
    1d60:	581b      	ldr	r3, [r3, r0]
    1d62:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1d64:	2017      	movs	r0, #23
    1d66:	e044      	b.n	1df2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1d68:	4a23      	ldr	r2, [pc, #140]	; (1df8 <system_clock_source_enable+0xa0>)
    1d6a:	6a13      	ldr	r3, [r2, #32]
    1d6c:	2102      	movs	r1, #2
    1d6e:	430b      	orrs	r3, r1
    1d70:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1d72:	2000      	movs	r0, #0
    1d74:	e03d      	b.n	1df2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1d76:	4a20      	ldr	r2, [pc, #128]	; (1df8 <system_clock_source_enable+0xa0>)
    1d78:	6993      	ldr	r3, [r2, #24]
    1d7a:	2102      	movs	r1, #2
    1d7c:	430b      	orrs	r3, r1
    1d7e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1d80:	2000      	movs	r0, #0
		break;
    1d82:	e036      	b.n	1df2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1d84:	4a1c      	ldr	r2, [pc, #112]	; (1df8 <system_clock_source_enable+0xa0>)
    1d86:	8a13      	ldrh	r3, [r2, #16]
    1d88:	2102      	movs	r1, #2
    1d8a:	430b      	orrs	r3, r1
    1d8c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1d8e:	2000      	movs	r0, #0
		break;
    1d90:	e02f      	b.n	1df2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1d92:	4a19      	ldr	r2, [pc, #100]	; (1df8 <system_clock_source_enable+0xa0>)
    1d94:	8a93      	ldrh	r3, [r2, #20]
    1d96:	2102      	movs	r1, #2
    1d98:	430b      	orrs	r3, r1
    1d9a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1d9c:	2000      	movs	r0, #0
		break;
    1d9e:	e028      	b.n	1df2 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1da0:	4916      	ldr	r1, [pc, #88]	; (1dfc <system_clock_source_enable+0xa4>)
    1da2:	680b      	ldr	r3, [r1, #0]
    1da4:	2202      	movs	r2, #2
    1da6:	4313      	orrs	r3, r2
    1da8:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1daa:	4b13      	ldr	r3, [pc, #76]	; (1df8 <system_clock_source_enable+0xa0>)
    1dac:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1dae:	0019      	movs	r1, r3
    1db0:	320e      	adds	r2, #14
    1db2:	68cb      	ldr	r3, [r1, #12]
    1db4:	421a      	tst	r2, r3
    1db6:	d0fc      	beq.n	1db2 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1db8:	4a10      	ldr	r2, [pc, #64]	; (1dfc <system_clock_source_enable+0xa4>)
    1dba:	6891      	ldr	r1, [r2, #8]
    1dbc:	4b0e      	ldr	r3, [pc, #56]	; (1df8 <system_clock_source_enable+0xa0>)
    1dbe:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1dc0:	6852      	ldr	r2, [r2, #4]
    1dc2:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1dc4:	2200      	movs	r2, #0
    1dc6:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1dc8:	0019      	movs	r1, r3
    1dca:	3210      	adds	r2, #16
    1dcc:	68cb      	ldr	r3, [r1, #12]
    1dce:	421a      	tst	r2, r3
    1dd0:	d0fc      	beq.n	1dcc <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1dd2:	4b0a      	ldr	r3, [pc, #40]	; (1dfc <system_clock_source_enable+0xa4>)
    1dd4:	681b      	ldr	r3, [r3, #0]
    1dd6:	b29b      	uxth	r3, r3
    1dd8:	4a07      	ldr	r2, [pc, #28]	; (1df8 <system_clock_source_enable+0xa0>)
    1dda:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1ddc:	2000      	movs	r0, #0
    1dde:	e008      	b.n	1df2 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1de0:	4905      	ldr	r1, [pc, #20]	; (1df8 <system_clock_source_enable+0xa0>)
    1de2:	2244      	movs	r2, #68	; 0x44
    1de4:	5c8b      	ldrb	r3, [r1, r2]
    1de6:	2002      	movs	r0, #2
    1de8:	4303      	orrs	r3, r0
    1dea:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1dec:	2000      	movs	r0, #0
		break;
    1dee:	e000      	b.n	1df2 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1df0:	2000      	movs	r0, #0
}
    1df2:	4770      	bx	lr
    1df4:	00004710 	.word	0x00004710
    1df8:	40000800 	.word	0x40000800
    1dfc:	200000b0 	.word	0x200000b0

00001e00 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1e00:	b530      	push	{r4, r5, lr}
    1e02:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1e04:	22c2      	movs	r2, #194	; 0xc2
    1e06:	00d2      	lsls	r2, r2, #3
    1e08:	4b1a      	ldr	r3, [pc, #104]	; (1e74 <system_clock_init+0x74>)
    1e0a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1e0c:	4a1a      	ldr	r2, [pc, #104]	; (1e78 <system_clock_init+0x78>)
    1e0e:	6853      	ldr	r3, [r2, #4]
    1e10:	211e      	movs	r1, #30
    1e12:	438b      	bics	r3, r1
    1e14:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1e16:	2301      	movs	r3, #1
    1e18:	466a      	mov	r2, sp
    1e1a:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1e1c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1e1e:	4d17      	ldr	r5, [pc, #92]	; (1e7c <system_clock_init+0x7c>)
    1e20:	b2e0      	uxtb	r0, r4
    1e22:	4669      	mov	r1, sp
    1e24:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1e26:	3401      	adds	r4, #1
    1e28:	2c25      	cmp	r4, #37	; 0x25
    1e2a:	d1f9      	bne.n	1e20 <system_clock_init+0x20>
	config->run_in_standby  = false;
    1e2c:	a803      	add	r0, sp, #12
    1e2e:	2400      	movs	r4, #0
    1e30:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    1e32:	2501      	movs	r5, #1
    1e34:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1e36:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1e38:	4b11      	ldr	r3, [pc, #68]	; (1e80 <system_clock_init+0x80>)
    1e3a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1e3c:	2006      	movs	r0, #6
    1e3e:	4b11      	ldr	r3, [pc, #68]	; (1e84 <system_clock_init+0x84>)
    1e40:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1e42:	4b11      	ldr	r3, [pc, #68]	; (1e88 <system_clock_init+0x88>)
    1e44:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    1e46:	4b11      	ldr	r3, [pc, #68]	; (1e8c <system_clock_init+0x8c>)
    1e48:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1e4a:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1e4c:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1e4e:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    1e50:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1e52:	466b      	mov	r3, sp
    1e54:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1e56:	2306      	movs	r3, #6
    1e58:	466a      	mov	r2, sp
    1e5a:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
    1e5c:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    1e5e:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1e60:	4669      	mov	r1, sp
    1e62:	2000      	movs	r0, #0
    1e64:	4b0a      	ldr	r3, [pc, #40]	; (1e90 <system_clock_init+0x90>)
    1e66:	4798      	blx	r3
    1e68:	2000      	movs	r0, #0
    1e6a:	4b0a      	ldr	r3, [pc, #40]	; (1e94 <system_clock_init+0x94>)
    1e6c:	4798      	blx	r3
#endif
}
    1e6e:	b005      	add	sp, #20
    1e70:	bd30      	pop	{r4, r5, pc}
    1e72:	46c0      	nop			; (mov r8, r8)
    1e74:	40000800 	.word	0x40000800
    1e78:	41004000 	.word	0x41004000
    1e7c:	000020d1 	.word	0x000020d1
    1e80:	00001d1d 	.word	0x00001d1d
    1e84:	00001d59 	.word	0x00001d59
    1e88:	00001e99 	.word	0x00001e99
    1e8c:	40000400 	.word	0x40000400
    1e90:	00001ebd 	.word	0x00001ebd
    1e94:	00001f75 	.word	0x00001f75

00001e98 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1e98:	4a06      	ldr	r2, [pc, #24]	; (1eb4 <system_gclk_init+0x1c>)
    1e9a:	6993      	ldr	r3, [r2, #24]
    1e9c:	2108      	movs	r1, #8
    1e9e:	430b      	orrs	r3, r1
    1ea0:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1ea2:	2201      	movs	r2, #1
    1ea4:	4b04      	ldr	r3, [pc, #16]	; (1eb8 <system_gclk_init+0x20>)
    1ea6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1ea8:	0019      	movs	r1, r3
    1eaa:	780b      	ldrb	r3, [r1, #0]
    1eac:	4213      	tst	r3, r2
    1eae:	d1fc      	bne.n	1eaa <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1eb0:	4770      	bx	lr
    1eb2:	46c0      	nop			; (mov r8, r8)
    1eb4:	40000400 	.word	0x40000400
    1eb8:	40000c00 	.word	0x40000c00

00001ebc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1ebc:	b570      	push	{r4, r5, r6, lr}
    1ebe:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1ec0:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1ec2:	780d      	ldrb	r5, [r1, #0]
    1ec4:	022d      	lsls	r5, r5, #8
    1ec6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1ec8:	784b      	ldrb	r3, [r1, #1]
    1eca:	2b00      	cmp	r3, #0
    1ecc:	d002      	beq.n	1ed4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1ece:	2380      	movs	r3, #128	; 0x80
    1ed0:	02db      	lsls	r3, r3, #11
    1ed2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1ed4:	7a4b      	ldrb	r3, [r1, #9]
    1ed6:	2b00      	cmp	r3, #0
    1ed8:	d002      	beq.n	1ee0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1eda:	2380      	movs	r3, #128	; 0x80
    1edc:	031b      	lsls	r3, r3, #12
    1ede:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1ee0:	6848      	ldr	r0, [r1, #4]
    1ee2:	2801      	cmp	r0, #1
    1ee4:	d910      	bls.n	1f08 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1ee6:	1e43      	subs	r3, r0, #1
    1ee8:	4218      	tst	r0, r3
    1eea:	d134      	bne.n	1f56 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1eec:	2802      	cmp	r0, #2
    1eee:	d930      	bls.n	1f52 <system_gclk_gen_set_config+0x96>
    1ef0:	2302      	movs	r3, #2
    1ef2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1ef4:	3201      	adds	r2, #1
						mask <<= 1) {
    1ef6:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1ef8:	4298      	cmp	r0, r3
    1efa:	d8fb      	bhi.n	1ef4 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1efc:	0212      	lsls	r2, r2, #8
    1efe:	4332      	orrs	r2, r6
    1f00:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1f02:	2380      	movs	r3, #128	; 0x80
    1f04:	035b      	lsls	r3, r3, #13
    1f06:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1f08:	7a0b      	ldrb	r3, [r1, #8]
    1f0a:	2b00      	cmp	r3, #0
    1f0c:	d002      	beq.n	1f14 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1f0e:	2380      	movs	r3, #128	; 0x80
    1f10:	039b      	lsls	r3, r3, #14
    1f12:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1f14:	4a13      	ldr	r2, [pc, #76]	; (1f64 <system_gclk_gen_set_config+0xa8>)
    1f16:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1f18:	b25b      	sxtb	r3, r3
    1f1a:	2b00      	cmp	r3, #0
    1f1c:	dbfb      	blt.n	1f16 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1f1e:	4b12      	ldr	r3, [pc, #72]	; (1f68 <system_gclk_gen_set_config+0xac>)
    1f20:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1f22:	4b12      	ldr	r3, [pc, #72]	; (1f6c <system_gclk_gen_set_config+0xb0>)
    1f24:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1f26:	4a0f      	ldr	r2, [pc, #60]	; (1f64 <system_gclk_gen_set_config+0xa8>)
    1f28:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1f2a:	b25b      	sxtb	r3, r3
    1f2c:	2b00      	cmp	r3, #0
    1f2e:	dbfb      	blt.n	1f28 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1f30:	4b0c      	ldr	r3, [pc, #48]	; (1f64 <system_gclk_gen_set_config+0xa8>)
    1f32:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1f34:	001a      	movs	r2, r3
    1f36:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1f38:	b25b      	sxtb	r3, r3
    1f3a:	2b00      	cmp	r3, #0
    1f3c:	dbfb      	blt.n	1f36 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1f3e:	4a09      	ldr	r2, [pc, #36]	; (1f64 <system_gclk_gen_set_config+0xa8>)
    1f40:	6853      	ldr	r3, [r2, #4]
    1f42:	2180      	movs	r1, #128	; 0x80
    1f44:	0249      	lsls	r1, r1, #9
    1f46:	400b      	ands	r3, r1
    1f48:	431d      	orrs	r5, r3
    1f4a:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1f4c:	4b08      	ldr	r3, [pc, #32]	; (1f70 <system_gclk_gen_set_config+0xb4>)
    1f4e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1f50:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1f52:	2200      	movs	r2, #0
    1f54:	e7d2      	b.n	1efc <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1f56:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1f58:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1f5a:	2380      	movs	r3, #128	; 0x80
    1f5c:	029b      	lsls	r3, r3, #10
    1f5e:	431d      	orrs	r5, r3
    1f60:	e7d2      	b.n	1f08 <system_gclk_gen_set_config+0x4c>
    1f62:	46c0      	nop			; (mov r8, r8)
    1f64:	40000c00 	.word	0x40000c00
    1f68:	00001bc1 	.word	0x00001bc1
    1f6c:	40000c08 	.word	0x40000c08
    1f70:	00001c01 	.word	0x00001c01

00001f74 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1f74:	b510      	push	{r4, lr}
    1f76:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1f78:	4a0b      	ldr	r2, [pc, #44]	; (1fa8 <system_gclk_gen_enable+0x34>)
    1f7a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1f7c:	b25b      	sxtb	r3, r3
    1f7e:	2b00      	cmp	r3, #0
    1f80:	dbfb      	blt.n	1f7a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1f82:	4b0a      	ldr	r3, [pc, #40]	; (1fac <system_gclk_gen_enable+0x38>)
    1f84:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1f86:	4b0a      	ldr	r3, [pc, #40]	; (1fb0 <system_gclk_gen_enable+0x3c>)
    1f88:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1f8a:	4a07      	ldr	r2, [pc, #28]	; (1fa8 <system_gclk_gen_enable+0x34>)
    1f8c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1f8e:	b25b      	sxtb	r3, r3
    1f90:	2b00      	cmp	r3, #0
    1f92:	dbfb      	blt.n	1f8c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1f94:	4a04      	ldr	r2, [pc, #16]	; (1fa8 <system_gclk_gen_enable+0x34>)
    1f96:	6851      	ldr	r1, [r2, #4]
    1f98:	2380      	movs	r3, #128	; 0x80
    1f9a:	025b      	lsls	r3, r3, #9
    1f9c:	430b      	orrs	r3, r1
    1f9e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1fa0:	4b04      	ldr	r3, [pc, #16]	; (1fb4 <system_gclk_gen_enable+0x40>)
    1fa2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1fa4:	bd10      	pop	{r4, pc}
    1fa6:	46c0      	nop			; (mov r8, r8)
    1fa8:	40000c00 	.word	0x40000c00
    1fac:	00001bc1 	.word	0x00001bc1
    1fb0:	40000c04 	.word	0x40000c04
    1fb4:	00001c01 	.word	0x00001c01

00001fb8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1fb8:	b570      	push	{r4, r5, r6, lr}
    1fba:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1fbc:	4a1a      	ldr	r2, [pc, #104]	; (2028 <STACK_SIZE+0x28>)
    1fbe:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1fc0:	b25b      	sxtb	r3, r3
    1fc2:	2b00      	cmp	r3, #0
    1fc4:	dbfb      	blt.n	1fbe <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1fc6:	4b19      	ldr	r3, [pc, #100]	; (202c <STACK_SIZE+0x2c>)
    1fc8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1fca:	4b19      	ldr	r3, [pc, #100]	; (2030 <STACK_SIZE+0x30>)
    1fcc:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1fce:	4a16      	ldr	r2, [pc, #88]	; (2028 <STACK_SIZE+0x28>)
    1fd0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1fd2:	b25b      	sxtb	r3, r3
    1fd4:	2b00      	cmp	r3, #0
    1fd6:	dbfb      	blt.n	1fd0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1fd8:	4e13      	ldr	r6, [pc, #76]	; (2028 <STACK_SIZE+0x28>)
    1fda:	6870      	ldr	r0, [r6, #4]
    1fdc:	04c0      	lsls	r0, r0, #19
    1fde:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1fe0:	4b14      	ldr	r3, [pc, #80]	; (2034 <STACK_SIZE+0x34>)
    1fe2:	4798      	blx	r3
    1fe4:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1fe6:	4b12      	ldr	r3, [pc, #72]	; (2030 <STACK_SIZE+0x30>)
    1fe8:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1fea:	6876      	ldr	r6, [r6, #4]
    1fec:	02f6      	lsls	r6, r6, #11
    1fee:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1ff0:	4b11      	ldr	r3, [pc, #68]	; (2038 <STACK_SIZE+0x38>)
    1ff2:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1ff4:	4a0c      	ldr	r2, [pc, #48]	; (2028 <STACK_SIZE+0x28>)
    1ff6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1ff8:	b25b      	sxtb	r3, r3
    1ffa:	2b00      	cmp	r3, #0
    1ffc:	dbfb      	blt.n	1ff6 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1ffe:	4b0a      	ldr	r3, [pc, #40]	; (2028 <STACK_SIZE+0x28>)
    2000:	689c      	ldr	r4, [r3, #8]
    2002:	0224      	lsls	r4, r4, #8
    2004:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2006:	4b0d      	ldr	r3, [pc, #52]	; (203c <STACK_SIZE+0x3c>)
    2008:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    200a:	2e00      	cmp	r6, #0
    200c:	d107      	bne.n	201e <STACK_SIZE+0x1e>
    200e:	2c01      	cmp	r4, #1
    2010:	d907      	bls.n	2022 <STACK_SIZE+0x22>
		gen_input_hz /= divider;
    2012:	0021      	movs	r1, r4
    2014:	0028      	movs	r0, r5
    2016:	4b0a      	ldr	r3, [pc, #40]	; (2040 <STACK_SIZE+0x40>)
    2018:	4798      	blx	r3
    201a:	0005      	movs	r5, r0
    201c:	e001      	b.n	2022 <STACK_SIZE+0x22>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    201e:	3401      	adds	r4, #1
    2020:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2022:	0028      	movs	r0, r5
    2024:	bd70      	pop	{r4, r5, r6, pc}
    2026:	46c0      	nop			; (mov r8, r8)
    2028:	40000c00 	.word	0x40000c00
    202c:	00001bc1 	.word	0x00001bc1
    2030:	40000c04 	.word	0x40000c04
    2034:	00001c8d 	.word	0x00001c8d
    2038:	40000c08 	.word	0x40000c08
    203c:	00001c01 	.word	0x00001c01
    2040:	0000240d 	.word	0x0000240d

00002044 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2044:	b510      	push	{r4, lr}
    2046:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2048:	4b06      	ldr	r3, [pc, #24]	; (2064 <system_gclk_chan_enable+0x20>)
    204a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    204c:	4b06      	ldr	r3, [pc, #24]	; (2068 <system_gclk_chan_enable+0x24>)
    204e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2050:	4a06      	ldr	r2, [pc, #24]	; (206c <system_gclk_chan_enable+0x28>)
    2052:	8853      	ldrh	r3, [r2, #2]
    2054:	2180      	movs	r1, #128	; 0x80
    2056:	01c9      	lsls	r1, r1, #7
    2058:	430b      	orrs	r3, r1
    205a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    205c:	4b04      	ldr	r3, [pc, #16]	; (2070 <system_gclk_chan_enable+0x2c>)
    205e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2060:	bd10      	pop	{r4, pc}
    2062:	46c0      	nop			; (mov r8, r8)
    2064:	00001bc1 	.word	0x00001bc1
    2068:	40000c02 	.word	0x40000c02
    206c:	40000c00 	.word	0x40000c00
    2070:	00001c01 	.word	0x00001c01

00002074 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2074:	b510      	push	{r4, lr}
    2076:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2078:	4b0f      	ldr	r3, [pc, #60]	; (20b8 <system_gclk_chan_disable+0x44>)
    207a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    207c:	4b0f      	ldr	r3, [pc, #60]	; (20bc <system_gclk_chan_disable+0x48>)
    207e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2080:	4a0f      	ldr	r2, [pc, #60]	; (20c0 <system_gclk_chan_disable+0x4c>)
    2082:	8853      	ldrh	r3, [r2, #2]
    2084:	051b      	lsls	r3, r3, #20
    2086:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2088:	8853      	ldrh	r3, [r2, #2]
    208a:	490e      	ldr	r1, [pc, #56]	; (20c4 <system_gclk_chan_disable+0x50>)
    208c:	400b      	ands	r3, r1
    208e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2090:	8853      	ldrh	r3, [r2, #2]
    2092:	490d      	ldr	r1, [pc, #52]	; (20c8 <system_gclk_chan_disable+0x54>)
    2094:	400b      	ands	r3, r1
    2096:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2098:	0011      	movs	r1, r2
    209a:	2280      	movs	r2, #128	; 0x80
    209c:	01d2      	lsls	r2, r2, #7
    209e:	884b      	ldrh	r3, [r1, #2]
    20a0:	4213      	tst	r3, r2
    20a2:	d1fc      	bne.n	209e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    20a4:	4906      	ldr	r1, [pc, #24]	; (20c0 <system_gclk_chan_disable+0x4c>)
    20a6:	884a      	ldrh	r2, [r1, #2]
    20a8:	0203      	lsls	r3, r0, #8
    20aa:	4806      	ldr	r0, [pc, #24]	; (20c4 <system_gclk_chan_disable+0x50>)
    20ac:	4002      	ands	r2, r0
    20ae:	4313      	orrs	r3, r2
    20b0:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    20b2:	4b06      	ldr	r3, [pc, #24]	; (20cc <system_gclk_chan_disable+0x58>)
    20b4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    20b6:	bd10      	pop	{r4, pc}
    20b8:	00001bc1 	.word	0x00001bc1
    20bc:	40000c02 	.word	0x40000c02
    20c0:	40000c00 	.word	0x40000c00
    20c4:	fffff0ff 	.word	0xfffff0ff
    20c8:	ffffbfff 	.word	0xffffbfff
    20cc:	00001c01 	.word	0x00001c01

000020d0 <system_gclk_chan_set_config>:
{
    20d0:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    20d2:	780c      	ldrb	r4, [r1, #0]
    20d4:	0224      	lsls	r4, r4, #8
    20d6:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    20d8:	4b02      	ldr	r3, [pc, #8]	; (20e4 <system_gclk_chan_set_config+0x14>)
    20da:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    20dc:	b2a4      	uxth	r4, r4
    20de:	4b02      	ldr	r3, [pc, #8]	; (20e8 <system_gclk_chan_set_config+0x18>)
    20e0:	805c      	strh	r4, [r3, #2]
}
    20e2:	bd10      	pop	{r4, pc}
    20e4:	00002075 	.word	0x00002075
    20e8:	40000c00 	.word	0x40000c00

000020ec <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    20ec:	b510      	push	{r4, lr}
    20ee:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    20f0:	4b06      	ldr	r3, [pc, #24]	; (210c <system_gclk_chan_get_hz+0x20>)
    20f2:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    20f4:	4b06      	ldr	r3, [pc, #24]	; (2110 <system_gclk_chan_get_hz+0x24>)
    20f6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    20f8:	4b06      	ldr	r3, [pc, #24]	; (2114 <system_gclk_chan_get_hz+0x28>)
    20fa:	885c      	ldrh	r4, [r3, #2]
    20fc:	0524      	lsls	r4, r4, #20
    20fe:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    2100:	4b05      	ldr	r3, [pc, #20]	; (2118 <system_gclk_chan_get_hz+0x2c>)
    2102:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2104:	0020      	movs	r0, r4
    2106:	4b05      	ldr	r3, [pc, #20]	; (211c <system_gclk_chan_get_hz+0x30>)
    2108:	4798      	blx	r3
}
    210a:	bd10      	pop	{r4, pc}
    210c:	00001bc1 	.word	0x00001bc1
    2110:	40000c02 	.word	0x40000c02
    2114:	40000c00 	.word	0x40000c00
    2118:	00001c01 	.word	0x00001c01
    211c:	00001fb9 	.word	0x00001fb9

00002120 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2120:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2122:	78d3      	ldrb	r3, [r2, #3]
    2124:	2b00      	cmp	r3, #0
    2126:	d135      	bne.n	2194 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2128:	7813      	ldrb	r3, [r2, #0]
    212a:	2b80      	cmp	r3, #128	; 0x80
    212c:	d029      	beq.n	2182 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    212e:	061b      	lsls	r3, r3, #24
    2130:	2480      	movs	r4, #128	; 0x80
    2132:	0264      	lsls	r4, r4, #9
    2134:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2136:	7854      	ldrb	r4, [r2, #1]
    2138:	2502      	movs	r5, #2
    213a:	43ac      	bics	r4, r5
    213c:	d106      	bne.n	214c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    213e:	7894      	ldrb	r4, [r2, #2]
    2140:	2c00      	cmp	r4, #0
    2142:	d120      	bne.n	2186 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2144:	2480      	movs	r4, #128	; 0x80
    2146:	02a4      	lsls	r4, r4, #10
    2148:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    214a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    214c:	7854      	ldrb	r4, [r2, #1]
    214e:	3c01      	subs	r4, #1
    2150:	2c01      	cmp	r4, #1
    2152:	d91c      	bls.n	218e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2154:	040d      	lsls	r5, r1, #16
    2156:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2158:	24a0      	movs	r4, #160	; 0xa0
    215a:	05e4      	lsls	r4, r4, #23
    215c:	432c      	orrs	r4, r5
    215e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2160:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2162:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2164:	24d0      	movs	r4, #208	; 0xd0
    2166:	0624      	lsls	r4, r4, #24
    2168:	432c      	orrs	r4, r5
    216a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    216c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    216e:	78d4      	ldrb	r4, [r2, #3]
    2170:	2c00      	cmp	r4, #0
    2172:	d122      	bne.n	21ba <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2174:	035b      	lsls	r3, r3, #13
    2176:	d51c      	bpl.n	21b2 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2178:	7893      	ldrb	r3, [r2, #2]
    217a:	2b01      	cmp	r3, #1
    217c:	d01e      	beq.n	21bc <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    217e:	6141      	str	r1, [r0, #20]
    2180:	e017      	b.n	21b2 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2182:	2300      	movs	r3, #0
    2184:	e7d7      	b.n	2136 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2186:	24c0      	movs	r4, #192	; 0xc0
    2188:	02e4      	lsls	r4, r4, #11
    218a:	4323      	orrs	r3, r4
    218c:	e7dd      	b.n	214a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    218e:	4c0d      	ldr	r4, [pc, #52]	; (21c4 <_system_pinmux_config+0xa4>)
    2190:	4023      	ands	r3, r4
    2192:	e7df      	b.n	2154 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2194:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2196:	040c      	lsls	r4, r1, #16
    2198:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    219a:	23a0      	movs	r3, #160	; 0xa0
    219c:	05db      	lsls	r3, r3, #23
    219e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    21a0:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    21a2:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    21a4:	23d0      	movs	r3, #208	; 0xd0
    21a6:	061b      	lsls	r3, r3, #24
    21a8:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    21aa:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    21ac:	78d3      	ldrb	r3, [r2, #3]
    21ae:	2b00      	cmp	r3, #0
    21b0:	d103      	bne.n	21ba <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    21b2:	7853      	ldrb	r3, [r2, #1]
    21b4:	3b01      	subs	r3, #1
    21b6:	2b01      	cmp	r3, #1
    21b8:	d902      	bls.n	21c0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    21ba:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    21bc:	6181      	str	r1, [r0, #24]
    21be:	e7f8      	b.n	21b2 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    21c0:	6081      	str	r1, [r0, #8]
}
    21c2:	e7fa      	b.n	21ba <_system_pinmux_config+0x9a>
    21c4:	fffbffff 	.word	0xfffbffff

000021c8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    21c8:	b510      	push	{r4, lr}
    21ca:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    21cc:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    21ce:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    21d0:	2900      	cmp	r1, #0
    21d2:	d104      	bne.n	21de <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    21d4:	0943      	lsrs	r3, r0, #5
    21d6:	01db      	lsls	r3, r3, #7
    21d8:	4905      	ldr	r1, [pc, #20]	; (21f0 <system_pinmux_pin_set_config+0x28>)
    21da:	468c      	mov	ip, r1
    21dc:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    21de:	241f      	movs	r4, #31
    21e0:	4020      	ands	r0, r4
    21e2:	2101      	movs	r1, #1
    21e4:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    21e6:	0018      	movs	r0, r3
    21e8:	4b02      	ldr	r3, [pc, #8]	; (21f4 <system_pinmux_pin_set_config+0x2c>)
    21ea:	4798      	blx	r3
}
    21ec:	bd10      	pop	{r4, pc}
    21ee:	46c0      	nop			; (mov r8, r8)
    21f0:	41004400 	.word	0x41004400
    21f4:	00002121 	.word	0x00002121

000021f8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    21f8:	4770      	bx	lr
	...

000021fc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    21fc:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    21fe:	4b05      	ldr	r3, [pc, #20]	; (2214 <system_init+0x18>)
    2200:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2202:	4b05      	ldr	r3, [pc, #20]	; (2218 <system_init+0x1c>)
    2204:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2206:	4b05      	ldr	r3, [pc, #20]	; (221c <system_init+0x20>)
    2208:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    220a:	4b05      	ldr	r3, [pc, #20]	; (2220 <system_init+0x24>)
    220c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    220e:	4b05      	ldr	r3, [pc, #20]	; (2224 <system_init+0x28>)
    2210:	4798      	blx	r3
}
    2212:	bd10      	pop	{r4, pc}
    2214:	00001e01 	.word	0x00001e01
    2218:	00001c31 	.word	0x00001c31
    221c:	000021f9 	.word	0x000021f9
    2220:	000001cd 	.word	0x000001cd
    2224:	000021f9 	.word	0x000021f9

00002228 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2228:	e7fe      	b.n	2228 <Dummy_Handler>
	...

0000222c <Reset_Handler>:
{
    222c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    222e:	4a2a      	ldr	r2, [pc, #168]	; (22d8 <Reset_Handler+0xac>)
    2230:	4b2a      	ldr	r3, [pc, #168]	; (22dc <Reset_Handler+0xb0>)
    2232:	429a      	cmp	r2, r3
    2234:	d011      	beq.n	225a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2236:	001a      	movs	r2, r3
    2238:	4b29      	ldr	r3, [pc, #164]	; (22e0 <Reset_Handler+0xb4>)
    223a:	429a      	cmp	r2, r3
    223c:	d20d      	bcs.n	225a <Reset_Handler+0x2e>
    223e:	4a29      	ldr	r2, [pc, #164]	; (22e4 <Reset_Handler+0xb8>)
    2240:	3303      	adds	r3, #3
    2242:	1a9b      	subs	r3, r3, r2
    2244:	089b      	lsrs	r3, r3, #2
    2246:	3301      	adds	r3, #1
    2248:	009b      	lsls	r3, r3, #2
    224a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    224c:	4823      	ldr	r0, [pc, #140]	; (22dc <Reset_Handler+0xb0>)
    224e:	4922      	ldr	r1, [pc, #136]	; (22d8 <Reset_Handler+0xac>)
    2250:	588c      	ldr	r4, [r1, r2]
    2252:	5084      	str	r4, [r0, r2]
    2254:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2256:	429a      	cmp	r2, r3
    2258:	d1fa      	bne.n	2250 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    225a:	4a23      	ldr	r2, [pc, #140]	; (22e8 <Reset_Handler+0xbc>)
    225c:	4b23      	ldr	r3, [pc, #140]	; (22ec <Reset_Handler+0xc0>)
    225e:	429a      	cmp	r2, r3
    2260:	d20a      	bcs.n	2278 <Reset_Handler+0x4c>
    2262:	43d3      	mvns	r3, r2
    2264:	4921      	ldr	r1, [pc, #132]	; (22ec <Reset_Handler+0xc0>)
    2266:	185b      	adds	r3, r3, r1
    2268:	2103      	movs	r1, #3
    226a:	438b      	bics	r3, r1
    226c:	3304      	adds	r3, #4
    226e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2270:	2100      	movs	r1, #0
    2272:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2274:	4293      	cmp	r3, r2
    2276:	d1fc      	bne.n	2272 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2278:	4a1d      	ldr	r2, [pc, #116]	; (22f0 <Reset_Handler+0xc4>)
    227a:	21ff      	movs	r1, #255	; 0xff
    227c:	4b1d      	ldr	r3, [pc, #116]	; (22f4 <Reset_Handler+0xc8>)
    227e:	438b      	bics	r3, r1
    2280:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2282:	39fd      	subs	r1, #253	; 0xfd
    2284:	2390      	movs	r3, #144	; 0x90
    2286:	005b      	lsls	r3, r3, #1
    2288:	4a1b      	ldr	r2, [pc, #108]	; (22f8 <Reset_Handler+0xcc>)
    228a:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    228c:	4a1b      	ldr	r2, [pc, #108]	; (22fc <Reset_Handler+0xd0>)
    228e:	78d3      	ldrb	r3, [r2, #3]
    2290:	2503      	movs	r5, #3
    2292:	43ab      	bics	r3, r5
    2294:	2402      	movs	r4, #2
    2296:	4323      	orrs	r3, r4
    2298:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    229a:	78d3      	ldrb	r3, [r2, #3]
    229c:	270c      	movs	r7, #12
    229e:	43bb      	bics	r3, r7
    22a0:	2608      	movs	r6, #8
    22a2:	4333      	orrs	r3, r6
    22a4:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    22a6:	4b16      	ldr	r3, [pc, #88]	; (2300 <Reset_Handler+0xd4>)
    22a8:	7b98      	ldrb	r0, [r3, #14]
    22aa:	2230      	movs	r2, #48	; 0x30
    22ac:	4390      	bics	r0, r2
    22ae:	2220      	movs	r2, #32
    22b0:	4310      	orrs	r0, r2
    22b2:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    22b4:	7b99      	ldrb	r1, [r3, #14]
    22b6:	43b9      	bics	r1, r7
    22b8:	4331      	orrs	r1, r6
    22ba:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    22bc:	7b9a      	ldrb	r2, [r3, #14]
    22be:	43aa      	bics	r2, r5
    22c0:	4322      	orrs	r2, r4
    22c2:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    22c4:	4a0f      	ldr	r2, [pc, #60]	; (2304 <Reset_Handler+0xd8>)
    22c6:	6853      	ldr	r3, [r2, #4]
    22c8:	2180      	movs	r1, #128	; 0x80
    22ca:	430b      	orrs	r3, r1
    22cc:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    22ce:	4b0e      	ldr	r3, [pc, #56]	; (2308 <Reset_Handler+0xdc>)
    22d0:	4798      	blx	r3
        main();
    22d2:	4b0e      	ldr	r3, [pc, #56]	; (230c <Reset_Handler+0xe0>)
    22d4:	4798      	blx	r3
    22d6:	e7fe      	b.n	22d6 <Reset_Handler+0xaa>
    22d8:	000048ac 	.word	0x000048ac
    22dc:	20000000 	.word	0x20000000
    22e0:	20000068 	.word	0x20000068
    22e4:	20000004 	.word	0x20000004
    22e8:	20000068 	.word	0x20000068
    22ec:	20000274 	.word	0x20000274
    22f0:	e000ed00 	.word	0xe000ed00
    22f4:	00000000 	.word	0x00000000
    22f8:	41007000 	.word	0x41007000
    22fc:	41005000 	.word	0x41005000
    2300:	41004800 	.word	0x41004800
    2304:	41004000 	.word	0x41004000
    2308:	00003441 	.word	0x00003441
    230c:	0000234d 	.word	0x0000234d

00002310 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2310:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2312:	4a06      	ldr	r2, [pc, #24]	; (232c <_sbrk+0x1c>)
    2314:	6812      	ldr	r2, [r2, #0]
    2316:	2a00      	cmp	r2, #0
    2318:	d004      	beq.n	2324 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    231a:	4a04      	ldr	r2, [pc, #16]	; (232c <_sbrk+0x1c>)
    231c:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    231e:	18c3      	adds	r3, r0, r3
    2320:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2322:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2324:	4902      	ldr	r1, [pc, #8]	; (2330 <_sbrk+0x20>)
    2326:	4a01      	ldr	r2, [pc, #4]	; (232c <_sbrk+0x1c>)
    2328:	6011      	str	r1, [r2, #0]
    232a:	e7f6      	b.n	231a <_sbrk+0xa>
    232c:	200000c8 	.word	0x200000c8
    2330:	20002278 	.word	0x20002278

00002334 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2334:	2001      	movs	r0, #1
    2336:	4240      	negs	r0, r0
    2338:	4770      	bx	lr

0000233a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    233a:	2380      	movs	r3, #128	; 0x80
    233c:	019b      	lsls	r3, r3, #6
    233e:	604b      	str	r3, [r1, #4]

	return 0;
}
    2340:	2000      	movs	r0, #0
    2342:	4770      	bx	lr

00002344 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2344:	2001      	movs	r0, #1
    2346:	4770      	bx	lr

00002348 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2348:	2000      	movs	r0, #0
    234a:	4770      	bx	lr

0000234c <main>:
	PT_END(m_pt);
}


int main (void)
{
    234c:	b570      	push	{r4, r5, r6, lr}
	system_init();
    234e:	4b1e      	ldr	r3, [pc, #120]	; (23c8 <main+0x7c>)
    2350:	4798      	blx	r3
	/** \brief Realiza a configurao da comunicao serial
	 *		entre a placa e o PC, por exemplo.
	 *		Pado: 9600bps,  8 bits
	 */
	config_usarts();
    2352:	4b1e      	ldr	r3, [pc, #120]	; (23cc <main+0x80>)
    2354:	4798      	blx	r3
	init_usart();
    2356:	4b1e      	ldr	r3, [pc, #120]	; (23d0 <main+0x84>)
    2358:	4798      	blx	r3
	configure_nvm();
    235a:	4b1e      	ldr	r3, [pc, #120]	; (23d4 <main+0x88>)
    235c:	4798      	blx	r3

	init_ciclo(&ciclom);
    235e:	4c1e      	ldr	r4, [pc, #120]	; (23d8 <main+0x8c>)
    2360:	0020      	movs	r0, r4
    2362:	4b1e      	ldr	r3, [pc, #120]	; (23dc <main+0x90>)
    2364:	4798      	blx	r3
	ciclom.situacao = STOPPED;
    2366:	2501      	movs	r5, #1
    2368:	7725      	strb	r5, [r4, #28]
	lerMemDados(&ciclom);
    236a:	0020      	movs	r0, r4
    236c:	4b1c      	ldr	r3, [pc, #112]	; (23e0 <main+0x94>)
    236e:	4798      	blx	r3
	
	/**<inicializa o mdulo TCC para o contador. */
	configure_tcc();
    2370:	4b1c      	ldr	r3, [pc, #112]	; (23e4 <main+0x98>)
    2372:	4798      	blx	r3
	configure_tcc_callbacks();
    2374:	4b1c      	ldr	r3, [pc, #112]	; (23e8 <main+0x9c>)
    2376:	4798      	blx	r3
	
	/**< Processos para deteco do movimento da roda. E manipulao
	*	do boto SW0. */
	configure_extint_channel();
    2378:	4b1c      	ldr	r3, [pc, #112]	; (23ec <main+0xa0>)
    237a:	4798      	blx	r3
	configure_extint_callbacks();
    237c:	4b1c      	ldr	r3, [pc, #112]	; (23f0 <main+0xa4>)
    237e:	4798      	blx	r3
	cpu_irq_enable();
    2380:	4b1c      	ldr	r3, [pc, #112]	; (23f4 <main+0xa8>)
    2382:	701d      	strb	r5, [r3, #0]
    2384:	f3bf 8f5f 	dmb	sy
    2388:	b662      	cpsie	i
	system_interrupt_enable_global();
	
	PT_INIT(&movimento_pt);
    238a:	2200      	movs	r2, #0
    238c:	4b1a      	ldr	r3, [pc, #104]	; (23f8 <main+0xac>)
    238e:	801a      	strh	r2, [r3, #0]
	PT_BEGIN(m_pt);
    2390:	001c      	movs	r4, r3
    2392:	8823      	ldrh	r3, [r4, #0]
    2394:	2b00      	cmp	r3, #0
    2396:	d012      	beq.n	23be <main+0x72>
    2398:	2b2d      	cmp	r3, #45	; 0x2d
    239a:	d003      	beq.n	23a4 <main+0x58>
	PT_END(m_pt);
    239c:	2200      	movs	r2, #0
    239e:	4b16      	ldr	r3, [pc, #88]	; (23f8 <main+0xac>)
    23a0:	801a      	strh	r2, [r3, #0]
    23a2:	e7f6      	b.n	2392 <main+0x46>
		PT_WAIT_UNTIL(m_pt, pulsos >1);
    23a4:	4b15      	ldr	r3, [pc, #84]	; (23fc <main+0xb0>)
    23a6:	781a      	ldrb	r2, [r3, #0]
    23a8:	2a01      	cmp	r2, #1
    23aa:	d9f2      	bls.n	2392 <main+0x46>
		getSpeed(relogio, &ciclom, pulsos);
    23ac:	b292      	uxth	r2, r2
    23ae:	4b14      	ldr	r3, [pc, #80]	; (2400 <main+0xb4>)
    23b0:	6818      	ldr	r0, [r3, #0]
    23b2:	4909      	ldr	r1, [pc, #36]	; (23d8 <main+0x8c>)
    23b4:	4b13      	ldr	r3, [pc, #76]	; (2404 <main+0xb8>)
    23b6:	4798      	blx	r3
		gravaMemDados(&ciclom);
    23b8:	4807      	ldr	r0, [pc, #28]	; (23d8 <main+0x8c>)
    23ba:	4b13      	ldr	r3, [pc, #76]	; (2408 <main+0xbc>)
    23bc:	4798      	blx	r3
		PT_WAIT_UNTIL(m_pt, pulsos >1);
    23be:	222d      	movs	r2, #45	; 0x2d
    23c0:	4b0d      	ldr	r3, [pc, #52]	; (23f8 <main+0xac>)
    23c2:	801a      	strh	r2, [r3, #0]
    23c4:	e7ee      	b.n	23a4 <main+0x58>
    23c6:	46c0      	nop			; (mov r8, r8)
    23c8:	000021fd 	.word	0x000021fd
    23cc:	00001061 	.word	0x00001061
    23d0:	000010d1 	.word	0x000010d1
    23d4:	0000154d 	.word	0x0000154d
    23d8:	200001e8 	.word	0x200001e8
    23dc:	0000115d 	.word	0x0000115d
    23e0:	00001429 	.word	0x00001429
    23e4:	00001391 	.word	0x00001391
    23e8:	000013ed 	.word	0x000013ed
    23ec:	00001319 	.word	0x00001319
    23f0:	0000135d 	.word	0x0000135d
    23f4:	20000000 	.word	0x20000000
    23f8:	200000cc 	.word	0x200000cc
    23fc:	20000254 	.word	0x20000254
    2400:	20000210 	.word	0x20000210
    2404:	00001179 	.word	0x00001179
    2408:	000014c1 	.word	0x000014c1

0000240c <__udivsi3>:
    240c:	2200      	movs	r2, #0
    240e:	0843      	lsrs	r3, r0, #1
    2410:	428b      	cmp	r3, r1
    2412:	d374      	bcc.n	24fe <__udivsi3+0xf2>
    2414:	0903      	lsrs	r3, r0, #4
    2416:	428b      	cmp	r3, r1
    2418:	d35f      	bcc.n	24da <__udivsi3+0xce>
    241a:	0a03      	lsrs	r3, r0, #8
    241c:	428b      	cmp	r3, r1
    241e:	d344      	bcc.n	24aa <__udivsi3+0x9e>
    2420:	0b03      	lsrs	r3, r0, #12
    2422:	428b      	cmp	r3, r1
    2424:	d328      	bcc.n	2478 <__udivsi3+0x6c>
    2426:	0c03      	lsrs	r3, r0, #16
    2428:	428b      	cmp	r3, r1
    242a:	d30d      	bcc.n	2448 <__udivsi3+0x3c>
    242c:	22ff      	movs	r2, #255	; 0xff
    242e:	0209      	lsls	r1, r1, #8
    2430:	ba12      	rev	r2, r2
    2432:	0c03      	lsrs	r3, r0, #16
    2434:	428b      	cmp	r3, r1
    2436:	d302      	bcc.n	243e <__udivsi3+0x32>
    2438:	1212      	asrs	r2, r2, #8
    243a:	0209      	lsls	r1, r1, #8
    243c:	d065      	beq.n	250a <__udivsi3+0xfe>
    243e:	0b03      	lsrs	r3, r0, #12
    2440:	428b      	cmp	r3, r1
    2442:	d319      	bcc.n	2478 <__udivsi3+0x6c>
    2444:	e000      	b.n	2448 <__udivsi3+0x3c>
    2446:	0a09      	lsrs	r1, r1, #8
    2448:	0bc3      	lsrs	r3, r0, #15
    244a:	428b      	cmp	r3, r1
    244c:	d301      	bcc.n	2452 <__udivsi3+0x46>
    244e:	03cb      	lsls	r3, r1, #15
    2450:	1ac0      	subs	r0, r0, r3
    2452:	4152      	adcs	r2, r2
    2454:	0b83      	lsrs	r3, r0, #14
    2456:	428b      	cmp	r3, r1
    2458:	d301      	bcc.n	245e <__udivsi3+0x52>
    245a:	038b      	lsls	r3, r1, #14
    245c:	1ac0      	subs	r0, r0, r3
    245e:	4152      	adcs	r2, r2
    2460:	0b43      	lsrs	r3, r0, #13
    2462:	428b      	cmp	r3, r1
    2464:	d301      	bcc.n	246a <__udivsi3+0x5e>
    2466:	034b      	lsls	r3, r1, #13
    2468:	1ac0      	subs	r0, r0, r3
    246a:	4152      	adcs	r2, r2
    246c:	0b03      	lsrs	r3, r0, #12
    246e:	428b      	cmp	r3, r1
    2470:	d301      	bcc.n	2476 <__udivsi3+0x6a>
    2472:	030b      	lsls	r3, r1, #12
    2474:	1ac0      	subs	r0, r0, r3
    2476:	4152      	adcs	r2, r2
    2478:	0ac3      	lsrs	r3, r0, #11
    247a:	428b      	cmp	r3, r1
    247c:	d301      	bcc.n	2482 <__udivsi3+0x76>
    247e:	02cb      	lsls	r3, r1, #11
    2480:	1ac0      	subs	r0, r0, r3
    2482:	4152      	adcs	r2, r2
    2484:	0a83      	lsrs	r3, r0, #10
    2486:	428b      	cmp	r3, r1
    2488:	d301      	bcc.n	248e <__udivsi3+0x82>
    248a:	028b      	lsls	r3, r1, #10
    248c:	1ac0      	subs	r0, r0, r3
    248e:	4152      	adcs	r2, r2
    2490:	0a43      	lsrs	r3, r0, #9
    2492:	428b      	cmp	r3, r1
    2494:	d301      	bcc.n	249a <__udivsi3+0x8e>
    2496:	024b      	lsls	r3, r1, #9
    2498:	1ac0      	subs	r0, r0, r3
    249a:	4152      	adcs	r2, r2
    249c:	0a03      	lsrs	r3, r0, #8
    249e:	428b      	cmp	r3, r1
    24a0:	d301      	bcc.n	24a6 <__udivsi3+0x9a>
    24a2:	020b      	lsls	r3, r1, #8
    24a4:	1ac0      	subs	r0, r0, r3
    24a6:	4152      	adcs	r2, r2
    24a8:	d2cd      	bcs.n	2446 <__udivsi3+0x3a>
    24aa:	09c3      	lsrs	r3, r0, #7
    24ac:	428b      	cmp	r3, r1
    24ae:	d301      	bcc.n	24b4 <__udivsi3+0xa8>
    24b0:	01cb      	lsls	r3, r1, #7
    24b2:	1ac0      	subs	r0, r0, r3
    24b4:	4152      	adcs	r2, r2
    24b6:	0983      	lsrs	r3, r0, #6
    24b8:	428b      	cmp	r3, r1
    24ba:	d301      	bcc.n	24c0 <__udivsi3+0xb4>
    24bc:	018b      	lsls	r3, r1, #6
    24be:	1ac0      	subs	r0, r0, r3
    24c0:	4152      	adcs	r2, r2
    24c2:	0943      	lsrs	r3, r0, #5
    24c4:	428b      	cmp	r3, r1
    24c6:	d301      	bcc.n	24cc <__udivsi3+0xc0>
    24c8:	014b      	lsls	r3, r1, #5
    24ca:	1ac0      	subs	r0, r0, r3
    24cc:	4152      	adcs	r2, r2
    24ce:	0903      	lsrs	r3, r0, #4
    24d0:	428b      	cmp	r3, r1
    24d2:	d301      	bcc.n	24d8 <__udivsi3+0xcc>
    24d4:	010b      	lsls	r3, r1, #4
    24d6:	1ac0      	subs	r0, r0, r3
    24d8:	4152      	adcs	r2, r2
    24da:	08c3      	lsrs	r3, r0, #3
    24dc:	428b      	cmp	r3, r1
    24de:	d301      	bcc.n	24e4 <__udivsi3+0xd8>
    24e0:	00cb      	lsls	r3, r1, #3
    24e2:	1ac0      	subs	r0, r0, r3
    24e4:	4152      	adcs	r2, r2
    24e6:	0883      	lsrs	r3, r0, #2
    24e8:	428b      	cmp	r3, r1
    24ea:	d301      	bcc.n	24f0 <__udivsi3+0xe4>
    24ec:	008b      	lsls	r3, r1, #2
    24ee:	1ac0      	subs	r0, r0, r3
    24f0:	4152      	adcs	r2, r2
    24f2:	0843      	lsrs	r3, r0, #1
    24f4:	428b      	cmp	r3, r1
    24f6:	d301      	bcc.n	24fc <__udivsi3+0xf0>
    24f8:	004b      	lsls	r3, r1, #1
    24fa:	1ac0      	subs	r0, r0, r3
    24fc:	4152      	adcs	r2, r2
    24fe:	1a41      	subs	r1, r0, r1
    2500:	d200      	bcs.n	2504 <__udivsi3+0xf8>
    2502:	4601      	mov	r1, r0
    2504:	4152      	adcs	r2, r2
    2506:	4610      	mov	r0, r2
    2508:	4770      	bx	lr
    250a:	e7ff      	b.n	250c <__udivsi3+0x100>
    250c:	b501      	push	{r0, lr}
    250e:	2000      	movs	r0, #0
    2510:	f000 f806 	bl	2520 <__aeabi_idiv0>
    2514:	bd02      	pop	{r1, pc}
    2516:	46c0      	nop			; (mov r8, r8)

00002518 <__aeabi_uidivmod>:
    2518:	2900      	cmp	r1, #0
    251a:	d0f7      	beq.n	250c <__udivsi3+0x100>
    251c:	e776      	b.n	240c <__udivsi3>
    251e:	4770      	bx	lr

00002520 <__aeabi_idiv0>:
    2520:	4770      	bx	lr
    2522:	46c0      	nop			; (mov r8, r8)

00002524 <__aeabi_cfrcmple>:
    2524:	4684      	mov	ip, r0
    2526:	1c08      	adds	r0, r1, #0
    2528:	4661      	mov	r1, ip
    252a:	e7ff      	b.n	252c <__aeabi_cfcmpeq>

0000252c <__aeabi_cfcmpeq>:
    252c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    252e:	f000 fbb5 	bl	2c9c <__lesf2>
    2532:	2800      	cmp	r0, #0
    2534:	d401      	bmi.n	253a <__aeabi_cfcmpeq+0xe>
    2536:	2100      	movs	r1, #0
    2538:	42c8      	cmn	r0, r1
    253a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000253c <__aeabi_fcmpeq>:
    253c:	b510      	push	{r4, lr}
    253e:	f000 fb47 	bl	2bd0 <__eqsf2>
    2542:	4240      	negs	r0, r0
    2544:	3001      	adds	r0, #1
    2546:	bd10      	pop	{r4, pc}

00002548 <__aeabi_fcmplt>:
    2548:	b510      	push	{r4, lr}
    254a:	f000 fba7 	bl	2c9c <__lesf2>
    254e:	2800      	cmp	r0, #0
    2550:	db01      	blt.n	2556 <__aeabi_fcmplt+0xe>
    2552:	2000      	movs	r0, #0
    2554:	bd10      	pop	{r4, pc}
    2556:	2001      	movs	r0, #1
    2558:	bd10      	pop	{r4, pc}
    255a:	46c0      	nop			; (mov r8, r8)

0000255c <__aeabi_fcmple>:
    255c:	b510      	push	{r4, lr}
    255e:	f000 fb9d 	bl	2c9c <__lesf2>
    2562:	2800      	cmp	r0, #0
    2564:	dd01      	ble.n	256a <__aeabi_fcmple+0xe>
    2566:	2000      	movs	r0, #0
    2568:	bd10      	pop	{r4, pc}
    256a:	2001      	movs	r0, #1
    256c:	bd10      	pop	{r4, pc}
    256e:	46c0      	nop			; (mov r8, r8)

00002570 <__aeabi_fcmpgt>:
    2570:	b510      	push	{r4, lr}
    2572:	f000 fb53 	bl	2c1c <__gesf2>
    2576:	2800      	cmp	r0, #0
    2578:	dc01      	bgt.n	257e <__aeabi_fcmpgt+0xe>
    257a:	2000      	movs	r0, #0
    257c:	bd10      	pop	{r4, pc}
    257e:	2001      	movs	r0, #1
    2580:	bd10      	pop	{r4, pc}
    2582:	46c0      	nop			; (mov r8, r8)

00002584 <__aeabi_fcmpge>:
    2584:	b510      	push	{r4, lr}
    2586:	f000 fb49 	bl	2c1c <__gesf2>
    258a:	2800      	cmp	r0, #0
    258c:	da01      	bge.n	2592 <__aeabi_fcmpge+0xe>
    258e:	2000      	movs	r0, #0
    2590:	bd10      	pop	{r4, pc}
    2592:	2001      	movs	r0, #1
    2594:	bd10      	pop	{r4, pc}
    2596:	46c0      	nop			; (mov r8, r8)

00002598 <__aeabi_lmul>:
    2598:	b5f0      	push	{r4, r5, r6, r7, lr}
    259a:	46ce      	mov	lr, r9
    259c:	4647      	mov	r7, r8
    259e:	0415      	lsls	r5, r2, #16
    25a0:	0c2d      	lsrs	r5, r5, #16
    25a2:	002e      	movs	r6, r5
    25a4:	b580      	push	{r7, lr}
    25a6:	0407      	lsls	r7, r0, #16
    25a8:	0c14      	lsrs	r4, r2, #16
    25aa:	0c3f      	lsrs	r7, r7, #16
    25ac:	4699      	mov	r9, r3
    25ae:	0c03      	lsrs	r3, r0, #16
    25b0:	437e      	muls	r6, r7
    25b2:	435d      	muls	r5, r3
    25b4:	4367      	muls	r7, r4
    25b6:	4363      	muls	r3, r4
    25b8:	197f      	adds	r7, r7, r5
    25ba:	0c34      	lsrs	r4, r6, #16
    25bc:	19e4      	adds	r4, r4, r7
    25be:	469c      	mov	ip, r3
    25c0:	42a5      	cmp	r5, r4
    25c2:	d903      	bls.n	25cc <__aeabi_lmul+0x34>
    25c4:	2380      	movs	r3, #128	; 0x80
    25c6:	025b      	lsls	r3, r3, #9
    25c8:	4698      	mov	r8, r3
    25ca:	44c4      	add	ip, r8
    25cc:	464b      	mov	r3, r9
    25ce:	4351      	muls	r1, r2
    25d0:	4343      	muls	r3, r0
    25d2:	0436      	lsls	r6, r6, #16
    25d4:	0c36      	lsrs	r6, r6, #16
    25d6:	0c25      	lsrs	r5, r4, #16
    25d8:	0424      	lsls	r4, r4, #16
    25da:	4465      	add	r5, ip
    25dc:	19a4      	adds	r4, r4, r6
    25de:	1859      	adds	r1, r3, r1
    25e0:	1949      	adds	r1, r1, r5
    25e2:	0020      	movs	r0, r4
    25e4:	bc0c      	pop	{r2, r3}
    25e6:	4690      	mov	r8, r2
    25e8:	4699      	mov	r9, r3
    25ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

000025ec <__aeabi_f2uiz>:
    25ec:	219e      	movs	r1, #158	; 0x9e
    25ee:	b510      	push	{r4, lr}
    25f0:	05c9      	lsls	r1, r1, #23
    25f2:	1c04      	adds	r4, r0, #0
    25f4:	f7ff ffc6 	bl	2584 <__aeabi_fcmpge>
    25f8:	2800      	cmp	r0, #0
    25fa:	d103      	bne.n	2604 <__aeabi_f2uiz+0x18>
    25fc:	1c20      	adds	r0, r4, #0
    25fe:	f000 fe4b 	bl	3298 <__aeabi_f2iz>
    2602:	bd10      	pop	{r4, pc}
    2604:	219e      	movs	r1, #158	; 0x9e
    2606:	1c20      	adds	r0, r4, #0
    2608:	05c9      	lsls	r1, r1, #23
    260a:	f000 fca9 	bl	2f60 <__aeabi_fsub>
    260e:	f000 fe43 	bl	3298 <__aeabi_f2iz>
    2612:	2380      	movs	r3, #128	; 0x80
    2614:	061b      	lsls	r3, r3, #24
    2616:	469c      	mov	ip, r3
    2618:	4460      	add	r0, ip
    261a:	e7f2      	b.n	2602 <__aeabi_f2uiz+0x16>

0000261c <__aeabi_fadd>:
    261c:	b5f0      	push	{r4, r5, r6, r7, lr}
    261e:	46c6      	mov	lr, r8
    2620:	024e      	lsls	r6, r1, #9
    2622:	0247      	lsls	r7, r0, #9
    2624:	0a76      	lsrs	r6, r6, #9
    2626:	0a7b      	lsrs	r3, r7, #9
    2628:	0044      	lsls	r4, r0, #1
    262a:	0fc5      	lsrs	r5, r0, #31
    262c:	00f7      	lsls	r7, r6, #3
    262e:	0048      	lsls	r0, r1, #1
    2630:	4698      	mov	r8, r3
    2632:	b500      	push	{lr}
    2634:	0e24      	lsrs	r4, r4, #24
    2636:	002a      	movs	r2, r5
    2638:	00db      	lsls	r3, r3, #3
    263a:	0e00      	lsrs	r0, r0, #24
    263c:	0fc9      	lsrs	r1, r1, #31
    263e:	46bc      	mov	ip, r7
    2640:	428d      	cmp	r5, r1
    2642:	d067      	beq.n	2714 <__aeabi_fadd+0xf8>
    2644:	1a22      	subs	r2, r4, r0
    2646:	2a00      	cmp	r2, #0
    2648:	dc00      	bgt.n	264c <__aeabi_fadd+0x30>
    264a:	e0a5      	b.n	2798 <__aeabi_fadd+0x17c>
    264c:	2800      	cmp	r0, #0
    264e:	d13a      	bne.n	26c6 <__aeabi_fadd+0xaa>
    2650:	2f00      	cmp	r7, #0
    2652:	d100      	bne.n	2656 <__aeabi_fadd+0x3a>
    2654:	e093      	b.n	277e <__aeabi_fadd+0x162>
    2656:	1e51      	subs	r1, r2, #1
    2658:	2900      	cmp	r1, #0
    265a:	d000      	beq.n	265e <__aeabi_fadd+0x42>
    265c:	e0bc      	b.n	27d8 <__aeabi_fadd+0x1bc>
    265e:	2401      	movs	r4, #1
    2660:	1bdb      	subs	r3, r3, r7
    2662:	015a      	lsls	r2, r3, #5
    2664:	d546      	bpl.n	26f4 <__aeabi_fadd+0xd8>
    2666:	019b      	lsls	r3, r3, #6
    2668:	099e      	lsrs	r6, r3, #6
    266a:	0030      	movs	r0, r6
    266c:	f000 feca 	bl	3404 <__clzsi2>
    2670:	3805      	subs	r0, #5
    2672:	4086      	lsls	r6, r0
    2674:	4284      	cmp	r4, r0
    2676:	dd00      	ble.n	267a <__aeabi_fadd+0x5e>
    2678:	e09d      	b.n	27b6 <__aeabi_fadd+0x19a>
    267a:	1b04      	subs	r4, r0, r4
    267c:	0032      	movs	r2, r6
    267e:	2020      	movs	r0, #32
    2680:	3401      	adds	r4, #1
    2682:	40e2      	lsrs	r2, r4
    2684:	1b04      	subs	r4, r0, r4
    2686:	40a6      	lsls	r6, r4
    2688:	0033      	movs	r3, r6
    268a:	1e5e      	subs	r6, r3, #1
    268c:	41b3      	sbcs	r3, r6
    268e:	2400      	movs	r4, #0
    2690:	4313      	orrs	r3, r2
    2692:	075a      	lsls	r2, r3, #29
    2694:	d004      	beq.n	26a0 <__aeabi_fadd+0x84>
    2696:	220f      	movs	r2, #15
    2698:	401a      	ands	r2, r3
    269a:	2a04      	cmp	r2, #4
    269c:	d000      	beq.n	26a0 <__aeabi_fadd+0x84>
    269e:	3304      	adds	r3, #4
    26a0:	015a      	lsls	r2, r3, #5
    26a2:	d529      	bpl.n	26f8 <__aeabi_fadd+0xdc>
    26a4:	3401      	adds	r4, #1
    26a6:	2cff      	cmp	r4, #255	; 0xff
    26a8:	d100      	bne.n	26ac <__aeabi_fadd+0x90>
    26aa:	e081      	b.n	27b0 <__aeabi_fadd+0x194>
    26ac:	002a      	movs	r2, r5
    26ae:	019b      	lsls	r3, r3, #6
    26b0:	0a5b      	lsrs	r3, r3, #9
    26b2:	b2e4      	uxtb	r4, r4
    26b4:	025b      	lsls	r3, r3, #9
    26b6:	05e4      	lsls	r4, r4, #23
    26b8:	0a58      	lsrs	r0, r3, #9
    26ba:	07d2      	lsls	r2, r2, #31
    26bc:	4320      	orrs	r0, r4
    26be:	4310      	orrs	r0, r2
    26c0:	bc04      	pop	{r2}
    26c2:	4690      	mov	r8, r2
    26c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26c6:	2cff      	cmp	r4, #255	; 0xff
    26c8:	d0e3      	beq.n	2692 <__aeabi_fadd+0x76>
    26ca:	2180      	movs	r1, #128	; 0x80
    26cc:	0038      	movs	r0, r7
    26ce:	04c9      	lsls	r1, r1, #19
    26d0:	4308      	orrs	r0, r1
    26d2:	4684      	mov	ip, r0
    26d4:	2a1b      	cmp	r2, #27
    26d6:	dd00      	ble.n	26da <__aeabi_fadd+0xbe>
    26d8:	e082      	b.n	27e0 <__aeabi_fadd+0x1c4>
    26da:	2020      	movs	r0, #32
    26dc:	4661      	mov	r1, ip
    26de:	40d1      	lsrs	r1, r2
    26e0:	1a82      	subs	r2, r0, r2
    26e2:	4660      	mov	r0, ip
    26e4:	4090      	lsls	r0, r2
    26e6:	0002      	movs	r2, r0
    26e8:	1e50      	subs	r0, r2, #1
    26ea:	4182      	sbcs	r2, r0
    26ec:	430a      	orrs	r2, r1
    26ee:	1a9b      	subs	r3, r3, r2
    26f0:	015a      	lsls	r2, r3, #5
    26f2:	d4b8      	bmi.n	2666 <__aeabi_fadd+0x4a>
    26f4:	075a      	lsls	r2, r3, #29
    26f6:	d1ce      	bne.n	2696 <__aeabi_fadd+0x7a>
    26f8:	08de      	lsrs	r6, r3, #3
    26fa:	002a      	movs	r2, r5
    26fc:	2cff      	cmp	r4, #255	; 0xff
    26fe:	d13a      	bne.n	2776 <__aeabi_fadd+0x15a>
    2700:	2e00      	cmp	r6, #0
    2702:	d100      	bne.n	2706 <__aeabi_fadd+0xea>
    2704:	e0ae      	b.n	2864 <__aeabi_fadd+0x248>
    2706:	2380      	movs	r3, #128	; 0x80
    2708:	03db      	lsls	r3, r3, #15
    270a:	4333      	orrs	r3, r6
    270c:	025b      	lsls	r3, r3, #9
    270e:	0a5b      	lsrs	r3, r3, #9
    2710:	24ff      	movs	r4, #255	; 0xff
    2712:	e7cf      	b.n	26b4 <__aeabi_fadd+0x98>
    2714:	1a21      	subs	r1, r4, r0
    2716:	2900      	cmp	r1, #0
    2718:	dd52      	ble.n	27c0 <__aeabi_fadd+0x1a4>
    271a:	2800      	cmp	r0, #0
    271c:	d031      	beq.n	2782 <__aeabi_fadd+0x166>
    271e:	2cff      	cmp	r4, #255	; 0xff
    2720:	d0b7      	beq.n	2692 <__aeabi_fadd+0x76>
    2722:	2080      	movs	r0, #128	; 0x80
    2724:	003e      	movs	r6, r7
    2726:	04c0      	lsls	r0, r0, #19
    2728:	4306      	orrs	r6, r0
    272a:	46b4      	mov	ip, r6
    272c:	291b      	cmp	r1, #27
    272e:	dd00      	ble.n	2732 <__aeabi_fadd+0x116>
    2730:	e0aa      	b.n	2888 <__aeabi_fadd+0x26c>
    2732:	2620      	movs	r6, #32
    2734:	4660      	mov	r0, ip
    2736:	40c8      	lsrs	r0, r1
    2738:	1a71      	subs	r1, r6, r1
    273a:	4666      	mov	r6, ip
    273c:	408e      	lsls	r6, r1
    273e:	0031      	movs	r1, r6
    2740:	1e4e      	subs	r6, r1, #1
    2742:	41b1      	sbcs	r1, r6
    2744:	4301      	orrs	r1, r0
    2746:	185b      	adds	r3, r3, r1
    2748:	0159      	lsls	r1, r3, #5
    274a:	d5d3      	bpl.n	26f4 <__aeabi_fadd+0xd8>
    274c:	3401      	adds	r4, #1
    274e:	2cff      	cmp	r4, #255	; 0xff
    2750:	d100      	bne.n	2754 <__aeabi_fadd+0x138>
    2752:	e087      	b.n	2864 <__aeabi_fadd+0x248>
    2754:	2201      	movs	r2, #1
    2756:	4978      	ldr	r1, [pc, #480]	; (2938 <__aeabi_fadd+0x31c>)
    2758:	401a      	ands	r2, r3
    275a:	085b      	lsrs	r3, r3, #1
    275c:	400b      	ands	r3, r1
    275e:	4313      	orrs	r3, r2
    2760:	e797      	b.n	2692 <__aeabi_fadd+0x76>
    2762:	2c00      	cmp	r4, #0
    2764:	d000      	beq.n	2768 <__aeabi_fadd+0x14c>
    2766:	e0a7      	b.n	28b8 <__aeabi_fadd+0x29c>
    2768:	2b00      	cmp	r3, #0
    276a:	d000      	beq.n	276e <__aeabi_fadd+0x152>
    276c:	e0b6      	b.n	28dc <__aeabi_fadd+0x2c0>
    276e:	1e3b      	subs	r3, r7, #0
    2770:	d162      	bne.n	2838 <__aeabi_fadd+0x21c>
    2772:	2600      	movs	r6, #0
    2774:	2200      	movs	r2, #0
    2776:	0273      	lsls	r3, r6, #9
    2778:	0a5b      	lsrs	r3, r3, #9
    277a:	b2e4      	uxtb	r4, r4
    277c:	e79a      	b.n	26b4 <__aeabi_fadd+0x98>
    277e:	0014      	movs	r4, r2
    2780:	e787      	b.n	2692 <__aeabi_fadd+0x76>
    2782:	2f00      	cmp	r7, #0
    2784:	d04d      	beq.n	2822 <__aeabi_fadd+0x206>
    2786:	1e48      	subs	r0, r1, #1
    2788:	2800      	cmp	r0, #0
    278a:	d157      	bne.n	283c <__aeabi_fadd+0x220>
    278c:	4463      	add	r3, ip
    278e:	2401      	movs	r4, #1
    2790:	015a      	lsls	r2, r3, #5
    2792:	d5af      	bpl.n	26f4 <__aeabi_fadd+0xd8>
    2794:	2402      	movs	r4, #2
    2796:	e7dd      	b.n	2754 <__aeabi_fadd+0x138>
    2798:	2a00      	cmp	r2, #0
    279a:	d124      	bne.n	27e6 <__aeabi_fadd+0x1ca>
    279c:	1c62      	adds	r2, r4, #1
    279e:	b2d2      	uxtb	r2, r2
    27a0:	2a01      	cmp	r2, #1
    27a2:	ddde      	ble.n	2762 <__aeabi_fadd+0x146>
    27a4:	1bde      	subs	r6, r3, r7
    27a6:	0172      	lsls	r2, r6, #5
    27a8:	d535      	bpl.n	2816 <__aeabi_fadd+0x1fa>
    27aa:	1afe      	subs	r6, r7, r3
    27ac:	000d      	movs	r5, r1
    27ae:	e75c      	b.n	266a <__aeabi_fadd+0x4e>
    27b0:	002a      	movs	r2, r5
    27b2:	2300      	movs	r3, #0
    27b4:	e77e      	b.n	26b4 <__aeabi_fadd+0x98>
    27b6:	0033      	movs	r3, r6
    27b8:	4a60      	ldr	r2, [pc, #384]	; (293c <__aeabi_fadd+0x320>)
    27ba:	1a24      	subs	r4, r4, r0
    27bc:	4013      	ands	r3, r2
    27be:	e768      	b.n	2692 <__aeabi_fadd+0x76>
    27c0:	2900      	cmp	r1, #0
    27c2:	d163      	bne.n	288c <__aeabi_fadd+0x270>
    27c4:	1c61      	adds	r1, r4, #1
    27c6:	b2c8      	uxtb	r0, r1
    27c8:	2801      	cmp	r0, #1
    27ca:	dd4e      	ble.n	286a <__aeabi_fadd+0x24e>
    27cc:	29ff      	cmp	r1, #255	; 0xff
    27ce:	d049      	beq.n	2864 <__aeabi_fadd+0x248>
    27d0:	4463      	add	r3, ip
    27d2:	085b      	lsrs	r3, r3, #1
    27d4:	000c      	movs	r4, r1
    27d6:	e75c      	b.n	2692 <__aeabi_fadd+0x76>
    27d8:	2aff      	cmp	r2, #255	; 0xff
    27da:	d041      	beq.n	2860 <__aeabi_fadd+0x244>
    27dc:	000a      	movs	r2, r1
    27de:	e779      	b.n	26d4 <__aeabi_fadd+0xb8>
    27e0:	2201      	movs	r2, #1
    27e2:	1a9b      	subs	r3, r3, r2
    27e4:	e784      	b.n	26f0 <__aeabi_fadd+0xd4>
    27e6:	2c00      	cmp	r4, #0
    27e8:	d01d      	beq.n	2826 <__aeabi_fadd+0x20a>
    27ea:	28ff      	cmp	r0, #255	; 0xff
    27ec:	d022      	beq.n	2834 <__aeabi_fadd+0x218>
    27ee:	2480      	movs	r4, #128	; 0x80
    27f0:	04e4      	lsls	r4, r4, #19
    27f2:	4252      	negs	r2, r2
    27f4:	4323      	orrs	r3, r4
    27f6:	2a1b      	cmp	r2, #27
    27f8:	dd00      	ble.n	27fc <__aeabi_fadd+0x1e0>
    27fa:	e08a      	b.n	2912 <__aeabi_fadd+0x2f6>
    27fc:	001c      	movs	r4, r3
    27fe:	2520      	movs	r5, #32
    2800:	40d4      	lsrs	r4, r2
    2802:	1aaa      	subs	r2, r5, r2
    2804:	4093      	lsls	r3, r2
    2806:	1e5a      	subs	r2, r3, #1
    2808:	4193      	sbcs	r3, r2
    280a:	4323      	orrs	r3, r4
    280c:	4662      	mov	r2, ip
    280e:	0004      	movs	r4, r0
    2810:	1ad3      	subs	r3, r2, r3
    2812:	000d      	movs	r5, r1
    2814:	e725      	b.n	2662 <__aeabi_fadd+0x46>
    2816:	2e00      	cmp	r6, #0
    2818:	d000      	beq.n	281c <__aeabi_fadd+0x200>
    281a:	e726      	b.n	266a <__aeabi_fadd+0x4e>
    281c:	2200      	movs	r2, #0
    281e:	2400      	movs	r4, #0
    2820:	e7a9      	b.n	2776 <__aeabi_fadd+0x15a>
    2822:	000c      	movs	r4, r1
    2824:	e735      	b.n	2692 <__aeabi_fadd+0x76>
    2826:	2b00      	cmp	r3, #0
    2828:	d04d      	beq.n	28c6 <__aeabi_fadd+0x2aa>
    282a:	43d2      	mvns	r2, r2
    282c:	2a00      	cmp	r2, #0
    282e:	d0ed      	beq.n	280c <__aeabi_fadd+0x1f0>
    2830:	28ff      	cmp	r0, #255	; 0xff
    2832:	d1e0      	bne.n	27f6 <__aeabi_fadd+0x1da>
    2834:	4663      	mov	r3, ip
    2836:	24ff      	movs	r4, #255	; 0xff
    2838:	000d      	movs	r5, r1
    283a:	e72a      	b.n	2692 <__aeabi_fadd+0x76>
    283c:	29ff      	cmp	r1, #255	; 0xff
    283e:	d00f      	beq.n	2860 <__aeabi_fadd+0x244>
    2840:	0001      	movs	r1, r0
    2842:	e773      	b.n	272c <__aeabi_fadd+0x110>
    2844:	2b00      	cmp	r3, #0
    2846:	d061      	beq.n	290c <__aeabi_fadd+0x2f0>
    2848:	24ff      	movs	r4, #255	; 0xff
    284a:	2f00      	cmp	r7, #0
    284c:	d100      	bne.n	2850 <__aeabi_fadd+0x234>
    284e:	e720      	b.n	2692 <__aeabi_fadd+0x76>
    2850:	2280      	movs	r2, #128	; 0x80
    2852:	4641      	mov	r1, r8
    2854:	03d2      	lsls	r2, r2, #15
    2856:	4211      	tst	r1, r2
    2858:	d002      	beq.n	2860 <__aeabi_fadd+0x244>
    285a:	4216      	tst	r6, r2
    285c:	d100      	bne.n	2860 <__aeabi_fadd+0x244>
    285e:	003b      	movs	r3, r7
    2860:	24ff      	movs	r4, #255	; 0xff
    2862:	e716      	b.n	2692 <__aeabi_fadd+0x76>
    2864:	24ff      	movs	r4, #255	; 0xff
    2866:	2300      	movs	r3, #0
    2868:	e724      	b.n	26b4 <__aeabi_fadd+0x98>
    286a:	2c00      	cmp	r4, #0
    286c:	d1ea      	bne.n	2844 <__aeabi_fadd+0x228>
    286e:	2b00      	cmp	r3, #0
    2870:	d058      	beq.n	2924 <__aeabi_fadd+0x308>
    2872:	2f00      	cmp	r7, #0
    2874:	d100      	bne.n	2878 <__aeabi_fadd+0x25c>
    2876:	e70c      	b.n	2692 <__aeabi_fadd+0x76>
    2878:	4463      	add	r3, ip
    287a:	015a      	lsls	r2, r3, #5
    287c:	d400      	bmi.n	2880 <__aeabi_fadd+0x264>
    287e:	e739      	b.n	26f4 <__aeabi_fadd+0xd8>
    2880:	4a2e      	ldr	r2, [pc, #184]	; (293c <__aeabi_fadd+0x320>)
    2882:	000c      	movs	r4, r1
    2884:	4013      	ands	r3, r2
    2886:	e704      	b.n	2692 <__aeabi_fadd+0x76>
    2888:	2101      	movs	r1, #1
    288a:	e75c      	b.n	2746 <__aeabi_fadd+0x12a>
    288c:	2c00      	cmp	r4, #0
    288e:	d11e      	bne.n	28ce <__aeabi_fadd+0x2b2>
    2890:	2b00      	cmp	r3, #0
    2892:	d040      	beq.n	2916 <__aeabi_fadd+0x2fa>
    2894:	43c9      	mvns	r1, r1
    2896:	2900      	cmp	r1, #0
    2898:	d00b      	beq.n	28b2 <__aeabi_fadd+0x296>
    289a:	28ff      	cmp	r0, #255	; 0xff
    289c:	d036      	beq.n	290c <__aeabi_fadd+0x2f0>
    289e:	291b      	cmp	r1, #27
    28a0:	dc47      	bgt.n	2932 <__aeabi_fadd+0x316>
    28a2:	001c      	movs	r4, r3
    28a4:	2620      	movs	r6, #32
    28a6:	40cc      	lsrs	r4, r1
    28a8:	1a71      	subs	r1, r6, r1
    28aa:	408b      	lsls	r3, r1
    28ac:	1e59      	subs	r1, r3, #1
    28ae:	418b      	sbcs	r3, r1
    28b0:	4323      	orrs	r3, r4
    28b2:	4463      	add	r3, ip
    28b4:	0004      	movs	r4, r0
    28b6:	e747      	b.n	2748 <__aeabi_fadd+0x12c>
    28b8:	2b00      	cmp	r3, #0
    28ba:	d118      	bne.n	28ee <__aeabi_fadd+0x2d2>
    28bc:	1e3b      	subs	r3, r7, #0
    28be:	d02d      	beq.n	291c <__aeabi_fadd+0x300>
    28c0:	000d      	movs	r5, r1
    28c2:	24ff      	movs	r4, #255	; 0xff
    28c4:	e6e5      	b.n	2692 <__aeabi_fadd+0x76>
    28c6:	003b      	movs	r3, r7
    28c8:	0004      	movs	r4, r0
    28ca:	000d      	movs	r5, r1
    28cc:	e6e1      	b.n	2692 <__aeabi_fadd+0x76>
    28ce:	28ff      	cmp	r0, #255	; 0xff
    28d0:	d01c      	beq.n	290c <__aeabi_fadd+0x2f0>
    28d2:	2480      	movs	r4, #128	; 0x80
    28d4:	04e4      	lsls	r4, r4, #19
    28d6:	4249      	negs	r1, r1
    28d8:	4323      	orrs	r3, r4
    28da:	e7e0      	b.n	289e <__aeabi_fadd+0x282>
    28dc:	2f00      	cmp	r7, #0
    28de:	d100      	bne.n	28e2 <__aeabi_fadd+0x2c6>
    28e0:	e6d7      	b.n	2692 <__aeabi_fadd+0x76>
    28e2:	1bde      	subs	r6, r3, r7
    28e4:	0172      	lsls	r2, r6, #5
    28e6:	d51f      	bpl.n	2928 <__aeabi_fadd+0x30c>
    28e8:	1afb      	subs	r3, r7, r3
    28ea:	000d      	movs	r5, r1
    28ec:	e6d1      	b.n	2692 <__aeabi_fadd+0x76>
    28ee:	24ff      	movs	r4, #255	; 0xff
    28f0:	2f00      	cmp	r7, #0
    28f2:	d100      	bne.n	28f6 <__aeabi_fadd+0x2da>
    28f4:	e6cd      	b.n	2692 <__aeabi_fadd+0x76>
    28f6:	2280      	movs	r2, #128	; 0x80
    28f8:	4640      	mov	r0, r8
    28fa:	03d2      	lsls	r2, r2, #15
    28fc:	4210      	tst	r0, r2
    28fe:	d0af      	beq.n	2860 <__aeabi_fadd+0x244>
    2900:	4216      	tst	r6, r2
    2902:	d1ad      	bne.n	2860 <__aeabi_fadd+0x244>
    2904:	003b      	movs	r3, r7
    2906:	000d      	movs	r5, r1
    2908:	24ff      	movs	r4, #255	; 0xff
    290a:	e6c2      	b.n	2692 <__aeabi_fadd+0x76>
    290c:	4663      	mov	r3, ip
    290e:	24ff      	movs	r4, #255	; 0xff
    2910:	e6bf      	b.n	2692 <__aeabi_fadd+0x76>
    2912:	2301      	movs	r3, #1
    2914:	e77a      	b.n	280c <__aeabi_fadd+0x1f0>
    2916:	003b      	movs	r3, r7
    2918:	0004      	movs	r4, r0
    291a:	e6ba      	b.n	2692 <__aeabi_fadd+0x76>
    291c:	2680      	movs	r6, #128	; 0x80
    291e:	2200      	movs	r2, #0
    2920:	03f6      	lsls	r6, r6, #15
    2922:	e6f0      	b.n	2706 <__aeabi_fadd+0xea>
    2924:	003b      	movs	r3, r7
    2926:	e6b4      	b.n	2692 <__aeabi_fadd+0x76>
    2928:	1e33      	subs	r3, r6, #0
    292a:	d000      	beq.n	292e <__aeabi_fadd+0x312>
    292c:	e6e2      	b.n	26f4 <__aeabi_fadd+0xd8>
    292e:	2200      	movs	r2, #0
    2930:	e721      	b.n	2776 <__aeabi_fadd+0x15a>
    2932:	2301      	movs	r3, #1
    2934:	e7bd      	b.n	28b2 <__aeabi_fadd+0x296>
    2936:	46c0      	nop			; (mov r8, r8)
    2938:	7dffffff 	.word	0x7dffffff
    293c:	fbffffff 	.word	0xfbffffff

00002940 <__aeabi_fdiv>:
    2940:	b5f0      	push	{r4, r5, r6, r7, lr}
    2942:	4657      	mov	r7, sl
    2944:	464e      	mov	r6, r9
    2946:	46de      	mov	lr, fp
    2948:	4645      	mov	r5, r8
    294a:	b5e0      	push	{r5, r6, r7, lr}
    294c:	0244      	lsls	r4, r0, #9
    294e:	0043      	lsls	r3, r0, #1
    2950:	0fc6      	lsrs	r6, r0, #31
    2952:	b083      	sub	sp, #12
    2954:	1c0f      	adds	r7, r1, #0
    2956:	0a64      	lsrs	r4, r4, #9
    2958:	0e1b      	lsrs	r3, r3, #24
    295a:	46b2      	mov	sl, r6
    295c:	d053      	beq.n	2a06 <__aeabi_fdiv+0xc6>
    295e:	2bff      	cmp	r3, #255	; 0xff
    2960:	d027      	beq.n	29b2 <__aeabi_fdiv+0x72>
    2962:	2280      	movs	r2, #128	; 0x80
    2964:	00e4      	lsls	r4, r4, #3
    2966:	04d2      	lsls	r2, r2, #19
    2968:	4314      	orrs	r4, r2
    296a:	227f      	movs	r2, #127	; 0x7f
    296c:	4252      	negs	r2, r2
    296e:	4690      	mov	r8, r2
    2970:	4498      	add	r8, r3
    2972:	2300      	movs	r3, #0
    2974:	4699      	mov	r9, r3
    2976:	469b      	mov	fp, r3
    2978:	027d      	lsls	r5, r7, #9
    297a:	0078      	lsls	r0, r7, #1
    297c:	0ffb      	lsrs	r3, r7, #31
    297e:	0a6d      	lsrs	r5, r5, #9
    2980:	0e00      	lsrs	r0, r0, #24
    2982:	9300      	str	r3, [sp, #0]
    2984:	d024      	beq.n	29d0 <__aeabi_fdiv+0x90>
    2986:	28ff      	cmp	r0, #255	; 0xff
    2988:	d046      	beq.n	2a18 <__aeabi_fdiv+0xd8>
    298a:	2380      	movs	r3, #128	; 0x80
    298c:	2100      	movs	r1, #0
    298e:	00ed      	lsls	r5, r5, #3
    2990:	04db      	lsls	r3, r3, #19
    2992:	431d      	orrs	r5, r3
    2994:	387f      	subs	r0, #127	; 0x7f
    2996:	4647      	mov	r7, r8
    2998:	1a38      	subs	r0, r7, r0
    299a:	464f      	mov	r7, r9
    299c:	430f      	orrs	r7, r1
    299e:	00bf      	lsls	r7, r7, #2
    29a0:	46b9      	mov	r9, r7
    29a2:	0033      	movs	r3, r6
    29a4:	9a00      	ldr	r2, [sp, #0]
    29a6:	4f87      	ldr	r7, [pc, #540]	; (2bc4 <__aeabi_fdiv+0x284>)
    29a8:	4053      	eors	r3, r2
    29aa:	464a      	mov	r2, r9
    29ac:	58ba      	ldr	r2, [r7, r2]
    29ae:	9301      	str	r3, [sp, #4]
    29b0:	4697      	mov	pc, r2
    29b2:	2c00      	cmp	r4, #0
    29b4:	d14e      	bne.n	2a54 <__aeabi_fdiv+0x114>
    29b6:	2308      	movs	r3, #8
    29b8:	4699      	mov	r9, r3
    29ba:	33f7      	adds	r3, #247	; 0xf7
    29bc:	4698      	mov	r8, r3
    29be:	3bfd      	subs	r3, #253	; 0xfd
    29c0:	469b      	mov	fp, r3
    29c2:	027d      	lsls	r5, r7, #9
    29c4:	0078      	lsls	r0, r7, #1
    29c6:	0ffb      	lsrs	r3, r7, #31
    29c8:	0a6d      	lsrs	r5, r5, #9
    29ca:	0e00      	lsrs	r0, r0, #24
    29cc:	9300      	str	r3, [sp, #0]
    29ce:	d1da      	bne.n	2986 <__aeabi_fdiv+0x46>
    29d0:	2d00      	cmp	r5, #0
    29d2:	d126      	bne.n	2a22 <__aeabi_fdiv+0xe2>
    29d4:	2000      	movs	r0, #0
    29d6:	2101      	movs	r1, #1
    29d8:	0033      	movs	r3, r6
    29da:	9a00      	ldr	r2, [sp, #0]
    29dc:	4f7a      	ldr	r7, [pc, #488]	; (2bc8 <__aeabi_fdiv+0x288>)
    29de:	4053      	eors	r3, r2
    29e0:	4642      	mov	r2, r8
    29e2:	1a10      	subs	r0, r2, r0
    29e4:	464a      	mov	r2, r9
    29e6:	430a      	orrs	r2, r1
    29e8:	0092      	lsls	r2, r2, #2
    29ea:	58ba      	ldr	r2, [r7, r2]
    29ec:	001d      	movs	r5, r3
    29ee:	4697      	mov	pc, r2
    29f0:	9b00      	ldr	r3, [sp, #0]
    29f2:	002c      	movs	r4, r5
    29f4:	469a      	mov	sl, r3
    29f6:	468b      	mov	fp, r1
    29f8:	465b      	mov	r3, fp
    29fa:	2b02      	cmp	r3, #2
    29fc:	d131      	bne.n	2a62 <__aeabi_fdiv+0x122>
    29fe:	4653      	mov	r3, sl
    2a00:	21ff      	movs	r1, #255	; 0xff
    2a02:	2400      	movs	r4, #0
    2a04:	e038      	b.n	2a78 <__aeabi_fdiv+0x138>
    2a06:	2c00      	cmp	r4, #0
    2a08:	d117      	bne.n	2a3a <__aeabi_fdiv+0xfa>
    2a0a:	2304      	movs	r3, #4
    2a0c:	4699      	mov	r9, r3
    2a0e:	2300      	movs	r3, #0
    2a10:	4698      	mov	r8, r3
    2a12:	3301      	adds	r3, #1
    2a14:	469b      	mov	fp, r3
    2a16:	e7af      	b.n	2978 <__aeabi_fdiv+0x38>
    2a18:	20ff      	movs	r0, #255	; 0xff
    2a1a:	2d00      	cmp	r5, #0
    2a1c:	d10b      	bne.n	2a36 <__aeabi_fdiv+0xf6>
    2a1e:	2102      	movs	r1, #2
    2a20:	e7da      	b.n	29d8 <__aeabi_fdiv+0x98>
    2a22:	0028      	movs	r0, r5
    2a24:	f000 fcee 	bl	3404 <__clzsi2>
    2a28:	1f43      	subs	r3, r0, #5
    2a2a:	409d      	lsls	r5, r3
    2a2c:	2376      	movs	r3, #118	; 0x76
    2a2e:	425b      	negs	r3, r3
    2a30:	1a18      	subs	r0, r3, r0
    2a32:	2100      	movs	r1, #0
    2a34:	e7af      	b.n	2996 <__aeabi_fdiv+0x56>
    2a36:	2103      	movs	r1, #3
    2a38:	e7ad      	b.n	2996 <__aeabi_fdiv+0x56>
    2a3a:	0020      	movs	r0, r4
    2a3c:	f000 fce2 	bl	3404 <__clzsi2>
    2a40:	1f43      	subs	r3, r0, #5
    2a42:	409c      	lsls	r4, r3
    2a44:	2376      	movs	r3, #118	; 0x76
    2a46:	425b      	negs	r3, r3
    2a48:	1a1b      	subs	r3, r3, r0
    2a4a:	4698      	mov	r8, r3
    2a4c:	2300      	movs	r3, #0
    2a4e:	4699      	mov	r9, r3
    2a50:	469b      	mov	fp, r3
    2a52:	e791      	b.n	2978 <__aeabi_fdiv+0x38>
    2a54:	230c      	movs	r3, #12
    2a56:	4699      	mov	r9, r3
    2a58:	33f3      	adds	r3, #243	; 0xf3
    2a5a:	4698      	mov	r8, r3
    2a5c:	3bfc      	subs	r3, #252	; 0xfc
    2a5e:	469b      	mov	fp, r3
    2a60:	e78a      	b.n	2978 <__aeabi_fdiv+0x38>
    2a62:	2b03      	cmp	r3, #3
    2a64:	d100      	bne.n	2a68 <__aeabi_fdiv+0x128>
    2a66:	e0a5      	b.n	2bb4 <__aeabi_fdiv+0x274>
    2a68:	4655      	mov	r5, sl
    2a6a:	2b01      	cmp	r3, #1
    2a6c:	d000      	beq.n	2a70 <__aeabi_fdiv+0x130>
    2a6e:	e081      	b.n	2b74 <__aeabi_fdiv+0x234>
    2a70:	2301      	movs	r3, #1
    2a72:	2100      	movs	r1, #0
    2a74:	2400      	movs	r4, #0
    2a76:	402b      	ands	r3, r5
    2a78:	0264      	lsls	r4, r4, #9
    2a7a:	05c9      	lsls	r1, r1, #23
    2a7c:	0a60      	lsrs	r0, r4, #9
    2a7e:	07db      	lsls	r3, r3, #31
    2a80:	4308      	orrs	r0, r1
    2a82:	4318      	orrs	r0, r3
    2a84:	b003      	add	sp, #12
    2a86:	bc3c      	pop	{r2, r3, r4, r5}
    2a88:	4690      	mov	r8, r2
    2a8a:	4699      	mov	r9, r3
    2a8c:	46a2      	mov	sl, r4
    2a8e:	46ab      	mov	fp, r5
    2a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a92:	2480      	movs	r4, #128	; 0x80
    2a94:	2300      	movs	r3, #0
    2a96:	03e4      	lsls	r4, r4, #15
    2a98:	21ff      	movs	r1, #255	; 0xff
    2a9a:	e7ed      	b.n	2a78 <__aeabi_fdiv+0x138>
    2a9c:	21ff      	movs	r1, #255	; 0xff
    2a9e:	2400      	movs	r4, #0
    2aa0:	e7ea      	b.n	2a78 <__aeabi_fdiv+0x138>
    2aa2:	2301      	movs	r3, #1
    2aa4:	1a59      	subs	r1, r3, r1
    2aa6:	291b      	cmp	r1, #27
    2aa8:	dd66      	ble.n	2b78 <__aeabi_fdiv+0x238>
    2aaa:	9a01      	ldr	r2, [sp, #4]
    2aac:	4013      	ands	r3, r2
    2aae:	2100      	movs	r1, #0
    2ab0:	2400      	movs	r4, #0
    2ab2:	e7e1      	b.n	2a78 <__aeabi_fdiv+0x138>
    2ab4:	2380      	movs	r3, #128	; 0x80
    2ab6:	03db      	lsls	r3, r3, #15
    2ab8:	421c      	tst	r4, r3
    2aba:	d038      	beq.n	2b2e <__aeabi_fdiv+0x1ee>
    2abc:	421d      	tst	r5, r3
    2abe:	d051      	beq.n	2b64 <__aeabi_fdiv+0x224>
    2ac0:	431c      	orrs	r4, r3
    2ac2:	0264      	lsls	r4, r4, #9
    2ac4:	0a64      	lsrs	r4, r4, #9
    2ac6:	0033      	movs	r3, r6
    2ac8:	21ff      	movs	r1, #255	; 0xff
    2aca:	e7d5      	b.n	2a78 <__aeabi_fdiv+0x138>
    2acc:	0163      	lsls	r3, r4, #5
    2ace:	016c      	lsls	r4, r5, #5
    2ad0:	42a3      	cmp	r3, r4
    2ad2:	d23b      	bcs.n	2b4c <__aeabi_fdiv+0x20c>
    2ad4:	261b      	movs	r6, #27
    2ad6:	2100      	movs	r1, #0
    2ad8:	3801      	subs	r0, #1
    2ada:	2501      	movs	r5, #1
    2adc:	001f      	movs	r7, r3
    2ade:	0049      	lsls	r1, r1, #1
    2ae0:	005b      	lsls	r3, r3, #1
    2ae2:	2f00      	cmp	r7, #0
    2ae4:	db01      	blt.n	2aea <__aeabi_fdiv+0x1aa>
    2ae6:	429c      	cmp	r4, r3
    2ae8:	d801      	bhi.n	2aee <__aeabi_fdiv+0x1ae>
    2aea:	1b1b      	subs	r3, r3, r4
    2aec:	4329      	orrs	r1, r5
    2aee:	3e01      	subs	r6, #1
    2af0:	2e00      	cmp	r6, #0
    2af2:	d1f3      	bne.n	2adc <__aeabi_fdiv+0x19c>
    2af4:	001c      	movs	r4, r3
    2af6:	1e63      	subs	r3, r4, #1
    2af8:	419c      	sbcs	r4, r3
    2afa:	430c      	orrs	r4, r1
    2afc:	0001      	movs	r1, r0
    2afe:	317f      	adds	r1, #127	; 0x7f
    2b00:	2900      	cmp	r1, #0
    2b02:	ddce      	ble.n	2aa2 <__aeabi_fdiv+0x162>
    2b04:	0763      	lsls	r3, r4, #29
    2b06:	d004      	beq.n	2b12 <__aeabi_fdiv+0x1d2>
    2b08:	230f      	movs	r3, #15
    2b0a:	4023      	ands	r3, r4
    2b0c:	2b04      	cmp	r3, #4
    2b0e:	d000      	beq.n	2b12 <__aeabi_fdiv+0x1d2>
    2b10:	3404      	adds	r4, #4
    2b12:	0123      	lsls	r3, r4, #4
    2b14:	d503      	bpl.n	2b1e <__aeabi_fdiv+0x1de>
    2b16:	0001      	movs	r1, r0
    2b18:	4b2c      	ldr	r3, [pc, #176]	; (2bcc <__aeabi_fdiv+0x28c>)
    2b1a:	3180      	adds	r1, #128	; 0x80
    2b1c:	401c      	ands	r4, r3
    2b1e:	29fe      	cmp	r1, #254	; 0xfe
    2b20:	dd0d      	ble.n	2b3e <__aeabi_fdiv+0x1fe>
    2b22:	2301      	movs	r3, #1
    2b24:	9a01      	ldr	r2, [sp, #4]
    2b26:	21ff      	movs	r1, #255	; 0xff
    2b28:	4013      	ands	r3, r2
    2b2a:	2400      	movs	r4, #0
    2b2c:	e7a4      	b.n	2a78 <__aeabi_fdiv+0x138>
    2b2e:	2380      	movs	r3, #128	; 0x80
    2b30:	03db      	lsls	r3, r3, #15
    2b32:	431c      	orrs	r4, r3
    2b34:	0264      	lsls	r4, r4, #9
    2b36:	0a64      	lsrs	r4, r4, #9
    2b38:	0033      	movs	r3, r6
    2b3a:	21ff      	movs	r1, #255	; 0xff
    2b3c:	e79c      	b.n	2a78 <__aeabi_fdiv+0x138>
    2b3e:	2301      	movs	r3, #1
    2b40:	9a01      	ldr	r2, [sp, #4]
    2b42:	01a4      	lsls	r4, r4, #6
    2b44:	0a64      	lsrs	r4, r4, #9
    2b46:	b2c9      	uxtb	r1, r1
    2b48:	4013      	ands	r3, r2
    2b4a:	e795      	b.n	2a78 <__aeabi_fdiv+0x138>
    2b4c:	1b1b      	subs	r3, r3, r4
    2b4e:	261a      	movs	r6, #26
    2b50:	2101      	movs	r1, #1
    2b52:	e7c2      	b.n	2ada <__aeabi_fdiv+0x19a>
    2b54:	9b00      	ldr	r3, [sp, #0]
    2b56:	468b      	mov	fp, r1
    2b58:	469a      	mov	sl, r3
    2b5a:	2400      	movs	r4, #0
    2b5c:	e74c      	b.n	29f8 <__aeabi_fdiv+0xb8>
    2b5e:	0263      	lsls	r3, r4, #9
    2b60:	d5e5      	bpl.n	2b2e <__aeabi_fdiv+0x1ee>
    2b62:	2500      	movs	r5, #0
    2b64:	2480      	movs	r4, #128	; 0x80
    2b66:	03e4      	lsls	r4, r4, #15
    2b68:	432c      	orrs	r4, r5
    2b6a:	0264      	lsls	r4, r4, #9
    2b6c:	0a64      	lsrs	r4, r4, #9
    2b6e:	9b00      	ldr	r3, [sp, #0]
    2b70:	21ff      	movs	r1, #255	; 0xff
    2b72:	e781      	b.n	2a78 <__aeabi_fdiv+0x138>
    2b74:	9501      	str	r5, [sp, #4]
    2b76:	e7c1      	b.n	2afc <__aeabi_fdiv+0x1bc>
    2b78:	0023      	movs	r3, r4
    2b7a:	2020      	movs	r0, #32
    2b7c:	40cb      	lsrs	r3, r1
    2b7e:	1a41      	subs	r1, r0, r1
    2b80:	408c      	lsls	r4, r1
    2b82:	1e61      	subs	r1, r4, #1
    2b84:	418c      	sbcs	r4, r1
    2b86:	431c      	orrs	r4, r3
    2b88:	0763      	lsls	r3, r4, #29
    2b8a:	d004      	beq.n	2b96 <__aeabi_fdiv+0x256>
    2b8c:	230f      	movs	r3, #15
    2b8e:	4023      	ands	r3, r4
    2b90:	2b04      	cmp	r3, #4
    2b92:	d000      	beq.n	2b96 <__aeabi_fdiv+0x256>
    2b94:	3404      	adds	r4, #4
    2b96:	0163      	lsls	r3, r4, #5
    2b98:	d505      	bpl.n	2ba6 <__aeabi_fdiv+0x266>
    2b9a:	2301      	movs	r3, #1
    2b9c:	9a01      	ldr	r2, [sp, #4]
    2b9e:	2101      	movs	r1, #1
    2ba0:	4013      	ands	r3, r2
    2ba2:	2400      	movs	r4, #0
    2ba4:	e768      	b.n	2a78 <__aeabi_fdiv+0x138>
    2ba6:	2301      	movs	r3, #1
    2ba8:	9a01      	ldr	r2, [sp, #4]
    2baa:	01a4      	lsls	r4, r4, #6
    2bac:	0a64      	lsrs	r4, r4, #9
    2bae:	4013      	ands	r3, r2
    2bb0:	2100      	movs	r1, #0
    2bb2:	e761      	b.n	2a78 <__aeabi_fdiv+0x138>
    2bb4:	2380      	movs	r3, #128	; 0x80
    2bb6:	03db      	lsls	r3, r3, #15
    2bb8:	431c      	orrs	r4, r3
    2bba:	0264      	lsls	r4, r4, #9
    2bbc:	0a64      	lsrs	r4, r4, #9
    2bbe:	4653      	mov	r3, sl
    2bc0:	21ff      	movs	r1, #255	; 0xff
    2bc2:	e759      	b.n	2a78 <__aeabi_fdiv+0x138>
    2bc4:	00004734 	.word	0x00004734
    2bc8:	00004774 	.word	0x00004774
    2bcc:	f7ffffff 	.word	0xf7ffffff

00002bd0 <__eqsf2>:
    2bd0:	b570      	push	{r4, r5, r6, lr}
    2bd2:	0042      	lsls	r2, r0, #1
    2bd4:	0245      	lsls	r5, r0, #9
    2bd6:	024e      	lsls	r6, r1, #9
    2bd8:	004c      	lsls	r4, r1, #1
    2bda:	0fc3      	lsrs	r3, r0, #31
    2bdc:	0a6d      	lsrs	r5, r5, #9
    2bde:	0e12      	lsrs	r2, r2, #24
    2be0:	0a76      	lsrs	r6, r6, #9
    2be2:	0e24      	lsrs	r4, r4, #24
    2be4:	0fc9      	lsrs	r1, r1, #31
    2be6:	2001      	movs	r0, #1
    2be8:	2aff      	cmp	r2, #255	; 0xff
    2bea:	d006      	beq.n	2bfa <__eqsf2+0x2a>
    2bec:	2cff      	cmp	r4, #255	; 0xff
    2bee:	d003      	beq.n	2bf8 <__eqsf2+0x28>
    2bf0:	42a2      	cmp	r2, r4
    2bf2:	d101      	bne.n	2bf8 <__eqsf2+0x28>
    2bf4:	42b5      	cmp	r5, r6
    2bf6:	d006      	beq.n	2c06 <__eqsf2+0x36>
    2bf8:	bd70      	pop	{r4, r5, r6, pc}
    2bfa:	2d00      	cmp	r5, #0
    2bfc:	d1fc      	bne.n	2bf8 <__eqsf2+0x28>
    2bfe:	2cff      	cmp	r4, #255	; 0xff
    2c00:	d1fa      	bne.n	2bf8 <__eqsf2+0x28>
    2c02:	2e00      	cmp	r6, #0
    2c04:	d1f8      	bne.n	2bf8 <__eqsf2+0x28>
    2c06:	428b      	cmp	r3, r1
    2c08:	d006      	beq.n	2c18 <__eqsf2+0x48>
    2c0a:	2001      	movs	r0, #1
    2c0c:	2a00      	cmp	r2, #0
    2c0e:	d1f3      	bne.n	2bf8 <__eqsf2+0x28>
    2c10:	0028      	movs	r0, r5
    2c12:	1e45      	subs	r5, r0, #1
    2c14:	41a8      	sbcs	r0, r5
    2c16:	e7ef      	b.n	2bf8 <__eqsf2+0x28>
    2c18:	2000      	movs	r0, #0
    2c1a:	e7ed      	b.n	2bf8 <__eqsf2+0x28>

00002c1c <__gesf2>:
    2c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c1e:	0042      	lsls	r2, r0, #1
    2c20:	0245      	lsls	r5, r0, #9
    2c22:	024c      	lsls	r4, r1, #9
    2c24:	0fc3      	lsrs	r3, r0, #31
    2c26:	0048      	lsls	r0, r1, #1
    2c28:	0a6d      	lsrs	r5, r5, #9
    2c2a:	0e12      	lsrs	r2, r2, #24
    2c2c:	0a64      	lsrs	r4, r4, #9
    2c2e:	0e00      	lsrs	r0, r0, #24
    2c30:	0fc9      	lsrs	r1, r1, #31
    2c32:	2aff      	cmp	r2, #255	; 0xff
    2c34:	d01e      	beq.n	2c74 <__gesf2+0x58>
    2c36:	28ff      	cmp	r0, #255	; 0xff
    2c38:	d021      	beq.n	2c7e <__gesf2+0x62>
    2c3a:	2a00      	cmp	r2, #0
    2c3c:	d10a      	bne.n	2c54 <__gesf2+0x38>
    2c3e:	426e      	negs	r6, r5
    2c40:	416e      	adcs	r6, r5
    2c42:	b2f6      	uxtb	r6, r6
    2c44:	2800      	cmp	r0, #0
    2c46:	d10f      	bne.n	2c68 <__gesf2+0x4c>
    2c48:	2c00      	cmp	r4, #0
    2c4a:	d10d      	bne.n	2c68 <__gesf2+0x4c>
    2c4c:	2000      	movs	r0, #0
    2c4e:	2d00      	cmp	r5, #0
    2c50:	d009      	beq.n	2c66 <__gesf2+0x4a>
    2c52:	e005      	b.n	2c60 <__gesf2+0x44>
    2c54:	2800      	cmp	r0, #0
    2c56:	d101      	bne.n	2c5c <__gesf2+0x40>
    2c58:	2c00      	cmp	r4, #0
    2c5a:	d001      	beq.n	2c60 <__gesf2+0x44>
    2c5c:	428b      	cmp	r3, r1
    2c5e:	d011      	beq.n	2c84 <__gesf2+0x68>
    2c60:	2101      	movs	r1, #1
    2c62:	4258      	negs	r0, r3
    2c64:	4308      	orrs	r0, r1
    2c66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c68:	2e00      	cmp	r6, #0
    2c6a:	d0f7      	beq.n	2c5c <__gesf2+0x40>
    2c6c:	2001      	movs	r0, #1
    2c6e:	3901      	subs	r1, #1
    2c70:	4308      	orrs	r0, r1
    2c72:	e7f8      	b.n	2c66 <__gesf2+0x4a>
    2c74:	2d00      	cmp	r5, #0
    2c76:	d0de      	beq.n	2c36 <__gesf2+0x1a>
    2c78:	2002      	movs	r0, #2
    2c7a:	4240      	negs	r0, r0
    2c7c:	e7f3      	b.n	2c66 <__gesf2+0x4a>
    2c7e:	2c00      	cmp	r4, #0
    2c80:	d0db      	beq.n	2c3a <__gesf2+0x1e>
    2c82:	e7f9      	b.n	2c78 <__gesf2+0x5c>
    2c84:	4282      	cmp	r2, r0
    2c86:	dceb      	bgt.n	2c60 <__gesf2+0x44>
    2c88:	db04      	blt.n	2c94 <__gesf2+0x78>
    2c8a:	42a5      	cmp	r5, r4
    2c8c:	d8e8      	bhi.n	2c60 <__gesf2+0x44>
    2c8e:	2000      	movs	r0, #0
    2c90:	42a5      	cmp	r5, r4
    2c92:	d2e8      	bcs.n	2c66 <__gesf2+0x4a>
    2c94:	2101      	movs	r1, #1
    2c96:	1e58      	subs	r0, r3, #1
    2c98:	4308      	orrs	r0, r1
    2c9a:	e7e4      	b.n	2c66 <__gesf2+0x4a>

00002c9c <__lesf2>:
    2c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c9e:	0042      	lsls	r2, r0, #1
    2ca0:	024d      	lsls	r5, r1, #9
    2ca2:	004c      	lsls	r4, r1, #1
    2ca4:	0246      	lsls	r6, r0, #9
    2ca6:	0a76      	lsrs	r6, r6, #9
    2ca8:	0e12      	lsrs	r2, r2, #24
    2caa:	0fc3      	lsrs	r3, r0, #31
    2cac:	0a6d      	lsrs	r5, r5, #9
    2cae:	0e24      	lsrs	r4, r4, #24
    2cb0:	0fc9      	lsrs	r1, r1, #31
    2cb2:	2aff      	cmp	r2, #255	; 0xff
    2cb4:	d016      	beq.n	2ce4 <__lesf2+0x48>
    2cb6:	2cff      	cmp	r4, #255	; 0xff
    2cb8:	d018      	beq.n	2cec <__lesf2+0x50>
    2cba:	2a00      	cmp	r2, #0
    2cbc:	d10a      	bne.n	2cd4 <__lesf2+0x38>
    2cbe:	4270      	negs	r0, r6
    2cc0:	4170      	adcs	r0, r6
    2cc2:	b2c0      	uxtb	r0, r0
    2cc4:	2c00      	cmp	r4, #0
    2cc6:	d015      	beq.n	2cf4 <__lesf2+0x58>
    2cc8:	2800      	cmp	r0, #0
    2cca:	d005      	beq.n	2cd8 <__lesf2+0x3c>
    2ccc:	2001      	movs	r0, #1
    2cce:	3901      	subs	r1, #1
    2cd0:	4308      	orrs	r0, r1
    2cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2cd4:	2c00      	cmp	r4, #0
    2cd6:	d013      	beq.n	2d00 <__lesf2+0x64>
    2cd8:	4299      	cmp	r1, r3
    2cda:	d014      	beq.n	2d06 <__lesf2+0x6a>
    2cdc:	2001      	movs	r0, #1
    2cde:	425b      	negs	r3, r3
    2ce0:	4318      	orrs	r0, r3
    2ce2:	e7f6      	b.n	2cd2 <__lesf2+0x36>
    2ce4:	2002      	movs	r0, #2
    2ce6:	2e00      	cmp	r6, #0
    2ce8:	d1f3      	bne.n	2cd2 <__lesf2+0x36>
    2cea:	e7e4      	b.n	2cb6 <__lesf2+0x1a>
    2cec:	2002      	movs	r0, #2
    2cee:	2d00      	cmp	r5, #0
    2cf0:	d1ef      	bne.n	2cd2 <__lesf2+0x36>
    2cf2:	e7e2      	b.n	2cba <__lesf2+0x1e>
    2cf4:	2d00      	cmp	r5, #0
    2cf6:	d1e7      	bne.n	2cc8 <__lesf2+0x2c>
    2cf8:	2000      	movs	r0, #0
    2cfa:	2e00      	cmp	r6, #0
    2cfc:	d0e9      	beq.n	2cd2 <__lesf2+0x36>
    2cfe:	e7ed      	b.n	2cdc <__lesf2+0x40>
    2d00:	2d00      	cmp	r5, #0
    2d02:	d1e9      	bne.n	2cd8 <__lesf2+0x3c>
    2d04:	e7ea      	b.n	2cdc <__lesf2+0x40>
    2d06:	42a2      	cmp	r2, r4
    2d08:	dc06      	bgt.n	2d18 <__lesf2+0x7c>
    2d0a:	dbdf      	blt.n	2ccc <__lesf2+0x30>
    2d0c:	42ae      	cmp	r6, r5
    2d0e:	d803      	bhi.n	2d18 <__lesf2+0x7c>
    2d10:	2000      	movs	r0, #0
    2d12:	42ae      	cmp	r6, r5
    2d14:	d3da      	bcc.n	2ccc <__lesf2+0x30>
    2d16:	e7dc      	b.n	2cd2 <__lesf2+0x36>
    2d18:	2001      	movs	r0, #1
    2d1a:	4249      	negs	r1, r1
    2d1c:	4308      	orrs	r0, r1
    2d1e:	e7d8      	b.n	2cd2 <__lesf2+0x36>

00002d20 <__aeabi_fmul>:
    2d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d22:	4657      	mov	r7, sl
    2d24:	464e      	mov	r6, r9
    2d26:	4645      	mov	r5, r8
    2d28:	46de      	mov	lr, fp
    2d2a:	b5e0      	push	{r5, r6, r7, lr}
    2d2c:	0247      	lsls	r7, r0, #9
    2d2e:	0046      	lsls	r6, r0, #1
    2d30:	4688      	mov	r8, r1
    2d32:	0a7f      	lsrs	r7, r7, #9
    2d34:	0e36      	lsrs	r6, r6, #24
    2d36:	0fc4      	lsrs	r4, r0, #31
    2d38:	2e00      	cmp	r6, #0
    2d3a:	d047      	beq.n	2dcc <__aeabi_fmul+0xac>
    2d3c:	2eff      	cmp	r6, #255	; 0xff
    2d3e:	d024      	beq.n	2d8a <__aeabi_fmul+0x6a>
    2d40:	00fb      	lsls	r3, r7, #3
    2d42:	2780      	movs	r7, #128	; 0x80
    2d44:	04ff      	lsls	r7, r7, #19
    2d46:	431f      	orrs	r7, r3
    2d48:	2300      	movs	r3, #0
    2d4a:	4699      	mov	r9, r3
    2d4c:	469a      	mov	sl, r3
    2d4e:	3e7f      	subs	r6, #127	; 0x7f
    2d50:	4643      	mov	r3, r8
    2d52:	025d      	lsls	r5, r3, #9
    2d54:	0058      	lsls	r0, r3, #1
    2d56:	0fdb      	lsrs	r3, r3, #31
    2d58:	0a6d      	lsrs	r5, r5, #9
    2d5a:	0e00      	lsrs	r0, r0, #24
    2d5c:	4698      	mov	r8, r3
    2d5e:	d043      	beq.n	2de8 <__aeabi_fmul+0xc8>
    2d60:	28ff      	cmp	r0, #255	; 0xff
    2d62:	d03b      	beq.n	2ddc <__aeabi_fmul+0xbc>
    2d64:	00eb      	lsls	r3, r5, #3
    2d66:	2580      	movs	r5, #128	; 0x80
    2d68:	2200      	movs	r2, #0
    2d6a:	04ed      	lsls	r5, r5, #19
    2d6c:	431d      	orrs	r5, r3
    2d6e:	387f      	subs	r0, #127	; 0x7f
    2d70:	1836      	adds	r6, r6, r0
    2d72:	1c73      	adds	r3, r6, #1
    2d74:	4641      	mov	r1, r8
    2d76:	469b      	mov	fp, r3
    2d78:	464b      	mov	r3, r9
    2d7a:	4061      	eors	r1, r4
    2d7c:	4313      	orrs	r3, r2
    2d7e:	2b0f      	cmp	r3, #15
    2d80:	d864      	bhi.n	2e4c <__aeabi_fmul+0x12c>
    2d82:	4875      	ldr	r0, [pc, #468]	; (2f58 <__aeabi_fmul+0x238>)
    2d84:	009b      	lsls	r3, r3, #2
    2d86:	58c3      	ldr	r3, [r0, r3]
    2d88:	469f      	mov	pc, r3
    2d8a:	2f00      	cmp	r7, #0
    2d8c:	d142      	bne.n	2e14 <__aeabi_fmul+0xf4>
    2d8e:	2308      	movs	r3, #8
    2d90:	4699      	mov	r9, r3
    2d92:	3b06      	subs	r3, #6
    2d94:	26ff      	movs	r6, #255	; 0xff
    2d96:	469a      	mov	sl, r3
    2d98:	e7da      	b.n	2d50 <__aeabi_fmul+0x30>
    2d9a:	4641      	mov	r1, r8
    2d9c:	2a02      	cmp	r2, #2
    2d9e:	d028      	beq.n	2df2 <__aeabi_fmul+0xd2>
    2da0:	2a03      	cmp	r2, #3
    2da2:	d100      	bne.n	2da6 <__aeabi_fmul+0x86>
    2da4:	e0ce      	b.n	2f44 <__aeabi_fmul+0x224>
    2da6:	2a01      	cmp	r2, #1
    2da8:	d000      	beq.n	2dac <__aeabi_fmul+0x8c>
    2daa:	e0ac      	b.n	2f06 <__aeabi_fmul+0x1e6>
    2dac:	4011      	ands	r1, r2
    2dae:	2000      	movs	r0, #0
    2db0:	2200      	movs	r2, #0
    2db2:	b2cc      	uxtb	r4, r1
    2db4:	0240      	lsls	r0, r0, #9
    2db6:	05d2      	lsls	r2, r2, #23
    2db8:	0a40      	lsrs	r0, r0, #9
    2dba:	07e4      	lsls	r4, r4, #31
    2dbc:	4310      	orrs	r0, r2
    2dbe:	4320      	orrs	r0, r4
    2dc0:	bc3c      	pop	{r2, r3, r4, r5}
    2dc2:	4690      	mov	r8, r2
    2dc4:	4699      	mov	r9, r3
    2dc6:	46a2      	mov	sl, r4
    2dc8:	46ab      	mov	fp, r5
    2dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2dcc:	2f00      	cmp	r7, #0
    2dce:	d115      	bne.n	2dfc <__aeabi_fmul+0xdc>
    2dd0:	2304      	movs	r3, #4
    2dd2:	4699      	mov	r9, r3
    2dd4:	3b03      	subs	r3, #3
    2dd6:	2600      	movs	r6, #0
    2dd8:	469a      	mov	sl, r3
    2dda:	e7b9      	b.n	2d50 <__aeabi_fmul+0x30>
    2ddc:	20ff      	movs	r0, #255	; 0xff
    2dde:	2202      	movs	r2, #2
    2de0:	2d00      	cmp	r5, #0
    2de2:	d0c5      	beq.n	2d70 <__aeabi_fmul+0x50>
    2de4:	2203      	movs	r2, #3
    2de6:	e7c3      	b.n	2d70 <__aeabi_fmul+0x50>
    2de8:	2d00      	cmp	r5, #0
    2dea:	d119      	bne.n	2e20 <__aeabi_fmul+0x100>
    2dec:	2000      	movs	r0, #0
    2dee:	2201      	movs	r2, #1
    2df0:	e7be      	b.n	2d70 <__aeabi_fmul+0x50>
    2df2:	2401      	movs	r4, #1
    2df4:	22ff      	movs	r2, #255	; 0xff
    2df6:	400c      	ands	r4, r1
    2df8:	2000      	movs	r0, #0
    2dfa:	e7db      	b.n	2db4 <__aeabi_fmul+0x94>
    2dfc:	0038      	movs	r0, r7
    2dfe:	f000 fb01 	bl	3404 <__clzsi2>
    2e02:	2676      	movs	r6, #118	; 0x76
    2e04:	1f43      	subs	r3, r0, #5
    2e06:	409f      	lsls	r7, r3
    2e08:	2300      	movs	r3, #0
    2e0a:	4276      	negs	r6, r6
    2e0c:	1a36      	subs	r6, r6, r0
    2e0e:	4699      	mov	r9, r3
    2e10:	469a      	mov	sl, r3
    2e12:	e79d      	b.n	2d50 <__aeabi_fmul+0x30>
    2e14:	230c      	movs	r3, #12
    2e16:	4699      	mov	r9, r3
    2e18:	3b09      	subs	r3, #9
    2e1a:	26ff      	movs	r6, #255	; 0xff
    2e1c:	469a      	mov	sl, r3
    2e1e:	e797      	b.n	2d50 <__aeabi_fmul+0x30>
    2e20:	0028      	movs	r0, r5
    2e22:	f000 faef 	bl	3404 <__clzsi2>
    2e26:	1f43      	subs	r3, r0, #5
    2e28:	409d      	lsls	r5, r3
    2e2a:	2376      	movs	r3, #118	; 0x76
    2e2c:	425b      	negs	r3, r3
    2e2e:	1a18      	subs	r0, r3, r0
    2e30:	2200      	movs	r2, #0
    2e32:	e79d      	b.n	2d70 <__aeabi_fmul+0x50>
    2e34:	2080      	movs	r0, #128	; 0x80
    2e36:	2400      	movs	r4, #0
    2e38:	03c0      	lsls	r0, r0, #15
    2e3a:	22ff      	movs	r2, #255	; 0xff
    2e3c:	e7ba      	b.n	2db4 <__aeabi_fmul+0x94>
    2e3e:	003d      	movs	r5, r7
    2e40:	4652      	mov	r2, sl
    2e42:	e7ab      	b.n	2d9c <__aeabi_fmul+0x7c>
    2e44:	003d      	movs	r5, r7
    2e46:	0021      	movs	r1, r4
    2e48:	4652      	mov	r2, sl
    2e4a:	e7a7      	b.n	2d9c <__aeabi_fmul+0x7c>
    2e4c:	0c3b      	lsrs	r3, r7, #16
    2e4e:	469c      	mov	ip, r3
    2e50:	042a      	lsls	r2, r5, #16
    2e52:	0c12      	lsrs	r2, r2, #16
    2e54:	0c2b      	lsrs	r3, r5, #16
    2e56:	0014      	movs	r4, r2
    2e58:	4660      	mov	r0, ip
    2e5a:	4665      	mov	r5, ip
    2e5c:	043f      	lsls	r7, r7, #16
    2e5e:	0c3f      	lsrs	r7, r7, #16
    2e60:	437c      	muls	r4, r7
    2e62:	4342      	muls	r2, r0
    2e64:	435d      	muls	r5, r3
    2e66:	437b      	muls	r3, r7
    2e68:	0c27      	lsrs	r7, r4, #16
    2e6a:	189b      	adds	r3, r3, r2
    2e6c:	18ff      	adds	r7, r7, r3
    2e6e:	42ba      	cmp	r2, r7
    2e70:	d903      	bls.n	2e7a <__aeabi_fmul+0x15a>
    2e72:	2380      	movs	r3, #128	; 0x80
    2e74:	025b      	lsls	r3, r3, #9
    2e76:	469c      	mov	ip, r3
    2e78:	4465      	add	r5, ip
    2e7a:	0424      	lsls	r4, r4, #16
    2e7c:	043a      	lsls	r2, r7, #16
    2e7e:	0c24      	lsrs	r4, r4, #16
    2e80:	1912      	adds	r2, r2, r4
    2e82:	0193      	lsls	r3, r2, #6
    2e84:	1e5c      	subs	r4, r3, #1
    2e86:	41a3      	sbcs	r3, r4
    2e88:	0c3f      	lsrs	r7, r7, #16
    2e8a:	0e92      	lsrs	r2, r2, #26
    2e8c:	197d      	adds	r5, r7, r5
    2e8e:	431a      	orrs	r2, r3
    2e90:	01ad      	lsls	r5, r5, #6
    2e92:	4315      	orrs	r5, r2
    2e94:	012b      	lsls	r3, r5, #4
    2e96:	d504      	bpl.n	2ea2 <__aeabi_fmul+0x182>
    2e98:	2301      	movs	r3, #1
    2e9a:	465e      	mov	r6, fp
    2e9c:	086a      	lsrs	r2, r5, #1
    2e9e:	401d      	ands	r5, r3
    2ea0:	4315      	orrs	r5, r2
    2ea2:	0032      	movs	r2, r6
    2ea4:	327f      	adds	r2, #127	; 0x7f
    2ea6:	2a00      	cmp	r2, #0
    2ea8:	dd25      	ble.n	2ef6 <__aeabi_fmul+0x1d6>
    2eaa:	076b      	lsls	r3, r5, #29
    2eac:	d004      	beq.n	2eb8 <__aeabi_fmul+0x198>
    2eae:	230f      	movs	r3, #15
    2eb0:	402b      	ands	r3, r5
    2eb2:	2b04      	cmp	r3, #4
    2eb4:	d000      	beq.n	2eb8 <__aeabi_fmul+0x198>
    2eb6:	3504      	adds	r5, #4
    2eb8:	012b      	lsls	r3, r5, #4
    2eba:	d503      	bpl.n	2ec4 <__aeabi_fmul+0x1a4>
    2ebc:	0032      	movs	r2, r6
    2ebe:	4b27      	ldr	r3, [pc, #156]	; (2f5c <__aeabi_fmul+0x23c>)
    2ec0:	3280      	adds	r2, #128	; 0x80
    2ec2:	401d      	ands	r5, r3
    2ec4:	2afe      	cmp	r2, #254	; 0xfe
    2ec6:	dc94      	bgt.n	2df2 <__aeabi_fmul+0xd2>
    2ec8:	2401      	movs	r4, #1
    2eca:	01a8      	lsls	r0, r5, #6
    2ecc:	0a40      	lsrs	r0, r0, #9
    2ece:	b2d2      	uxtb	r2, r2
    2ed0:	400c      	ands	r4, r1
    2ed2:	e76f      	b.n	2db4 <__aeabi_fmul+0x94>
    2ed4:	2080      	movs	r0, #128	; 0x80
    2ed6:	03c0      	lsls	r0, r0, #15
    2ed8:	4207      	tst	r7, r0
    2eda:	d007      	beq.n	2eec <__aeabi_fmul+0x1cc>
    2edc:	4205      	tst	r5, r0
    2ede:	d105      	bne.n	2eec <__aeabi_fmul+0x1cc>
    2ee0:	4328      	orrs	r0, r5
    2ee2:	0240      	lsls	r0, r0, #9
    2ee4:	0a40      	lsrs	r0, r0, #9
    2ee6:	4644      	mov	r4, r8
    2ee8:	22ff      	movs	r2, #255	; 0xff
    2eea:	e763      	b.n	2db4 <__aeabi_fmul+0x94>
    2eec:	4338      	orrs	r0, r7
    2eee:	0240      	lsls	r0, r0, #9
    2ef0:	0a40      	lsrs	r0, r0, #9
    2ef2:	22ff      	movs	r2, #255	; 0xff
    2ef4:	e75e      	b.n	2db4 <__aeabi_fmul+0x94>
    2ef6:	2401      	movs	r4, #1
    2ef8:	1aa3      	subs	r3, r4, r2
    2efa:	2b1b      	cmp	r3, #27
    2efc:	dd05      	ble.n	2f0a <__aeabi_fmul+0x1ea>
    2efe:	400c      	ands	r4, r1
    2f00:	2200      	movs	r2, #0
    2f02:	2000      	movs	r0, #0
    2f04:	e756      	b.n	2db4 <__aeabi_fmul+0x94>
    2f06:	465e      	mov	r6, fp
    2f08:	e7cb      	b.n	2ea2 <__aeabi_fmul+0x182>
    2f0a:	002a      	movs	r2, r5
    2f0c:	2020      	movs	r0, #32
    2f0e:	40da      	lsrs	r2, r3
    2f10:	1ac3      	subs	r3, r0, r3
    2f12:	409d      	lsls	r5, r3
    2f14:	002b      	movs	r3, r5
    2f16:	1e5d      	subs	r5, r3, #1
    2f18:	41ab      	sbcs	r3, r5
    2f1a:	4313      	orrs	r3, r2
    2f1c:	075a      	lsls	r2, r3, #29
    2f1e:	d004      	beq.n	2f2a <__aeabi_fmul+0x20a>
    2f20:	220f      	movs	r2, #15
    2f22:	401a      	ands	r2, r3
    2f24:	2a04      	cmp	r2, #4
    2f26:	d000      	beq.n	2f2a <__aeabi_fmul+0x20a>
    2f28:	3304      	adds	r3, #4
    2f2a:	015a      	lsls	r2, r3, #5
    2f2c:	d504      	bpl.n	2f38 <__aeabi_fmul+0x218>
    2f2e:	2401      	movs	r4, #1
    2f30:	2201      	movs	r2, #1
    2f32:	400c      	ands	r4, r1
    2f34:	2000      	movs	r0, #0
    2f36:	e73d      	b.n	2db4 <__aeabi_fmul+0x94>
    2f38:	2401      	movs	r4, #1
    2f3a:	019b      	lsls	r3, r3, #6
    2f3c:	0a58      	lsrs	r0, r3, #9
    2f3e:	400c      	ands	r4, r1
    2f40:	2200      	movs	r2, #0
    2f42:	e737      	b.n	2db4 <__aeabi_fmul+0x94>
    2f44:	2080      	movs	r0, #128	; 0x80
    2f46:	2401      	movs	r4, #1
    2f48:	03c0      	lsls	r0, r0, #15
    2f4a:	4328      	orrs	r0, r5
    2f4c:	0240      	lsls	r0, r0, #9
    2f4e:	0a40      	lsrs	r0, r0, #9
    2f50:	400c      	ands	r4, r1
    2f52:	22ff      	movs	r2, #255	; 0xff
    2f54:	e72e      	b.n	2db4 <__aeabi_fmul+0x94>
    2f56:	46c0      	nop			; (mov r8, r8)
    2f58:	000047b4 	.word	0x000047b4
    2f5c:	f7ffffff 	.word	0xf7ffffff

00002f60 <__aeabi_fsub>:
    2f60:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f62:	464f      	mov	r7, r9
    2f64:	46d6      	mov	lr, sl
    2f66:	4646      	mov	r6, r8
    2f68:	0044      	lsls	r4, r0, #1
    2f6a:	b5c0      	push	{r6, r7, lr}
    2f6c:	0fc2      	lsrs	r2, r0, #31
    2f6e:	0247      	lsls	r7, r0, #9
    2f70:	0248      	lsls	r0, r1, #9
    2f72:	0a40      	lsrs	r0, r0, #9
    2f74:	4684      	mov	ip, r0
    2f76:	4666      	mov	r6, ip
    2f78:	0a7b      	lsrs	r3, r7, #9
    2f7a:	0048      	lsls	r0, r1, #1
    2f7c:	0fc9      	lsrs	r1, r1, #31
    2f7e:	469a      	mov	sl, r3
    2f80:	0e24      	lsrs	r4, r4, #24
    2f82:	0015      	movs	r5, r2
    2f84:	00db      	lsls	r3, r3, #3
    2f86:	0e00      	lsrs	r0, r0, #24
    2f88:	4689      	mov	r9, r1
    2f8a:	00f6      	lsls	r6, r6, #3
    2f8c:	28ff      	cmp	r0, #255	; 0xff
    2f8e:	d100      	bne.n	2f92 <__aeabi_fsub+0x32>
    2f90:	e08f      	b.n	30b2 <__aeabi_fsub+0x152>
    2f92:	2101      	movs	r1, #1
    2f94:	464f      	mov	r7, r9
    2f96:	404f      	eors	r7, r1
    2f98:	0039      	movs	r1, r7
    2f9a:	4291      	cmp	r1, r2
    2f9c:	d066      	beq.n	306c <__aeabi_fsub+0x10c>
    2f9e:	1a22      	subs	r2, r4, r0
    2fa0:	2a00      	cmp	r2, #0
    2fa2:	dc00      	bgt.n	2fa6 <__aeabi_fsub+0x46>
    2fa4:	e09d      	b.n	30e2 <__aeabi_fsub+0x182>
    2fa6:	2800      	cmp	r0, #0
    2fa8:	d13d      	bne.n	3026 <__aeabi_fsub+0xc6>
    2faa:	2e00      	cmp	r6, #0
    2fac:	d100      	bne.n	2fb0 <__aeabi_fsub+0x50>
    2fae:	e08b      	b.n	30c8 <__aeabi_fsub+0x168>
    2fb0:	1e51      	subs	r1, r2, #1
    2fb2:	2900      	cmp	r1, #0
    2fb4:	d000      	beq.n	2fb8 <__aeabi_fsub+0x58>
    2fb6:	e0b5      	b.n	3124 <__aeabi_fsub+0x1c4>
    2fb8:	2401      	movs	r4, #1
    2fba:	1b9b      	subs	r3, r3, r6
    2fbc:	015a      	lsls	r2, r3, #5
    2fbe:	d544      	bpl.n	304a <__aeabi_fsub+0xea>
    2fc0:	019b      	lsls	r3, r3, #6
    2fc2:	099f      	lsrs	r7, r3, #6
    2fc4:	0038      	movs	r0, r7
    2fc6:	f000 fa1d 	bl	3404 <__clzsi2>
    2fca:	3805      	subs	r0, #5
    2fcc:	4087      	lsls	r7, r0
    2fce:	4284      	cmp	r4, r0
    2fd0:	dd00      	ble.n	2fd4 <__aeabi_fsub+0x74>
    2fd2:	e096      	b.n	3102 <__aeabi_fsub+0x1a2>
    2fd4:	1b04      	subs	r4, r0, r4
    2fd6:	003a      	movs	r2, r7
    2fd8:	2020      	movs	r0, #32
    2fda:	3401      	adds	r4, #1
    2fdc:	40e2      	lsrs	r2, r4
    2fde:	1b04      	subs	r4, r0, r4
    2fe0:	40a7      	lsls	r7, r4
    2fe2:	003b      	movs	r3, r7
    2fe4:	1e5f      	subs	r7, r3, #1
    2fe6:	41bb      	sbcs	r3, r7
    2fe8:	2400      	movs	r4, #0
    2fea:	4313      	orrs	r3, r2
    2fec:	075a      	lsls	r2, r3, #29
    2fee:	d004      	beq.n	2ffa <__aeabi_fsub+0x9a>
    2ff0:	220f      	movs	r2, #15
    2ff2:	401a      	ands	r2, r3
    2ff4:	2a04      	cmp	r2, #4
    2ff6:	d000      	beq.n	2ffa <__aeabi_fsub+0x9a>
    2ff8:	3304      	adds	r3, #4
    2ffa:	015a      	lsls	r2, r3, #5
    2ffc:	d527      	bpl.n	304e <__aeabi_fsub+0xee>
    2ffe:	3401      	adds	r4, #1
    3000:	2cff      	cmp	r4, #255	; 0xff
    3002:	d100      	bne.n	3006 <__aeabi_fsub+0xa6>
    3004:	e079      	b.n	30fa <__aeabi_fsub+0x19a>
    3006:	2201      	movs	r2, #1
    3008:	019b      	lsls	r3, r3, #6
    300a:	0a5b      	lsrs	r3, r3, #9
    300c:	b2e4      	uxtb	r4, r4
    300e:	402a      	ands	r2, r5
    3010:	025b      	lsls	r3, r3, #9
    3012:	05e4      	lsls	r4, r4, #23
    3014:	0a58      	lsrs	r0, r3, #9
    3016:	07d2      	lsls	r2, r2, #31
    3018:	4320      	orrs	r0, r4
    301a:	4310      	orrs	r0, r2
    301c:	bc1c      	pop	{r2, r3, r4}
    301e:	4690      	mov	r8, r2
    3020:	4699      	mov	r9, r3
    3022:	46a2      	mov	sl, r4
    3024:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3026:	2cff      	cmp	r4, #255	; 0xff
    3028:	d0e0      	beq.n	2fec <__aeabi_fsub+0x8c>
    302a:	2180      	movs	r1, #128	; 0x80
    302c:	04c9      	lsls	r1, r1, #19
    302e:	430e      	orrs	r6, r1
    3030:	2a1b      	cmp	r2, #27
    3032:	dc7b      	bgt.n	312c <__aeabi_fsub+0x1cc>
    3034:	0031      	movs	r1, r6
    3036:	2020      	movs	r0, #32
    3038:	40d1      	lsrs	r1, r2
    303a:	1a82      	subs	r2, r0, r2
    303c:	4096      	lsls	r6, r2
    303e:	1e72      	subs	r2, r6, #1
    3040:	4196      	sbcs	r6, r2
    3042:	430e      	orrs	r6, r1
    3044:	1b9b      	subs	r3, r3, r6
    3046:	015a      	lsls	r2, r3, #5
    3048:	d4ba      	bmi.n	2fc0 <__aeabi_fsub+0x60>
    304a:	075a      	lsls	r2, r3, #29
    304c:	d1d0      	bne.n	2ff0 <__aeabi_fsub+0x90>
    304e:	2201      	movs	r2, #1
    3050:	08df      	lsrs	r7, r3, #3
    3052:	402a      	ands	r2, r5
    3054:	2cff      	cmp	r4, #255	; 0xff
    3056:	d133      	bne.n	30c0 <__aeabi_fsub+0x160>
    3058:	2f00      	cmp	r7, #0
    305a:	d100      	bne.n	305e <__aeabi_fsub+0xfe>
    305c:	e0a8      	b.n	31b0 <__aeabi_fsub+0x250>
    305e:	2380      	movs	r3, #128	; 0x80
    3060:	03db      	lsls	r3, r3, #15
    3062:	433b      	orrs	r3, r7
    3064:	025b      	lsls	r3, r3, #9
    3066:	0a5b      	lsrs	r3, r3, #9
    3068:	24ff      	movs	r4, #255	; 0xff
    306a:	e7d1      	b.n	3010 <__aeabi_fsub+0xb0>
    306c:	1a21      	subs	r1, r4, r0
    306e:	2900      	cmp	r1, #0
    3070:	dd4c      	ble.n	310c <__aeabi_fsub+0x1ac>
    3072:	2800      	cmp	r0, #0
    3074:	d02a      	beq.n	30cc <__aeabi_fsub+0x16c>
    3076:	2cff      	cmp	r4, #255	; 0xff
    3078:	d0b8      	beq.n	2fec <__aeabi_fsub+0x8c>
    307a:	2080      	movs	r0, #128	; 0x80
    307c:	04c0      	lsls	r0, r0, #19
    307e:	4306      	orrs	r6, r0
    3080:	291b      	cmp	r1, #27
    3082:	dd00      	ble.n	3086 <__aeabi_fsub+0x126>
    3084:	e0af      	b.n	31e6 <__aeabi_fsub+0x286>
    3086:	0030      	movs	r0, r6
    3088:	2720      	movs	r7, #32
    308a:	40c8      	lsrs	r0, r1
    308c:	1a79      	subs	r1, r7, r1
    308e:	408e      	lsls	r6, r1
    3090:	1e71      	subs	r1, r6, #1
    3092:	418e      	sbcs	r6, r1
    3094:	4306      	orrs	r6, r0
    3096:	199b      	adds	r3, r3, r6
    3098:	0159      	lsls	r1, r3, #5
    309a:	d5d6      	bpl.n	304a <__aeabi_fsub+0xea>
    309c:	3401      	adds	r4, #1
    309e:	2cff      	cmp	r4, #255	; 0xff
    30a0:	d100      	bne.n	30a4 <__aeabi_fsub+0x144>
    30a2:	e085      	b.n	31b0 <__aeabi_fsub+0x250>
    30a4:	2201      	movs	r2, #1
    30a6:	497a      	ldr	r1, [pc, #488]	; (3290 <__aeabi_fsub+0x330>)
    30a8:	401a      	ands	r2, r3
    30aa:	085b      	lsrs	r3, r3, #1
    30ac:	400b      	ands	r3, r1
    30ae:	4313      	orrs	r3, r2
    30b0:	e79c      	b.n	2fec <__aeabi_fsub+0x8c>
    30b2:	2e00      	cmp	r6, #0
    30b4:	d000      	beq.n	30b8 <__aeabi_fsub+0x158>
    30b6:	e770      	b.n	2f9a <__aeabi_fsub+0x3a>
    30b8:	e76b      	b.n	2f92 <__aeabi_fsub+0x32>
    30ba:	1e3b      	subs	r3, r7, #0
    30bc:	d1c5      	bne.n	304a <__aeabi_fsub+0xea>
    30be:	2200      	movs	r2, #0
    30c0:	027b      	lsls	r3, r7, #9
    30c2:	0a5b      	lsrs	r3, r3, #9
    30c4:	b2e4      	uxtb	r4, r4
    30c6:	e7a3      	b.n	3010 <__aeabi_fsub+0xb0>
    30c8:	0014      	movs	r4, r2
    30ca:	e78f      	b.n	2fec <__aeabi_fsub+0x8c>
    30cc:	2e00      	cmp	r6, #0
    30ce:	d04d      	beq.n	316c <__aeabi_fsub+0x20c>
    30d0:	1e48      	subs	r0, r1, #1
    30d2:	2800      	cmp	r0, #0
    30d4:	d157      	bne.n	3186 <__aeabi_fsub+0x226>
    30d6:	199b      	adds	r3, r3, r6
    30d8:	2401      	movs	r4, #1
    30da:	015a      	lsls	r2, r3, #5
    30dc:	d5b5      	bpl.n	304a <__aeabi_fsub+0xea>
    30de:	2402      	movs	r4, #2
    30e0:	e7e0      	b.n	30a4 <__aeabi_fsub+0x144>
    30e2:	2a00      	cmp	r2, #0
    30e4:	d125      	bne.n	3132 <__aeabi_fsub+0x1d2>
    30e6:	1c62      	adds	r2, r4, #1
    30e8:	b2d2      	uxtb	r2, r2
    30ea:	2a01      	cmp	r2, #1
    30ec:	dd72      	ble.n	31d4 <__aeabi_fsub+0x274>
    30ee:	1b9f      	subs	r7, r3, r6
    30f0:	017a      	lsls	r2, r7, #5
    30f2:	d535      	bpl.n	3160 <__aeabi_fsub+0x200>
    30f4:	1af7      	subs	r7, r6, r3
    30f6:	000d      	movs	r5, r1
    30f8:	e764      	b.n	2fc4 <__aeabi_fsub+0x64>
    30fa:	2201      	movs	r2, #1
    30fc:	2300      	movs	r3, #0
    30fe:	402a      	ands	r2, r5
    3100:	e786      	b.n	3010 <__aeabi_fsub+0xb0>
    3102:	003b      	movs	r3, r7
    3104:	4a63      	ldr	r2, [pc, #396]	; (3294 <__aeabi_fsub+0x334>)
    3106:	1a24      	subs	r4, r4, r0
    3108:	4013      	ands	r3, r2
    310a:	e76f      	b.n	2fec <__aeabi_fsub+0x8c>
    310c:	2900      	cmp	r1, #0
    310e:	d16c      	bne.n	31ea <__aeabi_fsub+0x28a>
    3110:	1c61      	adds	r1, r4, #1
    3112:	b2c8      	uxtb	r0, r1
    3114:	2801      	cmp	r0, #1
    3116:	dd4e      	ble.n	31b6 <__aeabi_fsub+0x256>
    3118:	29ff      	cmp	r1, #255	; 0xff
    311a:	d049      	beq.n	31b0 <__aeabi_fsub+0x250>
    311c:	199b      	adds	r3, r3, r6
    311e:	085b      	lsrs	r3, r3, #1
    3120:	000c      	movs	r4, r1
    3122:	e763      	b.n	2fec <__aeabi_fsub+0x8c>
    3124:	2aff      	cmp	r2, #255	; 0xff
    3126:	d041      	beq.n	31ac <__aeabi_fsub+0x24c>
    3128:	000a      	movs	r2, r1
    312a:	e781      	b.n	3030 <__aeabi_fsub+0xd0>
    312c:	2601      	movs	r6, #1
    312e:	1b9b      	subs	r3, r3, r6
    3130:	e789      	b.n	3046 <__aeabi_fsub+0xe6>
    3132:	2c00      	cmp	r4, #0
    3134:	d01c      	beq.n	3170 <__aeabi_fsub+0x210>
    3136:	28ff      	cmp	r0, #255	; 0xff
    3138:	d021      	beq.n	317e <__aeabi_fsub+0x21e>
    313a:	2480      	movs	r4, #128	; 0x80
    313c:	04e4      	lsls	r4, r4, #19
    313e:	4252      	negs	r2, r2
    3140:	4323      	orrs	r3, r4
    3142:	2a1b      	cmp	r2, #27
    3144:	dd00      	ble.n	3148 <__aeabi_fsub+0x1e8>
    3146:	e096      	b.n	3276 <__aeabi_fsub+0x316>
    3148:	001c      	movs	r4, r3
    314a:	2520      	movs	r5, #32
    314c:	40d4      	lsrs	r4, r2
    314e:	1aaa      	subs	r2, r5, r2
    3150:	4093      	lsls	r3, r2
    3152:	1e5a      	subs	r2, r3, #1
    3154:	4193      	sbcs	r3, r2
    3156:	4323      	orrs	r3, r4
    3158:	1af3      	subs	r3, r6, r3
    315a:	0004      	movs	r4, r0
    315c:	000d      	movs	r5, r1
    315e:	e72d      	b.n	2fbc <__aeabi_fsub+0x5c>
    3160:	2f00      	cmp	r7, #0
    3162:	d000      	beq.n	3166 <__aeabi_fsub+0x206>
    3164:	e72e      	b.n	2fc4 <__aeabi_fsub+0x64>
    3166:	2200      	movs	r2, #0
    3168:	2400      	movs	r4, #0
    316a:	e7a9      	b.n	30c0 <__aeabi_fsub+0x160>
    316c:	000c      	movs	r4, r1
    316e:	e73d      	b.n	2fec <__aeabi_fsub+0x8c>
    3170:	2b00      	cmp	r3, #0
    3172:	d058      	beq.n	3226 <__aeabi_fsub+0x2c6>
    3174:	43d2      	mvns	r2, r2
    3176:	2a00      	cmp	r2, #0
    3178:	d0ee      	beq.n	3158 <__aeabi_fsub+0x1f8>
    317a:	28ff      	cmp	r0, #255	; 0xff
    317c:	d1e1      	bne.n	3142 <__aeabi_fsub+0x1e2>
    317e:	0033      	movs	r3, r6
    3180:	24ff      	movs	r4, #255	; 0xff
    3182:	000d      	movs	r5, r1
    3184:	e732      	b.n	2fec <__aeabi_fsub+0x8c>
    3186:	29ff      	cmp	r1, #255	; 0xff
    3188:	d010      	beq.n	31ac <__aeabi_fsub+0x24c>
    318a:	0001      	movs	r1, r0
    318c:	e778      	b.n	3080 <__aeabi_fsub+0x120>
    318e:	2b00      	cmp	r3, #0
    3190:	d06e      	beq.n	3270 <__aeabi_fsub+0x310>
    3192:	24ff      	movs	r4, #255	; 0xff
    3194:	2e00      	cmp	r6, #0
    3196:	d100      	bne.n	319a <__aeabi_fsub+0x23a>
    3198:	e728      	b.n	2fec <__aeabi_fsub+0x8c>
    319a:	2280      	movs	r2, #128	; 0x80
    319c:	4651      	mov	r1, sl
    319e:	03d2      	lsls	r2, r2, #15
    31a0:	4211      	tst	r1, r2
    31a2:	d003      	beq.n	31ac <__aeabi_fsub+0x24c>
    31a4:	4661      	mov	r1, ip
    31a6:	4211      	tst	r1, r2
    31a8:	d100      	bne.n	31ac <__aeabi_fsub+0x24c>
    31aa:	0033      	movs	r3, r6
    31ac:	24ff      	movs	r4, #255	; 0xff
    31ae:	e71d      	b.n	2fec <__aeabi_fsub+0x8c>
    31b0:	24ff      	movs	r4, #255	; 0xff
    31b2:	2300      	movs	r3, #0
    31b4:	e72c      	b.n	3010 <__aeabi_fsub+0xb0>
    31b6:	2c00      	cmp	r4, #0
    31b8:	d1e9      	bne.n	318e <__aeabi_fsub+0x22e>
    31ba:	2b00      	cmp	r3, #0
    31bc:	d063      	beq.n	3286 <__aeabi_fsub+0x326>
    31be:	2e00      	cmp	r6, #0
    31c0:	d100      	bne.n	31c4 <__aeabi_fsub+0x264>
    31c2:	e713      	b.n	2fec <__aeabi_fsub+0x8c>
    31c4:	199b      	adds	r3, r3, r6
    31c6:	015a      	lsls	r2, r3, #5
    31c8:	d400      	bmi.n	31cc <__aeabi_fsub+0x26c>
    31ca:	e73e      	b.n	304a <__aeabi_fsub+0xea>
    31cc:	4a31      	ldr	r2, [pc, #196]	; (3294 <__aeabi_fsub+0x334>)
    31ce:	000c      	movs	r4, r1
    31d0:	4013      	ands	r3, r2
    31d2:	e70b      	b.n	2fec <__aeabi_fsub+0x8c>
    31d4:	2c00      	cmp	r4, #0
    31d6:	d11e      	bne.n	3216 <__aeabi_fsub+0x2b6>
    31d8:	2b00      	cmp	r3, #0
    31da:	d12f      	bne.n	323c <__aeabi_fsub+0x2dc>
    31dc:	2e00      	cmp	r6, #0
    31de:	d04f      	beq.n	3280 <__aeabi_fsub+0x320>
    31e0:	0033      	movs	r3, r6
    31e2:	000d      	movs	r5, r1
    31e4:	e702      	b.n	2fec <__aeabi_fsub+0x8c>
    31e6:	2601      	movs	r6, #1
    31e8:	e755      	b.n	3096 <__aeabi_fsub+0x136>
    31ea:	2c00      	cmp	r4, #0
    31ec:	d11f      	bne.n	322e <__aeabi_fsub+0x2ce>
    31ee:	2b00      	cmp	r3, #0
    31f0:	d043      	beq.n	327a <__aeabi_fsub+0x31a>
    31f2:	43c9      	mvns	r1, r1
    31f4:	2900      	cmp	r1, #0
    31f6:	d00b      	beq.n	3210 <__aeabi_fsub+0x2b0>
    31f8:	28ff      	cmp	r0, #255	; 0xff
    31fa:	d039      	beq.n	3270 <__aeabi_fsub+0x310>
    31fc:	291b      	cmp	r1, #27
    31fe:	dc44      	bgt.n	328a <__aeabi_fsub+0x32a>
    3200:	001c      	movs	r4, r3
    3202:	2720      	movs	r7, #32
    3204:	40cc      	lsrs	r4, r1
    3206:	1a79      	subs	r1, r7, r1
    3208:	408b      	lsls	r3, r1
    320a:	1e59      	subs	r1, r3, #1
    320c:	418b      	sbcs	r3, r1
    320e:	4323      	orrs	r3, r4
    3210:	199b      	adds	r3, r3, r6
    3212:	0004      	movs	r4, r0
    3214:	e740      	b.n	3098 <__aeabi_fsub+0x138>
    3216:	2b00      	cmp	r3, #0
    3218:	d11a      	bne.n	3250 <__aeabi_fsub+0x2f0>
    321a:	2e00      	cmp	r6, #0
    321c:	d124      	bne.n	3268 <__aeabi_fsub+0x308>
    321e:	2780      	movs	r7, #128	; 0x80
    3220:	2200      	movs	r2, #0
    3222:	03ff      	lsls	r7, r7, #15
    3224:	e71b      	b.n	305e <__aeabi_fsub+0xfe>
    3226:	0033      	movs	r3, r6
    3228:	0004      	movs	r4, r0
    322a:	000d      	movs	r5, r1
    322c:	e6de      	b.n	2fec <__aeabi_fsub+0x8c>
    322e:	28ff      	cmp	r0, #255	; 0xff
    3230:	d01e      	beq.n	3270 <__aeabi_fsub+0x310>
    3232:	2480      	movs	r4, #128	; 0x80
    3234:	04e4      	lsls	r4, r4, #19
    3236:	4249      	negs	r1, r1
    3238:	4323      	orrs	r3, r4
    323a:	e7df      	b.n	31fc <__aeabi_fsub+0x29c>
    323c:	2e00      	cmp	r6, #0
    323e:	d100      	bne.n	3242 <__aeabi_fsub+0x2e2>
    3240:	e6d4      	b.n	2fec <__aeabi_fsub+0x8c>
    3242:	1b9f      	subs	r7, r3, r6
    3244:	017a      	lsls	r2, r7, #5
    3246:	d400      	bmi.n	324a <__aeabi_fsub+0x2ea>
    3248:	e737      	b.n	30ba <__aeabi_fsub+0x15a>
    324a:	1af3      	subs	r3, r6, r3
    324c:	000d      	movs	r5, r1
    324e:	e6cd      	b.n	2fec <__aeabi_fsub+0x8c>
    3250:	24ff      	movs	r4, #255	; 0xff
    3252:	2e00      	cmp	r6, #0
    3254:	d100      	bne.n	3258 <__aeabi_fsub+0x2f8>
    3256:	e6c9      	b.n	2fec <__aeabi_fsub+0x8c>
    3258:	2280      	movs	r2, #128	; 0x80
    325a:	4650      	mov	r0, sl
    325c:	03d2      	lsls	r2, r2, #15
    325e:	4210      	tst	r0, r2
    3260:	d0a4      	beq.n	31ac <__aeabi_fsub+0x24c>
    3262:	4660      	mov	r0, ip
    3264:	4210      	tst	r0, r2
    3266:	d1a1      	bne.n	31ac <__aeabi_fsub+0x24c>
    3268:	0033      	movs	r3, r6
    326a:	000d      	movs	r5, r1
    326c:	24ff      	movs	r4, #255	; 0xff
    326e:	e6bd      	b.n	2fec <__aeabi_fsub+0x8c>
    3270:	0033      	movs	r3, r6
    3272:	24ff      	movs	r4, #255	; 0xff
    3274:	e6ba      	b.n	2fec <__aeabi_fsub+0x8c>
    3276:	2301      	movs	r3, #1
    3278:	e76e      	b.n	3158 <__aeabi_fsub+0x1f8>
    327a:	0033      	movs	r3, r6
    327c:	0004      	movs	r4, r0
    327e:	e6b5      	b.n	2fec <__aeabi_fsub+0x8c>
    3280:	2700      	movs	r7, #0
    3282:	2200      	movs	r2, #0
    3284:	e71c      	b.n	30c0 <__aeabi_fsub+0x160>
    3286:	0033      	movs	r3, r6
    3288:	e6b0      	b.n	2fec <__aeabi_fsub+0x8c>
    328a:	2301      	movs	r3, #1
    328c:	e7c0      	b.n	3210 <__aeabi_fsub+0x2b0>
    328e:	46c0      	nop			; (mov r8, r8)
    3290:	7dffffff 	.word	0x7dffffff
    3294:	fbffffff 	.word	0xfbffffff

00003298 <__aeabi_f2iz>:
    3298:	0241      	lsls	r1, r0, #9
    329a:	0043      	lsls	r3, r0, #1
    329c:	0fc2      	lsrs	r2, r0, #31
    329e:	0a49      	lsrs	r1, r1, #9
    32a0:	0e1b      	lsrs	r3, r3, #24
    32a2:	2000      	movs	r0, #0
    32a4:	2b7e      	cmp	r3, #126	; 0x7e
    32a6:	dd0d      	ble.n	32c4 <__aeabi_f2iz+0x2c>
    32a8:	2b9d      	cmp	r3, #157	; 0x9d
    32aa:	dc0c      	bgt.n	32c6 <__aeabi_f2iz+0x2e>
    32ac:	2080      	movs	r0, #128	; 0x80
    32ae:	0400      	lsls	r0, r0, #16
    32b0:	4301      	orrs	r1, r0
    32b2:	2b95      	cmp	r3, #149	; 0x95
    32b4:	dc0a      	bgt.n	32cc <__aeabi_f2iz+0x34>
    32b6:	2096      	movs	r0, #150	; 0x96
    32b8:	1ac3      	subs	r3, r0, r3
    32ba:	40d9      	lsrs	r1, r3
    32bc:	4248      	negs	r0, r1
    32be:	2a00      	cmp	r2, #0
    32c0:	d100      	bne.n	32c4 <__aeabi_f2iz+0x2c>
    32c2:	0008      	movs	r0, r1
    32c4:	4770      	bx	lr
    32c6:	4b03      	ldr	r3, [pc, #12]	; (32d4 <__aeabi_f2iz+0x3c>)
    32c8:	18d0      	adds	r0, r2, r3
    32ca:	e7fb      	b.n	32c4 <__aeabi_f2iz+0x2c>
    32cc:	3b96      	subs	r3, #150	; 0x96
    32ce:	4099      	lsls	r1, r3
    32d0:	e7f4      	b.n	32bc <__aeabi_f2iz+0x24>
    32d2:	46c0      	nop			; (mov r8, r8)
    32d4:	7fffffff 	.word	0x7fffffff

000032d8 <__aeabi_i2f>:
    32d8:	b570      	push	{r4, r5, r6, lr}
    32da:	2800      	cmp	r0, #0
    32dc:	d030      	beq.n	3340 <__aeabi_i2f+0x68>
    32de:	17c3      	asrs	r3, r0, #31
    32e0:	18c4      	adds	r4, r0, r3
    32e2:	405c      	eors	r4, r3
    32e4:	0fc5      	lsrs	r5, r0, #31
    32e6:	0020      	movs	r0, r4
    32e8:	f000 f88c 	bl	3404 <__clzsi2>
    32ec:	239e      	movs	r3, #158	; 0x9e
    32ee:	1a1b      	subs	r3, r3, r0
    32f0:	2b96      	cmp	r3, #150	; 0x96
    32f2:	dc0d      	bgt.n	3310 <__aeabi_i2f+0x38>
    32f4:	2296      	movs	r2, #150	; 0x96
    32f6:	1ad2      	subs	r2, r2, r3
    32f8:	4094      	lsls	r4, r2
    32fa:	002a      	movs	r2, r5
    32fc:	0264      	lsls	r4, r4, #9
    32fe:	0a64      	lsrs	r4, r4, #9
    3300:	b2db      	uxtb	r3, r3
    3302:	0264      	lsls	r4, r4, #9
    3304:	05db      	lsls	r3, r3, #23
    3306:	0a60      	lsrs	r0, r4, #9
    3308:	07d2      	lsls	r2, r2, #31
    330a:	4318      	orrs	r0, r3
    330c:	4310      	orrs	r0, r2
    330e:	bd70      	pop	{r4, r5, r6, pc}
    3310:	2b99      	cmp	r3, #153	; 0x99
    3312:	dc19      	bgt.n	3348 <__aeabi_i2f+0x70>
    3314:	2299      	movs	r2, #153	; 0x99
    3316:	1ad2      	subs	r2, r2, r3
    3318:	2a00      	cmp	r2, #0
    331a:	dd29      	ble.n	3370 <__aeabi_i2f+0x98>
    331c:	4094      	lsls	r4, r2
    331e:	0022      	movs	r2, r4
    3320:	4c14      	ldr	r4, [pc, #80]	; (3374 <__aeabi_i2f+0x9c>)
    3322:	4014      	ands	r4, r2
    3324:	0751      	lsls	r1, r2, #29
    3326:	d004      	beq.n	3332 <__aeabi_i2f+0x5a>
    3328:	210f      	movs	r1, #15
    332a:	400a      	ands	r2, r1
    332c:	2a04      	cmp	r2, #4
    332e:	d000      	beq.n	3332 <__aeabi_i2f+0x5a>
    3330:	3404      	adds	r4, #4
    3332:	0162      	lsls	r2, r4, #5
    3334:	d413      	bmi.n	335e <__aeabi_i2f+0x86>
    3336:	01a4      	lsls	r4, r4, #6
    3338:	0a64      	lsrs	r4, r4, #9
    333a:	b2db      	uxtb	r3, r3
    333c:	002a      	movs	r2, r5
    333e:	e7e0      	b.n	3302 <__aeabi_i2f+0x2a>
    3340:	2200      	movs	r2, #0
    3342:	2300      	movs	r3, #0
    3344:	2400      	movs	r4, #0
    3346:	e7dc      	b.n	3302 <__aeabi_i2f+0x2a>
    3348:	2205      	movs	r2, #5
    334a:	0021      	movs	r1, r4
    334c:	1a12      	subs	r2, r2, r0
    334e:	40d1      	lsrs	r1, r2
    3350:	22b9      	movs	r2, #185	; 0xb9
    3352:	1ad2      	subs	r2, r2, r3
    3354:	4094      	lsls	r4, r2
    3356:	1e62      	subs	r2, r4, #1
    3358:	4194      	sbcs	r4, r2
    335a:	430c      	orrs	r4, r1
    335c:	e7da      	b.n	3314 <__aeabi_i2f+0x3c>
    335e:	4b05      	ldr	r3, [pc, #20]	; (3374 <__aeabi_i2f+0x9c>)
    3360:	002a      	movs	r2, r5
    3362:	401c      	ands	r4, r3
    3364:	239f      	movs	r3, #159	; 0x9f
    3366:	01a4      	lsls	r4, r4, #6
    3368:	1a1b      	subs	r3, r3, r0
    336a:	0a64      	lsrs	r4, r4, #9
    336c:	b2db      	uxtb	r3, r3
    336e:	e7c8      	b.n	3302 <__aeabi_i2f+0x2a>
    3370:	0022      	movs	r2, r4
    3372:	e7d5      	b.n	3320 <__aeabi_i2f+0x48>
    3374:	fbffffff 	.word	0xfbffffff

00003378 <__aeabi_ui2f>:
    3378:	b510      	push	{r4, lr}
    337a:	1e04      	subs	r4, r0, #0
    337c:	d027      	beq.n	33ce <__aeabi_ui2f+0x56>
    337e:	f000 f841 	bl	3404 <__clzsi2>
    3382:	239e      	movs	r3, #158	; 0x9e
    3384:	1a1b      	subs	r3, r3, r0
    3386:	2b96      	cmp	r3, #150	; 0x96
    3388:	dc0a      	bgt.n	33a0 <__aeabi_ui2f+0x28>
    338a:	2296      	movs	r2, #150	; 0x96
    338c:	1ad2      	subs	r2, r2, r3
    338e:	4094      	lsls	r4, r2
    3390:	0264      	lsls	r4, r4, #9
    3392:	0a64      	lsrs	r4, r4, #9
    3394:	b2db      	uxtb	r3, r3
    3396:	0264      	lsls	r4, r4, #9
    3398:	05db      	lsls	r3, r3, #23
    339a:	0a60      	lsrs	r0, r4, #9
    339c:	4318      	orrs	r0, r3
    339e:	bd10      	pop	{r4, pc}
    33a0:	2b99      	cmp	r3, #153	; 0x99
    33a2:	dc17      	bgt.n	33d4 <__aeabi_ui2f+0x5c>
    33a4:	2299      	movs	r2, #153	; 0x99
    33a6:	1ad2      	subs	r2, r2, r3
    33a8:	2a00      	cmp	r2, #0
    33aa:	dd27      	ble.n	33fc <__aeabi_ui2f+0x84>
    33ac:	4094      	lsls	r4, r2
    33ae:	0022      	movs	r2, r4
    33b0:	4c13      	ldr	r4, [pc, #76]	; (3400 <__aeabi_ui2f+0x88>)
    33b2:	4014      	ands	r4, r2
    33b4:	0751      	lsls	r1, r2, #29
    33b6:	d004      	beq.n	33c2 <__aeabi_ui2f+0x4a>
    33b8:	210f      	movs	r1, #15
    33ba:	400a      	ands	r2, r1
    33bc:	2a04      	cmp	r2, #4
    33be:	d000      	beq.n	33c2 <__aeabi_ui2f+0x4a>
    33c0:	3404      	adds	r4, #4
    33c2:	0162      	lsls	r2, r4, #5
    33c4:	d412      	bmi.n	33ec <__aeabi_ui2f+0x74>
    33c6:	01a4      	lsls	r4, r4, #6
    33c8:	0a64      	lsrs	r4, r4, #9
    33ca:	b2db      	uxtb	r3, r3
    33cc:	e7e3      	b.n	3396 <__aeabi_ui2f+0x1e>
    33ce:	2300      	movs	r3, #0
    33d0:	2400      	movs	r4, #0
    33d2:	e7e0      	b.n	3396 <__aeabi_ui2f+0x1e>
    33d4:	22b9      	movs	r2, #185	; 0xb9
    33d6:	0021      	movs	r1, r4
    33d8:	1ad2      	subs	r2, r2, r3
    33da:	4091      	lsls	r1, r2
    33dc:	000a      	movs	r2, r1
    33de:	1e51      	subs	r1, r2, #1
    33e0:	418a      	sbcs	r2, r1
    33e2:	2105      	movs	r1, #5
    33e4:	1a09      	subs	r1, r1, r0
    33e6:	40cc      	lsrs	r4, r1
    33e8:	4314      	orrs	r4, r2
    33ea:	e7db      	b.n	33a4 <__aeabi_ui2f+0x2c>
    33ec:	4b04      	ldr	r3, [pc, #16]	; (3400 <__aeabi_ui2f+0x88>)
    33ee:	401c      	ands	r4, r3
    33f0:	239f      	movs	r3, #159	; 0x9f
    33f2:	01a4      	lsls	r4, r4, #6
    33f4:	1a1b      	subs	r3, r3, r0
    33f6:	0a64      	lsrs	r4, r4, #9
    33f8:	b2db      	uxtb	r3, r3
    33fa:	e7cc      	b.n	3396 <__aeabi_ui2f+0x1e>
    33fc:	0022      	movs	r2, r4
    33fe:	e7d7      	b.n	33b0 <__aeabi_ui2f+0x38>
    3400:	fbffffff 	.word	0xfbffffff

00003404 <__clzsi2>:
    3404:	211c      	movs	r1, #28
    3406:	2301      	movs	r3, #1
    3408:	041b      	lsls	r3, r3, #16
    340a:	4298      	cmp	r0, r3
    340c:	d301      	bcc.n	3412 <__clzsi2+0xe>
    340e:	0c00      	lsrs	r0, r0, #16
    3410:	3910      	subs	r1, #16
    3412:	0a1b      	lsrs	r3, r3, #8
    3414:	4298      	cmp	r0, r3
    3416:	d301      	bcc.n	341c <__clzsi2+0x18>
    3418:	0a00      	lsrs	r0, r0, #8
    341a:	3908      	subs	r1, #8
    341c:	091b      	lsrs	r3, r3, #4
    341e:	4298      	cmp	r0, r3
    3420:	d301      	bcc.n	3426 <__clzsi2+0x22>
    3422:	0900      	lsrs	r0, r0, #4
    3424:	3904      	subs	r1, #4
    3426:	a202      	add	r2, pc, #8	; (adr r2, 3430 <__clzsi2+0x2c>)
    3428:	5c10      	ldrb	r0, [r2, r0]
    342a:	1840      	adds	r0, r0, r1
    342c:	4770      	bx	lr
    342e:	46c0      	nop			; (mov r8, r8)
    3430:	02020304 	.word	0x02020304
    3434:	01010101 	.word	0x01010101
	...

00003440 <__libc_init_array>:
    3440:	b570      	push	{r4, r5, r6, lr}
    3442:	2600      	movs	r6, #0
    3444:	4d0c      	ldr	r5, [pc, #48]	; (3478 <__libc_init_array+0x38>)
    3446:	4c0d      	ldr	r4, [pc, #52]	; (347c <__libc_init_array+0x3c>)
    3448:	1b64      	subs	r4, r4, r5
    344a:	10a4      	asrs	r4, r4, #2
    344c:	42a6      	cmp	r6, r4
    344e:	d109      	bne.n	3464 <__libc_init_array+0x24>
    3450:	2600      	movs	r6, #0
    3452:	f001 fa1b 	bl	488c <_init>
    3456:	4d0a      	ldr	r5, [pc, #40]	; (3480 <__libc_init_array+0x40>)
    3458:	4c0a      	ldr	r4, [pc, #40]	; (3484 <__libc_init_array+0x44>)
    345a:	1b64      	subs	r4, r4, r5
    345c:	10a4      	asrs	r4, r4, #2
    345e:	42a6      	cmp	r6, r4
    3460:	d105      	bne.n	346e <__libc_init_array+0x2e>
    3462:	bd70      	pop	{r4, r5, r6, pc}
    3464:	00b3      	lsls	r3, r6, #2
    3466:	58eb      	ldr	r3, [r5, r3]
    3468:	4798      	blx	r3
    346a:	3601      	adds	r6, #1
    346c:	e7ee      	b.n	344c <__libc_init_array+0xc>
    346e:	00b3      	lsls	r3, r6, #2
    3470:	58eb      	ldr	r3, [r5, r3]
    3472:	4798      	blx	r3
    3474:	3601      	adds	r6, #1
    3476:	e7f2      	b.n	345e <__libc_init_array+0x1e>
    3478:	00004898 	.word	0x00004898
    347c:	00004898 	.word	0x00004898
    3480:	00004898 	.word	0x00004898
    3484:	0000489c 	.word	0x0000489c

00003488 <memset>:
    3488:	0003      	movs	r3, r0
    348a:	1882      	adds	r2, r0, r2
    348c:	4293      	cmp	r3, r2
    348e:	d100      	bne.n	3492 <memset+0xa>
    3490:	4770      	bx	lr
    3492:	7019      	strb	r1, [r3, #0]
    3494:	3301      	adds	r3, #1
    3496:	e7f9      	b.n	348c <memset+0x4>

00003498 <iprintf>:
    3498:	b40f      	push	{r0, r1, r2, r3}
    349a:	4b0b      	ldr	r3, [pc, #44]	; (34c8 <iprintf+0x30>)
    349c:	b513      	push	{r0, r1, r4, lr}
    349e:	681c      	ldr	r4, [r3, #0]
    34a0:	2c00      	cmp	r4, #0
    34a2:	d005      	beq.n	34b0 <iprintf+0x18>
    34a4:	69a3      	ldr	r3, [r4, #24]
    34a6:	2b00      	cmp	r3, #0
    34a8:	d102      	bne.n	34b0 <iprintf+0x18>
    34aa:	0020      	movs	r0, r4
    34ac:	f000 faf2 	bl	3a94 <__sinit>
    34b0:	ab05      	add	r3, sp, #20
    34b2:	9a04      	ldr	r2, [sp, #16]
    34b4:	68a1      	ldr	r1, [r4, #8]
    34b6:	0020      	movs	r0, r4
    34b8:	9301      	str	r3, [sp, #4]
    34ba:	f000 fcc1 	bl	3e40 <_vfiprintf_r>
    34be:	bc16      	pop	{r1, r2, r4}
    34c0:	bc08      	pop	{r3}
    34c2:	b004      	add	sp, #16
    34c4:	4718      	bx	r3
    34c6:	46c0      	nop			; (mov r8, r8)
    34c8:	20000004 	.word	0x20000004

000034cc <_puts_r>:
    34cc:	b570      	push	{r4, r5, r6, lr}
    34ce:	0005      	movs	r5, r0
    34d0:	000e      	movs	r6, r1
    34d2:	2800      	cmp	r0, #0
    34d4:	d004      	beq.n	34e0 <_puts_r+0x14>
    34d6:	6983      	ldr	r3, [r0, #24]
    34d8:	2b00      	cmp	r3, #0
    34da:	d101      	bne.n	34e0 <_puts_r+0x14>
    34dc:	f000 fada 	bl	3a94 <__sinit>
    34e0:	69ab      	ldr	r3, [r5, #24]
    34e2:	68ac      	ldr	r4, [r5, #8]
    34e4:	2b00      	cmp	r3, #0
    34e6:	d102      	bne.n	34ee <_puts_r+0x22>
    34e8:	0028      	movs	r0, r5
    34ea:	f000 fad3 	bl	3a94 <__sinit>
    34ee:	4b24      	ldr	r3, [pc, #144]	; (3580 <_puts_r+0xb4>)
    34f0:	429c      	cmp	r4, r3
    34f2:	d10f      	bne.n	3514 <_puts_r+0x48>
    34f4:	686c      	ldr	r4, [r5, #4]
    34f6:	89a3      	ldrh	r3, [r4, #12]
    34f8:	071b      	lsls	r3, r3, #28
    34fa:	d502      	bpl.n	3502 <_puts_r+0x36>
    34fc:	6923      	ldr	r3, [r4, #16]
    34fe:	2b00      	cmp	r3, #0
    3500:	d120      	bne.n	3544 <_puts_r+0x78>
    3502:	0021      	movs	r1, r4
    3504:	0028      	movs	r0, r5
    3506:	f000 f957 	bl	37b8 <__swsetup_r>
    350a:	2800      	cmp	r0, #0
    350c:	d01a      	beq.n	3544 <_puts_r+0x78>
    350e:	2001      	movs	r0, #1
    3510:	4240      	negs	r0, r0
    3512:	bd70      	pop	{r4, r5, r6, pc}
    3514:	4b1b      	ldr	r3, [pc, #108]	; (3584 <_puts_r+0xb8>)
    3516:	429c      	cmp	r4, r3
    3518:	d101      	bne.n	351e <_puts_r+0x52>
    351a:	68ac      	ldr	r4, [r5, #8]
    351c:	e7eb      	b.n	34f6 <_puts_r+0x2a>
    351e:	4b1a      	ldr	r3, [pc, #104]	; (3588 <_puts_r+0xbc>)
    3520:	429c      	cmp	r4, r3
    3522:	d1e8      	bne.n	34f6 <_puts_r+0x2a>
    3524:	68ec      	ldr	r4, [r5, #12]
    3526:	e7e6      	b.n	34f6 <_puts_r+0x2a>
    3528:	3b01      	subs	r3, #1
    352a:	3601      	adds	r6, #1
    352c:	60a3      	str	r3, [r4, #8]
    352e:	2b00      	cmp	r3, #0
    3530:	da04      	bge.n	353c <_puts_r+0x70>
    3532:	69a2      	ldr	r2, [r4, #24]
    3534:	4293      	cmp	r3, r2
    3536:	db16      	blt.n	3566 <_puts_r+0x9a>
    3538:	290a      	cmp	r1, #10
    353a:	d014      	beq.n	3566 <_puts_r+0x9a>
    353c:	6823      	ldr	r3, [r4, #0]
    353e:	1c5a      	adds	r2, r3, #1
    3540:	6022      	str	r2, [r4, #0]
    3542:	7019      	strb	r1, [r3, #0]
    3544:	7831      	ldrb	r1, [r6, #0]
    3546:	68a3      	ldr	r3, [r4, #8]
    3548:	2900      	cmp	r1, #0
    354a:	d1ed      	bne.n	3528 <_puts_r+0x5c>
    354c:	3b01      	subs	r3, #1
    354e:	60a3      	str	r3, [r4, #8]
    3550:	2b00      	cmp	r3, #0
    3552:	da0f      	bge.n	3574 <_puts_r+0xa8>
    3554:	0022      	movs	r2, r4
    3556:	310a      	adds	r1, #10
    3558:	0028      	movs	r0, r5
    355a:	f000 f8d7 	bl	370c <__swbuf_r>
    355e:	1c43      	adds	r3, r0, #1
    3560:	d0d5      	beq.n	350e <_puts_r+0x42>
    3562:	200a      	movs	r0, #10
    3564:	e7d5      	b.n	3512 <_puts_r+0x46>
    3566:	0022      	movs	r2, r4
    3568:	0028      	movs	r0, r5
    356a:	f000 f8cf 	bl	370c <__swbuf_r>
    356e:	1c43      	adds	r3, r0, #1
    3570:	d1e8      	bne.n	3544 <_puts_r+0x78>
    3572:	e7cc      	b.n	350e <_puts_r+0x42>
    3574:	200a      	movs	r0, #10
    3576:	6823      	ldr	r3, [r4, #0]
    3578:	1c5a      	adds	r2, r3, #1
    357a:	6022      	str	r2, [r4, #0]
    357c:	7018      	strb	r0, [r3, #0]
    357e:	e7c8      	b.n	3512 <_puts_r+0x46>
    3580:	00004818 	.word	0x00004818
    3584:	00004838 	.word	0x00004838
    3588:	000047f8 	.word	0x000047f8

0000358c <puts>:
    358c:	b510      	push	{r4, lr}
    358e:	4b03      	ldr	r3, [pc, #12]	; (359c <puts+0x10>)
    3590:	0001      	movs	r1, r0
    3592:	6818      	ldr	r0, [r3, #0]
    3594:	f7ff ff9a 	bl	34cc <_puts_r>
    3598:	bd10      	pop	{r4, pc}
    359a:	46c0      	nop			; (mov r8, r8)
    359c:	20000004 	.word	0x20000004

000035a0 <setbuf>:
    35a0:	424a      	negs	r2, r1
    35a2:	414a      	adcs	r2, r1
    35a4:	2380      	movs	r3, #128	; 0x80
    35a6:	b510      	push	{r4, lr}
    35a8:	0052      	lsls	r2, r2, #1
    35aa:	00db      	lsls	r3, r3, #3
    35ac:	f000 f802 	bl	35b4 <setvbuf>
    35b0:	bd10      	pop	{r4, pc}
	...

000035b4 <setvbuf>:
    35b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    35b6:	001d      	movs	r5, r3
    35b8:	4b4f      	ldr	r3, [pc, #316]	; (36f8 <setvbuf+0x144>)
    35ba:	b085      	sub	sp, #20
    35bc:	681e      	ldr	r6, [r3, #0]
    35be:	0004      	movs	r4, r0
    35c0:	000f      	movs	r7, r1
    35c2:	9200      	str	r2, [sp, #0]
    35c4:	2e00      	cmp	r6, #0
    35c6:	d005      	beq.n	35d4 <setvbuf+0x20>
    35c8:	69b3      	ldr	r3, [r6, #24]
    35ca:	2b00      	cmp	r3, #0
    35cc:	d102      	bne.n	35d4 <setvbuf+0x20>
    35ce:	0030      	movs	r0, r6
    35d0:	f000 fa60 	bl	3a94 <__sinit>
    35d4:	4b49      	ldr	r3, [pc, #292]	; (36fc <setvbuf+0x148>)
    35d6:	429c      	cmp	r4, r3
    35d8:	d150      	bne.n	367c <setvbuf+0xc8>
    35da:	6874      	ldr	r4, [r6, #4]
    35dc:	9b00      	ldr	r3, [sp, #0]
    35de:	2b02      	cmp	r3, #2
    35e0:	d005      	beq.n	35ee <setvbuf+0x3a>
    35e2:	2b01      	cmp	r3, #1
    35e4:	d900      	bls.n	35e8 <setvbuf+0x34>
    35e6:	e084      	b.n	36f2 <setvbuf+0x13e>
    35e8:	2d00      	cmp	r5, #0
    35ea:	da00      	bge.n	35ee <setvbuf+0x3a>
    35ec:	e081      	b.n	36f2 <setvbuf+0x13e>
    35ee:	0021      	movs	r1, r4
    35f0:	0030      	movs	r0, r6
    35f2:	f000 f9e1 	bl	39b8 <_fflush_r>
    35f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    35f8:	2900      	cmp	r1, #0
    35fa:	d008      	beq.n	360e <setvbuf+0x5a>
    35fc:	0023      	movs	r3, r4
    35fe:	3344      	adds	r3, #68	; 0x44
    3600:	4299      	cmp	r1, r3
    3602:	d002      	beq.n	360a <setvbuf+0x56>
    3604:	0030      	movs	r0, r6
    3606:	f000 fb4b 	bl	3ca0 <_free_r>
    360a:	2300      	movs	r3, #0
    360c:	6363      	str	r3, [r4, #52]	; 0x34
    360e:	2300      	movs	r3, #0
    3610:	61a3      	str	r3, [r4, #24]
    3612:	6063      	str	r3, [r4, #4]
    3614:	89a3      	ldrh	r3, [r4, #12]
    3616:	061b      	lsls	r3, r3, #24
    3618:	d503      	bpl.n	3622 <setvbuf+0x6e>
    361a:	6921      	ldr	r1, [r4, #16]
    361c:	0030      	movs	r0, r6
    361e:	f000 fb3f 	bl	3ca0 <_free_r>
    3622:	89a3      	ldrh	r3, [r4, #12]
    3624:	4a36      	ldr	r2, [pc, #216]	; (3700 <setvbuf+0x14c>)
    3626:	4013      	ands	r3, r2
    3628:	81a3      	strh	r3, [r4, #12]
    362a:	9b00      	ldr	r3, [sp, #0]
    362c:	2b02      	cmp	r3, #2
    362e:	d05a      	beq.n	36e6 <setvbuf+0x132>
    3630:	ab03      	add	r3, sp, #12
    3632:	aa02      	add	r2, sp, #8
    3634:	0021      	movs	r1, r4
    3636:	0030      	movs	r0, r6
    3638:	f000 fac2 	bl	3bc0 <__swhatbuf_r>
    363c:	89a3      	ldrh	r3, [r4, #12]
    363e:	4318      	orrs	r0, r3
    3640:	81a0      	strh	r0, [r4, #12]
    3642:	2d00      	cmp	r5, #0
    3644:	d124      	bne.n	3690 <setvbuf+0xdc>
    3646:	9d02      	ldr	r5, [sp, #8]
    3648:	0028      	movs	r0, r5
    364a:	f000 fb1f 	bl	3c8c <malloc>
    364e:	9501      	str	r5, [sp, #4]
    3650:	1e07      	subs	r7, r0, #0
    3652:	d142      	bne.n	36da <setvbuf+0x126>
    3654:	9b02      	ldr	r3, [sp, #8]
    3656:	9301      	str	r3, [sp, #4]
    3658:	42ab      	cmp	r3, r5
    365a:	d139      	bne.n	36d0 <setvbuf+0x11c>
    365c:	2001      	movs	r0, #1
    365e:	4240      	negs	r0, r0
    3660:	2302      	movs	r3, #2
    3662:	89a2      	ldrh	r2, [r4, #12]
    3664:	4313      	orrs	r3, r2
    3666:	81a3      	strh	r3, [r4, #12]
    3668:	2300      	movs	r3, #0
    366a:	60a3      	str	r3, [r4, #8]
    366c:	0023      	movs	r3, r4
    366e:	3347      	adds	r3, #71	; 0x47
    3670:	6023      	str	r3, [r4, #0]
    3672:	6123      	str	r3, [r4, #16]
    3674:	2301      	movs	r3, #1
    3676:	6163      	str	r3, [r4, #20]
    3678:	b005      	add	sp, #20
    367a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    367c:	4b21      	ldr	r3, [pc, #132]	; (3704 <setvbuf+0x150>)
    367e:	429c      	cmp	r4, r3
    3680:	d101      	bne.n	3686 <setvbuf+0xd2>
    3682:	68b4      	ldr	r4, [r6, #8]
    3684:	e7aa      	b.n	35dc <setvbuf+0x28>
    3686:	4b20      	ldr	r3, [pc, #128]	; (3708 <setvbuf+0x154>)
    3688:	429c      	cmp	r4, r3
    368a:	d1a7      	bne.n	35dc <setvbuf+0x28>
    368c:	68f4      	ldr	r4, [r6, #12]
    368e:	e7a5      	b.n	35dc <setvbuf+0x28>
    3690:	2f00      	cmp	r7, #0
    3692:	d0d9      	beq.n	3648 <setvbuf+0x94>
    3694:	69b3      	ldr	r3, [r6, #24]
    3696:	2b00      	cmp	r3, #0
    3698:	d102      	bne.n	36a0 <setvbuf+0xec>
    369a:	0030      	movs	r0, r6
    369c:	f000 f9fa 	bl	3a94 <__sinit>
    36a0:	9b00      	ldr	r3, [sp, #0]
    36a2:	2b01      	cmp	r3, #1
    36a4:	d103      	bne.n	36ae <setvbuf+0xfa>
    36a6:	89a3      	ldrh	r3, [r4, #12]
    36a8:	9a00      	ldr	r2, [sp, #0]
    36aa:	431a      	orrs	r2, r3
    36ac:	81a2      	strh	r2, [r4, #12]
    36ae:	2008      	movs	r0, #8
    36b0:	89a3      	ldrh	r3, [r4, #12]
    36b2:	6027      	str	r7, [r4, #0]
    36b4:	6127      	str	r7, [r4, #16]
    36b6:	6165      	str	r5, [r4, #20]
    36b8:	4018      	ands	r0, r3
    36ba:	d018      	beq.n	36ee <setvbuf+0x13a>
    36bc:	2001      	movs	r0, #1
    36be:	4018      	ands	r0, r3
    36c0:	2300      	movs	r3, #0
    36c2:	4298      	cmp	r0, r3
    36c4:	d011      	beq.n	36ea <setvbuf+0x136>
    36c6:	426d      	negs	r5, r5
    36c8:	60a3      	str	r3, [r4, #8]
    36ca:	61a5      	str	r5, [r4, #24]
    36cc:	0018      	movs	r0, r3
    36ce:	e7d3      	b.n	3678 <setvbuf+0xc4>
    36d0:	9801      	ldr	r0, [sp, #4]
    36d2:	f000 fadb 	bl	3c8c <malloc>
    36d6:	1e07      	subs	r7, r0, #0
    36d8:	d0c0      	beq.n	365c <setvbuf+0xa8>
    36da:	2380      	movs	r3, #128	; 0x80
    36dc:	89a2      	ldrh	r2, [r4, #12]
    36de:	9d01      	ldr	r5, [sp, #4]
    36e0:	4313      	orrs	r3, r2
    36e2:	81a3      	strh	r3, [r4, #12]
    36e4:	e7d6      	b.n	3694 <setvbuf+0xe0>
    36e6:	2000      	movs	r0, #0
    36e8:	e7ba      	b.n	3660 <setvbuf+0xac>
    36ea:	60a5      	str	r5, [r4, #8]
    36ec:	e7c4      	b.n	3678 <setvbuf+0xc4>
    36ee:	60a0      	str	r0, [r4, #8]
    36f0:	e7c2      	b.n	3678 <setvbuf+0xc4>
    36f2:	2001      	movs	r0, #1
    36f4:	4240      	negs	r0, r0
    36f6:	e7bf      	b.n	3678 <setvbuf+0xc4>
    36f8:	20000004 	.word	0x20000004
    36fc:	00004818 	.word	0x00004818
    3700:	fffff35c 	.word	0xfffff35c
    3704:	00004838 	.word	0x00004838
    3708:	000047f8 	.word	0x000047f8

0000370c <__swbuf_r>:
    370c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    370e:	0005      	movs	r5, r0
    3710:	000e      	movs	r6, r1
    3712:	0014      	movs	r4, r2
    3714:	2800      	cmp	r0, #0
    3716:	d004      	beq.n	3722 <__swbuf_r+0x16>
    3718:	6983      	ldr	r3, [r0, #24]
    371a:	2b00      	cmp	r3, #0
    371c:	d101      	bne.n	3722 <__swbuf_r+0x16>
    371e:	f000 f9b9 	bl	3a94 <__sinit>
    3722:	4b22      	ldr	r3, [pc, #136]	; (37ac <__swbuf_r+0xa0>)
    3724:	429c      	cmp	r4, r3
    3726:	d12d      	bne.n	3784 <__swbuf_r+0x78>
    3728:	686c      	ldr	r4, [r5, #4]
    372a:	69a3      	ldr	r3, [r4, #24]
    372c:	60a3      	str	r3, [r4, #8]
    372e:	89a3      	ldrh	r3, [r4, #12]
    3730:	071b      	lsls	r3, r3, #28
    3732:	d531      	bpl.n	3798 <__swbuf_r+0x8c>
    3734:	6923      	ldr	r3, [r4, #16]
    3736:	2b00      	cmp	r3, #0
    3738:	d02e      	beq.n	3798 <__swbuf_r+0x8c>
    373a:	6823      	ldr	r3, [r4, #0]
    373c:	6922      	ldr	r2, [r4, #16]
    373e:	b2f7      	uxtb	r7, r6
    3740:	1a98      	subs	r0, r3, r2
    3742:	6963      	ldr	r3, [r4, #20]
    3744:	b2f6      	uxtb	r6, r6
    3746:	4298      	cmp	r0, r3
    3748:	db05      	blt.n	3756 <__swbuf_r+0x4a>
    374a:	0021      	movs	r1, r4
    374c:	0028      	movs	r0, r5
    374e:	f000 f933 	bl	39b8 <_fflush_r>
    3752:	2800      	cmp	r0, #0
    3754:	d126      	bne.n	37a4 <__swbuf_r+0x98>
    3756:	68a3      	ldr	r3, [r4, #8]
    3758:	3001      	adds	r0, #1
    375a:	3b01      	subs	r3, #1
    375c:	60a3      	str	r3, [r4, #8]
    375e:	6823      	ldr	r3, [r4, #0]
    3760:	1c5a      	adds	r2, r3, #1
    3762:	6022      	str	r2, [r4, #0]
    3764:	701f      	strb	r7, [r3, #0]
    3766:	6963      	ldr	r3, [r4, #20]
    3768:	4298      	cmp	r0, r3
    376a:	d004      	beq.n	3776 <__swbuf_r+0x6a>
    376c:	89a3      	ldrh	r3, [r4, #12]
    376e:	07db      	lsls	r3, r3, #31
    3770:	d51a      	bpl.n	37a8 <__swbuf_r+0x9c>
    3772:	2e0a      	cmp	r6, #10
    3774:	d118      	bne.n	37a8 <__swbuf_r+0x9c>
    3776:	0021      	movs	r1, r4
    3778:	0028      	movs	r0, r5
    377a:	f000 f91d 	bl	39b8 <_fflush_r>
    377e:	2800      	cmp	r0, #0
    3780:	d012      	beq.n	37a8 <__swbuf_r+0x9c>
    3782:	e00f      	b.n	37a4 <__swbuf_r+0x98>
    3784:	4b0a      	ldr	r3, [pc, #40]	; (37b0 <__swbuf_r+0xa4>)
    3786:	429c      	cmp	r4, r3
    3788:	d101      	bne.n	378e <__swbuf_r+0x82>
    378a:	68ac      	ldr	r4, [r5, #8]
    378c:	e7cd      	b.n	372a <__swbuf_r+0x1e>
    378e:	4b09      	ldr	r3, [pc, #36]	; (37b4 <__swbuf_r+0xa8>)
    3790:	429c      	cmp	r4, r3
    3792:	d1ca      	bne.n	372a <__swbuf_r+0x1e>
    3794:	68ec      	ldr	r4, [r5, #12]
    3796:	e7c8      	b.n	372a <__swbuf_r+0x1e>
    3798:	0021      	movs	r1, r4
    379a:	0028      	movs	r0, r5
    379c:	f000 f80c 	bl	37b8 <__swsetup_r>
    37a0:	2800      	cmp	r0, #0
    37a2:	d0ca      	beq.n	373a <__swbuf_r+0x2e>
    37a4:	2601      	movs	r6, #1
    37a6:	4276      	negs	r6, r6
    37a8:	0030      	movs	r0, r6
    37aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    37ac:	00004818 	.word	0x00004818
    37b0:	00004838 	.word	0x00004838
    37b4:	000047f8 	.word	0x000047f8

000037b8 <__swsetup_r>:
    37b8:	4b36      	ldr	r3, [pc, #216]	; (3894 <__swsetup_r+0xdc>)
    37ba:	b570      	push	{r4, r5, r6, lr}
    37bc:	681d      	ldr	r5, [r3, #0]
    37be:	0006      	movs	r6, r0
    37c0:	000c      	movs	r4, r1
    37c2:	2d00      	cmp	r5, #0
    37c4:	d005      	beq.n	37d2 <__swsetup_r+0x1a>
    37c6:	69ab      	ldr	r3, [r5, #24]
    37c8:	2b00      	cmp	r3, #0
    37ca:	d102      	bne.n	37d2 <__swsetup_r+0x1a>
    37cc:	0028      	movs	r0, r5
    37ce:	f000 f961 	bl	3a94 <__sinit>
    37d2:	4b31      	ldr	r3, [pc, #196]	; (3898 <__swsetup_r+0xe0>)
    37d4:	429c      	cmp	r4, r3
    37d6:	d10f      	bne.n	37f8 <__swsetup_r+0x40>
    37d8:	686c      	ldr	r4, [r5, #4]
    37da:	230c      	movs	r3, #12
    37dc:	5ee2      	ldrsh	r2, [r4, r3]
    37de:	b293      	uxth	r3, r2
    37e0:	0719      	lsls	r1, r3, #28
    37e2:	d42d      	bmi.n	3840 <__swsetup_r+0x88>
    37e4:	06d9      	lsls	r1, r3, #27
    37e6:	d411      	bmi.n	380c <__swsetup_r+0x54>
    37e8:	2309      	movs	r3, #9
    37ea:	2001      	movs	r0, #1
    37ec:	6033      	str	r3, [r6, #0]
    37ee:	3337      	adds	r3, #55	; 0x37
    37f0:	4313      	orrs	r3, r2
    37f2:	81a3      	strh	r3, [r4, #12]
    37f4:	4240      	negs	r0, r0
    37f6:	bd70      	pop	{r4, r5, r6, pc}
    37f8:	4b28      	ldr	r3, [pc, #160]	; (389c <__swsetup_r+0xe4>)
    37fa:	429c      	cmp	r4, r3
    37fc:	d101      	bne.n	3802 <__swsetup_r+0x4a>
    37fe:	68ac      	ldr	r4, [r5, #8]
    3800:	e7eb      	b.n	37da <__swsetup_r+0x22>
    3802:	4b27      	ldr	r3, [pc, #156]	; (38a0 <__swsetup_r+0xe8>)
    3804:	429c      	cmp	r4, r3
    3806:	d1e8      	bne.n	37da <__swsetup_r+0x22>
    3808:	68ec      	ldr	r4, [r5, #12]
    380a:	e7e6      	b.n	37da <__swsetup_r+0x22>
    380c:	075b      	lsls	r3, r3, #29
    380e:	d513      	bpl.n	3838 <__swsetup_r+0x80>
    3810:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3812:	2900      	cmp	r1, #0
    3814:	d008      	beq.n	3828 <__swsetup_r+0x70>
    3816:	0023      	movs	r3, r4
    3818:	3344      	adds	r3, #68	; 0x44
    381a:	4299      	cmp	r1, r3
    381c:	d002      	beq.n	3824 <__swsetup_r+0x6c>
    381e:	0030      	movs	r0, r6
    3820:	f000 fa3e 	bl	3ca0 <_free_r>
    3824:	2300      	movs	r3, #0
    3826:	6363      	str	r3, [r4, #52]	; 0x34
    3828:	2224      	movs	r2, #36	; 0x24
    382a:	89a3      	ldrh	r3, [r4, #12]
    382c:	4393      	bics	r3, r2
    382e:	81a3      	strh	r3, [r4, #12]
    3830:	2300      	movs	r3, #0
    3832:	6063      	str	r3, [r4, #4]
    3834:	6923      	ldr	r3, [r4, #16]
    3836:	6023      	str	r3, [r4, #0]
    3838:	2308      	movs	r3, #8
    383a:	89a2      	ldrh	r2, [r4, #12]
    383c:	4313      	orrs	r3, r2
    383e:	81a3      	strh	r3, [r4, #12]
    3840:	6923      	ldr	r3, [r4, #16]
    3842:	2b00      	cmp	r3, #0
    3844:	d10b      	bne.n	385e <__swsetup_r+0xa6>
    3846:	21a0      	movs	r1, #160	; 0xa0
    3848:	2280      	movs	r2, #128	; 0x80
    384a:	89a3      	ldrh	r3, [r4, #12]
    384c:	0089      	lsls	r1, r1, #2
    384e:	0092      	lsls	r2, r2, #2
    3850:	400b      	ands	r3, r1
    3852:	4293      	cmp	r3, r2
    3854:	d003      	beq.n	385e <__swsetup_r+0xa6>
    3856:	0021      	movs	r1, r4
    3858:	0030      	movs	r0, r6
    385a:	f000 f9d9 	bl	3c10 <__smakebuf_r>
    385e:	2301      	movs	r3, #1
    3860:	89a2      	ldrh	r2, [r4, #12]
    3862:	4013      	ands	r3, r2
    3864:	d011      	beq.n	388a <__swsetup_r+0xd2>
    3866:	2300      	movs	r3, #0
    3868:	60a3      	str	r3, [r4, #8]
    386a:	6963      	ldr	r3, [r4, #20]
    386c:	425b      	negs	r3, r3
    386e:	61a3      	str	r3, [r4, #24]
    3870:	2000      	movs	r0, #0
    3872:	6923      	ldr	r3, [r4, #16]
    3874:	4283      	cmp	r3, r0
    3876:	d1be      	bne.n	37f6 <__swsetup_r+0x3e>
    3878:	230c      	movs	r3, #12
    387a:	5ee2      	ldrsh	r2, [r4, r3]
    387c:	0613      	lsls	r3, r2, #24
    387e:	d5ba      	bpl.n	37f6 <__swsetup_r+0x3e>
    3880:	2340      	movs	r3, #64	; 0x40
    3882:	4313      	orrs	r3, r2
    3884:	81a3      	strh	r3, [r4, #12]
    3886:	3801      	subs	r0, #1
    3888:	e7b5      	b.n	37f6 <__swsetup_r+0x3e>
    388a:	0792      	lsls	r2, r2, #30
    388c:	d400      	bmi.n	3890 <__swsetup_r+0xd8>
    388e:	6963      	ldr	r3, [r4, #20]
    3890:	60a3      	str	r3, [r4, #8]
    3892:	e7ed      	b.n	3870 <__swsetup_r+0xb8>
    3894:	20000004 	.word	0x20000004
    3898:	00004818 	.word	0x00004818
    389c:	00004838 	.word	0x00004838
    38a0:	000047f8 	.word	0x000047f8

000038a4 <__sflush_r>:
    38a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    38a6:	898a      	ldrh	r2, [r1, #12]
    38a8:	0005      	movs	r5, r0
    38aa:	000c      	movs	r4, r1
    38ac:	0713      	lsls	r3, r2, #28
    38ae:	d460      	bmi.n	3972 <__sflush_r+0xce>
    38b0:	684b      	ldr	r3, [r1, #4]
    38b2:	2b00      	cmp	r3, #0
    38b4:	dc04      	bgt.n	38c0 <__sflush_r+0x1c>
    38b6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    38b8:	2b00      	cmp	r3, #0
    38ba:	dc01      	bgt.n	38c0 <__sflush_r+0x1c>
    38bc:	2000      	movs	r0, #0
    38be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    38c0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    38c2:	2f00      	cmp	r7, #0
    38c4:	d0fa      	beq.n	38bc <__sflush_r+0x18>
    38c6:	2300      	movs	r3, #0
    38c8:	682e      	ldr	r6, [r5, #0]
    38ca:	602b      	str	r3, [r5, #0]
    38cc:	2380      	movs	r3, #128	; 0x80
    38ce:	015b      	lsls	r3, r3, #5
    38d0:	401a      	ands	r2, r3
    38d2:	d034      	beq.n	393e <__sflush_r+0x9a>
    38d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
    38d6:	89a3      	ldrh	r3, [r4, #12]
    38d8:	075b      	lsls	r3, r3, #29
    38da:	d506      	bpl.n	38ea <__sflush_r+0x46>
    38dc:	6863      	ldr	r3, [r4, #4]
    38de:	1ac0      	subs	r0, r0, r3
    38e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    38e2:	2b00      	cmp	r3, #0
    38e4:	d001      	beq.n	38ea <__sflush_r+0x46>
    38e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
    38e8:	1ac0      	subs	r0, r0, r3
    38ea:	0002      	movs	r2, r0
    38ec:	6a21      	ldr	r1, [r4, #32]
    38ee:	2300      	movs	r3, #0
    38f0:	0028      	movs	r0, r5
    38f2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    38f4:	47b8      	blx	r7
    38f6:	89a1      	ldrh	r1, [r4, #12]
    38f8:	1c43      	adds	r3, r0, #1
    38fa:	d106      	bne.n	390a <__sflush_r+0x66>
    38fc:	682b      	ldr	r3, [r5, #0]
    38fe:	2b1d      	cmp	r3, #29
    3900:	d831      	bhi.n	3966 <__sflush_r+0xc2>
    3902:	4a2c      	ldr	r2, [pc, #176]	; (39b4 <__sflush_r+0x110>)
    3904:	40da      	lsrs	r2, r3
    3906:	07d3      	lsls	r3, r2, #31
    3908:	d52d      	bpl.n	3966 <__sflush_r+0xc2>
    390a:	2300      	movs	r3, #0
    390c:	6063      	str	r3, [r4, #4]
    390e:	6923      	ldr	r3, [r4, #16]
    3910:	6023      	str	r3, [r4, #0]
    3912:	04cb      	lsls	r3, r1, #19
    3914:	d505      	bpl.n	3922 <__sflush_r+0x7e>
    3916:	1c43      	adds	r3, r0, #1
    3918:	d102      	bne.n	3920 <__sflush_r+0x7c>
    391a:	682b      	ldr	r3, [r5, #0]
    391c:	2b00      	cmp	r3, #0
    391e:	d100      	bne.n	3922 <__sflush_r+0x7e>
    3920:	6560      	str	r0, [r4, #84]	; 0x54
    3922:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3924:	602e      	str	r6, [r5, #0]
    3926:	2900      	cmp	r1, #0
    3928:	d0c8      	beq.n	38bc <__sflush_r+0x18>
    392a:	0023      	movs	r3, r4
    392c:	3344      	adds	r3, #68	; 0x44
    392e:	4299      	cmp	r1, r3
    3930:	d002      	beq.n	3938 <__sflush_r+0x94>
    3932:	0028      	movs	r0, r5
    3934:	f000 f9b4 	bl	3ca0 <_free_r>
    3938:	2000      	movs	r0, #0
    393a:	6360      	str	r0, [r4, #52]	; 0x34
    393c:	e7bf      	b.n	38be <__sflush_r+0x1a>
    393e:	2301      	movs	r3, #1
    3940:	6a21      	ldr	r1, [r4, #32]
    3942:	0028      	movs	r0, r5
    3944:	47b8      	blx	r7
    3946:	1c43      	adds	r3, r0, #1
    3948:	d1c5      	bne.n	38d6 <__sflush_r+0x32>
    394a:	682b      	ldr	r3, [r5, #0]
    394c:	2b00      	cmp	r3, #0
    394e:	d0c2      	beq.n	38d6 <__sflush_r+0x32>
    3950:	2b1d      	cmp	r3, #29
    3952:	d001      	beq.n	3958 <__sflush_r+0xb4>
    3954:	2b16      	cmp	r3, #22
    3956:	d101      	bne.n	395c <__sflush_r+0xb8>
    3958:	602e      	str	r6, [r5, #0]
    395a:	e7af      	b.n	38bc <__sflush_r+0x18>
    395c:	2340      	movs	r3, #64	; 0x40
    395e:	89a2      	ldrh	r2, [r4, #12]
    3960:	4313      	orrs	r3, r2
    3962:	81a3      	strh	r3, [r4, #12]
    3964:	e7ab      	b.n	38be <__sflush_r+0x1a>
    3966:	2340      	movs	r3, #64	; 0x40
    3968:	430b      	orrs	r3, r1
    396a:	2001      	movs	r0, #1
    396c:	81a3      	strh	r3, [r4, #12]
    396e:	4240      	negs	r0, r0
    3970:	e7a5      	b.n	38be <__sflush_r+0x1a>
    3972:	690f      	ldr	r7, [r1, #16]
    3974:	2f00      	cmp	r7, #0
    3976:	d0a1      	beq.n	38bc <__sflush_r+0x18>
    3978:	680b      	ldr	r3, [r1, #0]
    397a:	600f      	str	r7, [r1, #0]
    397c:	1bdb      	subs	r3, r3, r7
    397e:	9301      	str	r3, [sp, #4]
    3980:	2300      	movs	r3, #0
    3982:	0792      	lsls	r2, r2, #30
    3984:	d100      	bne.n	3988 <__sflush_r+0xe4>
    3986:	694b      	ldr	r3, [r1, #20]
    3988:	60a3      	str	r3, [r4, #8]
    398a:	9b01      	ldr	r3, [sp, #4]
    398c:	2b00      	cmp	r3, #0
    398e:	dc00      	bgt.n	3992 <__sflush_r+0xee>
    3990:	e794      	b.n	38bc <__sflush_r+0x18>
    3992:	9b01      	ldr	r3, [sp, #4]
    3994:	003a      	movs	r2, r7
    3996:	6a21      	ldr	r1, [r4, #32]
    3998:	0028      	movs	r0, r5
    399a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    399c:	47b0      	blx	r6
    399e:	2800      	cmp	r0, #0
    39a0:	dc03      	bgt.n	39aa <__sflush_r+0x106>
    39a2:	2340      	movs	r3, #64	; 0x40
    39a4:	89a2      	ldrh	r2, [r4, #12]
    39a6:	4313      	orrs	r3, r2
    39a8:	e7df      	b.n	396a <__sflush_r+0xc6>
    39aa:	9b01      	ldr	r3, [sp, #4]
    39ac:	183f      	adds	r7, r7, r0
    39ae:	1a1b      	subs	r3, r3, r0
    39b0:	9301      	str	r3, [sp, #4]
    39b2:	e7ea      	b.n	398a <__sflush_r+0xe6>
    39b4:	20400001 	.word	0x20400001

000039b8 <_fflush_r>:
    39b8:	690b      	ldr	r3, [r1, #16]
    39ba:	b570      	push	{r4, r5, r6, lr}
    39bc:	0005      	movs	r5, r0
    39be:	000c      	movs	r4, r1
    39c0:	2b00      	cmp	r3, #0
    39c2:	d101      	bne.n	39c8 <_fflush_r+0x10>
    39c4:	2000      	movs	r0, #0
    39c6:	bd70      	pop	{r4, r5, r6, pc}
    39c8:	2800      	cmp	r0, #0
    39ca:	d004      	beq.n	39d6 <_fflush_r+0x1e>
    39cc:	6983      	ldr	r3, [r0, #24]
    39ce:	2b00      	cmp	r3, #0
    39d0:	d101      	bne.n	39d6 <_fflush_r+0x1e>
    39d2:	f000 f85f 	bl	3a94 <__sinit>
    39d6:	4b0b      	ldr	r3, [pc, #44]	; (3a04 <_fflush_r+0x4c>)
    39d8:	429c      	cmp	r4, r3
    39da:	d109      	bne.n	39f0 <_fflush_r+0x38>
    39dc:	686c      	ldr	r4, [r5, #4]
    39de:	220c      	movs	r2, #12
    39e0:	5ea3      	ldrsh	r3, [r4, r2]
    39e2:	2b00      	cmp	r3, #0
    39e4:	d0ee      	beq.n	39c4 <_fflush_r+0xc>
    39e6:	0021      	movs	r1, r4
    39e8:	0028      	movs	r0, r5
    39ea:	f7ff ff5b 	bl	38a4 <__sflush_r>
    39ee:	e7ea      	b.n	39c6 <_fflush_r+0xe>
    39f0:	4b05      	ldr	r3, [pc, #20]	; (3a08 <_fflush_r+0x50>)
    39f2:	429c      	cmp	r4, r3
    39f4:	d101      	bne.n	39fa <_fflush_r+0x42>
    39f6:	68ac      	ldr	r4, [r5, #8]
    39f8:	e7f1      	b.n	39de <_fflush_r+0x26>
    39fa:	4b04      	ldr	r3, [pc, #16]	; (3a0c <_fflush_r+0x54>)
    39fc:	429c      	cmp	r4, r3
    39fe:	d1ee      	bne.n	39de <_fflush_r+0x26>
    3a00:	68ec      	ldr	r4, [r5, #12]
    3a02:	e7ec      	b.n	39de <_fflush_r+0x26>
    3a04:	00004818 	.word	0x00004818
    3a08:	00004838 	.word	0x00004838
    3a0c:	000047f8 	.word	0x000047f8

00003a10 <_cleanup_r>:
    3a10:	b510      	push	{r4, lr}
    3a12:	4902      	ldr	r1, [pc, #8]	; (3a1c <_cleanup_r+0xc>)
    3a14:	f000 f8b2 	bl	3b7c <_fwalk_reent>
    3a18:	bd10      	pop	{r4, pc}
    3a1a:	46c0      	nop			; (mov r8, r8)
    3a1c:	000039b9 	.word	0x000039b9

00003a20 <std.isra.0>:
    3a20:	2300      	movs	r3, #0
    3a22:	b510      	push	{r4, lr}
    3a24:	0004      	movs	r4, r0
    3a26:	6003      	str	r3, [r0, #0]
    3a28:	6043      	str	r3, [r0, #4]
    3a2a:	6083      	str	r3, [r0, #8]
    3a2c:	8181      	strh	r1, [r0, #12]
    3a2e:	6643      	str	r3, [r0, #100]	; 0x64
    3a30:	81c2      	strh	r2, [r0, #14]
    3a32:	6103      	str	r3, [r0, #16]
    3a34:	6143      	str	r3, [r0, #20]
    3a36:	6183      	str	r3, [r0, #24]
    3a38:	0019      	movs	r1, r3
    3a3a:	2208      	movs	r2, #8
    3a3c:	305c      	adds	r0, #92	; 0x5c
    3a3e:	f7ff fd23 	bl	3488 <memset>
    3a42:	4b05      	ldr	r3, [pc, #20]	; (3a58 <std.isra.0+0x38>)
    3a44:	6224      	str	r4, [r4, #32]
    3a46:	6263      	str	r3, [r4, #36]	; 0x24
    3a48:	4b04      	ldr	r3, [pc, #16]	; (3a5c <std.isra.0+0x3c>)
    3a4a:	62a3      	str	r3, [r4, #40]	; 0x28
    3a4c:	4b04      	ldr	r3, [pc, #16]	; (3a60 <std.isra.0+0x40>)
    3a4e:	62e3      	str	r3, [r4, #44]	; 0x2c
    3a50:	4b04      	ldr	r3, [pc, #16]	; (3a64 <std.isra.0+0x44>)
    3a52:	6323      	str	r3, [r4, #48]	; 0x30
    3a54:	bd10      	pop	{r4, pc}
    3a56:	46c0      	nop			; (mov r8, r8)
    3a58:	000043ad 	.word	0x000043ad
    3a5c:	000043d5 	.word	0x000043d5
    3a60:	0000440d 	.word	0x0000440d
    3a64:	00004439 	.word	0x00004439

00003a68 <__sfmoreglue>:
    3a68:	b570      	push	{r4, r5, r6, lr}
    3a6a:	2568      	movs	r5, #104	; 0x68
    3a6c:	1e4a      	subs	r2, r1, #1
    3a6e:	4355      	muls	r5, r2
    3a70:	000e      	movs	r6, r1
    3a72:	0029      	movs	r1, r5
    3a74:	3174      	adds	r1, #116	; 0x74
    3a76:	f000 f95d 	bl	3d34 <_malloc_r>
    3a7a:	1e04      	subs	r4, r0, #0
    3a7c:	d008      	beq.n	3a90 <__sfmoreglue+0x28>
    3a7e:	2100      	movs	r1, #0
    3a80:	002a      	movs	r2, r5
    3a82:	6001      	str	r1, [r0, #0]
    3a84:	6046      	str	r6, [r0, #4]
    3a86:	300c      	adds	r0, #12
    3a88:	60a0      	str	r0, [r4, #8]
    3a8a:	3268      	adds	r2, #104	; 0x68
    3a8c:	f7ff fcfc 	bl	3488 <memset>
    3a90:	0020      	movs	r0, r4
    3a92:	bd70      	pop	{r4, r5, r6, pc}

00003a94 <__sinit>:
    3a94:	6983      	ldr	r3, [r0, #24]
    3a96:	b513      	push	{r0, r1, r4, lr}
    3a98:	0004      	movs	r4, r0
    3a9a:	2b00      	cmp	r3, #0
    3a9c:	d128      	bne.n	3af0 <__sinit+0x5c>
    3a9e:	6483      	str	r3, [r0, #72]	; 0x48
    3aa0:	64c3      	str	r3, [r0, #76]	; 0x4c
    3aa2:	6503      	str	r3, [r0, #80]	; 0x50
    3aa4:	4b13      	ldr	r3, [pc, #76]	; (3af4 <__sinit+0x60>)
    3aa6:	4a14      	ldr	r2, [pc, #80]	; (3af8 <__sinit+0x64>)
    3aa8:	681b      	ldr	r3, [r3, #0]
    3aaa:	6282      	str	r2, [r0, #40]	; 0x28
    3aac:	9301      	str	r3, [sp, #4]
    3aae:	4298      	cmp	r0, r3
    3ab0:	d101      	bne.n	3ab6 <__sinit+0x22>
    3ab2:	2301      	movs	r3, #1
    3ab4:	6183      	str	r3, [r0, #24]
    3ab6:	0020      	movs	r0, r4
    3ab8:	f000 f820 	bl	3afc <__sfp>
    3abc:	6060      	str	r0, [r4, #4]
    3abe:	0020      	movs	r0, r4
    3ac0:	f000 f81c 	bl	3afc <__sfp>
    3ac4:	60a0      	str	r0, [r4, #8]
    3ac6:	0020      	movs	r0, r4
    3ac8:	f000 f818 	bl	3afc <__sfp>
    3acc:	2200      	movs	r2, #0
    3ace:	60e0      	str	r0, [r4, #12]
    3ad0:	2104      	movs	r1, #4
    3ad2:	6860      	ldr	r0, [r4, #4]
    3ad4:	f7ff ffa4 	bl	3a20 <std.isra.0>
    3ad8:	2201      	movs	r2, #1
    3ada:	2109      	movs	r1, #9
    3adc:	68a0      	ldr	r0, [r4, #8]
    3ade:	f7ff ff9f 	bl	3a20 <std.isra.0>
    3ae2:	2202      	movs	r2, #2
    3ae4:	2112      	movs	r1, #18
    3ae6:	68e0      	ldr	r0, [r4, #12]
    3ae8:	f7ff ff9a 	bl	3a20 <std.isra.0>
    3aec:	2301      	movs	r3, #1
    3aee:	61a3      	str	r3, [r4, #24]
    3af0:	bd13      	pop	{r0, r1, r4, pc}
    3af2:	46c0      	nop			; (mov r8, r8)
    3af4:	000047f4 	.word	0x000047f4
    3af8:	00003a11 	.word	0x00003a11

00003afc <__sfp>:
    3afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3afe:	4b1e      	ldr	r3, [pc, #120]	; (3b78 <__sfp+0x7c>)
    3b00:	0007      	movs	r7, r0
    3b02:	681e      	ldr	r6, [r3, #0]
    3b04:	69b3      	ldr	r3, [r6, #24]
    3b06:	2b00      	cmp	r3, #0
    3b08:	d102      	bne.n	3b10 <__sfp+0x14>
    3b0a:	0030      	movs	r0, r6
    3b0c:	f7ff ffc2 	bl	3a94 <__sinit>
    3b10:	3648      	adds	r6, #72	; 0x48
    3b12:	68b4      	ldr	r4, [r6, #8]
    3b14:	6873      	ldr	r3, [r6, #4]
    3b16:	3b01      	subs	r3, #1
    3b18:	d504      	bpl.n	3b24 <__sfp+0x28>
    3b1a:	6833      	ldr	r3, [r6, #0]
    3b1c:	2b00      	cmp	r3, #0
    3b1e:	d007      	beq.n	3b30 <__sfp+0x34>
    3b20:	6836      	ldr	r6, [r6, #0]
    3b22:	e7f6      	b.n	3b12 <__sfp+0x16>
    3b24:	220c      	movs	r2, #12
    3b26:	5ea5      	ldrsh	r5, [r4, r2]
    3b28:	2d00      	cmp	r5, #0
    3b2a:	d00d      	beq.n	3b48 <__sfp+0x4c>
    3b2c:	3468      	adds	r4, #104	; 0x68
    3b2e:	e7f2      	b.n	3b16 <__sfp+0x1a>
    3b30:	2104      	movs	r1, #4
    3b32:	0038      	movs	r0, r7
    3b34:	f7ff ff98 	bl	3a68 <__sfmoreglue>
    3b38:	6030      	str	r0, [r6, #0]
    3b3a:	2800      	cmp	r0, #0
    3b3c:	d1f0      	bne.n	3b20 <__sfp+0x24>
    3b3e:	230c      	movs	r3, #12
    3b40:	0004      	movs	r4, r0
    3b42:	603b      	str	r3, [r7, #0]
    3b44:	0020      	movs	r0, r4
    3b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3b48:	2301      	movs	r3, #1
    3b4a:	0020      	movs	r0, r4
    3b4c:	425b      	negs	r3, r3
    3b4e:	81e3      	strh	r3, [r4, #14]
    3b50:	3302      	adds	r3, #2
    3b52:	81a3      	strh	r3, [r4, #12]
    3b54:	6665      	str	r5, [r4, #100]	; 0x64
    3b56:	6025      	str	r5, [r4, #0]
    3b58:	60a5      	str	r5, [r4, #8]
    3b5a:	6065      	str	r5, [r4, #4]
    3b5c:	6125      	str	r5, [r4, #16]
    3b5e:	6165      	str	r5, [r4, #20]
    3b60:	61a5      	str	r5, [r4, #24]
    3b62:	2208      	movs	r2, #8
    3b64:	0029      	movs	r1, r5
    3b66:	305c      	adds	r0, #92	; 0x5c
    3b68:	f7ff fc8e 	bl	3488 <memset>
    3b6c:	6365      	str	r5, [r4, #52]	; 0x34
    3b6e:	63a5      	str	r5, [r4, #56]	; 0x38
    3b70:	64a5      	str	r5, [r4, #72]	; 0x48
    3b72:	64e5      	str	r5, [r4, #76]	; 0x4c
    3b74:	e7e6      	b.n	3b44 <__sfp+0x48>
    3b76:	46c0      	nop			; (mov r8, r8)
    3b78:	000047f4 	.word	0x000047f4

00003b7c <_fwalk_reent>:
    3b7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3b7e:	0004      	movs	r4, r0
    3b80:	0007      	movs	r7, r0
    3b82:	2600      	movs	r6, #0
    3b84:	9101      	str	r1, [sp, #4]
    3b86:	3448      	adds	r4, #72	; 0x48
    3b88:	2c00      	cmp	r4, #0
    3b8a:	d101      	bne.n	3b90 <_fwalk_reent+0x14>
    3b8c:	0030      	movs	r0, r6
    3b8e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3b90:	6863      	ldr	r3, [r4, #4]
    3b92:	68a5      	ldr	r5, [r4, #8]
    3b94:	9300      	str	r3, [sp, #0]
    3b96:	9b00      	ldr	r3, [sp, #0]
    3b98:	3b01      	subs	r3, #1
    3b9a:	9300      	str	r3, [sp, #0]
    3b9c:	d501      	bpl.n	3ba2 <_fwalk_reent+0x26>
    3b9e:	6824      	ldr	r4, [r4, #0]
    3ba0:	e7f2      	b.n	3b88 <_fwalk_reent+0xc>
    3ba2:	89ab      	ldrh	r3, [r5, #12]
    3ba4:	2b01      	cmp	r3, #1
    3ba6:	d908      	bls.n	3bba <_fwalk_reent+0x3e>
    3ba8:	220e      	movs	r2, #14
    3baa:	5eab      	ldrsh	r3, [r5, r2]
    3bac:	3301      	adds	r3, #1
    3bae:	d004      	beq.n	3bba <_fwalk_reent+0x3e>
    3bb0:	0029      	movs	r1, r5
    3bb2:	0038      	movs	r0, r7
    3bb4:	9b01      	ldr	r3, [sp, #4]
    3bb6:	4798      	blx	r3
    3bb8:	4306      	orrs	r6, r0
    3bba:	3568      	adds	r5, #104	; 0x68
    3bbc:	e7eb      	b.n	3b96 <_fwalk_reent+0x1a>
	...

00003bc0 <__swhatbuf_r>:
    3bc0:	b570      	push	{r4, r5, r6, lr}
    3bc2:	000e      	movs	r6, r1
    3bc4:	001d      	movs	r5, r3
    3bc6:	230e      	movs	r3, #14
    3bc8:	5ec9      	ldrsh	r1, [r1, r3]
    3bca:	b090      	sub	sp, #64	; 0x40
    3bcc:	0014      	movs	r4, r2
    3bce:	2900      	cmp	r1, #0
    3bd0:	da07      	bge.n	3be2 <__swhatbuf_r+0x22>
    3bd2:	2300      	movs	r3, #0
    3bd4:	602b      	str	r3, [r5, #0]
    3bd6:	89b3      	ldrh	r3, [r6, #12]
    3bd8:	061b      	lsls	r3, r3, #24
    3bda:	d411      	bmi.n	3c00 <__swhatbuf_r+0x40>
    3bdc:	2380      	movs	r3, #128	; 0x80
    3bde:	00db      	lsls	r3, r3, #3
    3be0:	e00f      	b.n	3c02 <__swhatbuf_r+0x42>
    3be2:	aa01      	add	r2, sp, #4
    3be4:	f000 fc54 	bl	4490 <_fstat_r>
    3be8:	2800      	cmp	r0, #0
    3bea:	dbf2      	blt.n	3bd2 <__swhatbuf_r+0x12>
    3bec:	22f0      	movs	r2, #240	; 0xf0
    3bee:	9b02      	ldr	r3, [sp, #8]
    3bf0:	0212      	lsls	r2, r2, #8
    3bf2:	4013      	ands	r3, r2
    3bf4:	4a05      	ldr	r2, [pc, #20]	; (3c0c <__swhatbuf_r+0x4c>)
    3bf6:	189b      	adds	r3, r3, r2
    3bf8:	425a      	negs	r2, r3
    3bfa:	4153      	adcs	r3, r2
    3bfc:	602b      	str	r3, [r5, #0]
    3bfe:	e7ed      	b.n	3bdc <__swhatbuf_r+0x1c>
    3c00:	2340      	movs	r3, #64	; 0x40
    3c02:	2000      	movs	r0, #0
    3c04:	6023      	str	r3, [r4, #0]
    3c06:	b010      	add	sp, #64	; 0x40
    3c08:	bd70      	pop	{r4, r5, r6, pc}
    3c0a:	46c0      	nop			; (mov r8, r8)
    3c0c:	ffffe000 	.word	0xffffe000

00003c10 <__smakebuf_r>:
    3c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3c12:	2602      	movs	r6, #2
    3c14:	898b      	ldrh	r3, [r1, #12]
    3c16:	0005      	movs	r5, r0
    3c18:	000c      	movs	r4, r1
    3c1a:	4233      	tst	r3, r6
    3c1c:	d006      	beq.n	3c2c <__smakebuf_r+0x1c>
    3c1e:	0023      	movs	r3, r4
    3c20:	3347      	adds	r3, #71	; 0x47
    3c22:	6023      	str	r3, [r4, #0]
    3c24:	6123      	str	r3, [r4, #16]
    3c26:	2301      	movs	r3, #1
    3c28:	6163      	str	r3, [r4, #20]
    3c2a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    3c2c:	ab01      	add	r3, sp, #4
    3c2e:	466a      	mov	r2, sp
    3c30:	f7ff ffc6 	bl	3bc0 <__swhatbuf_r>
    3c34:	9900      	ldr	r1, [sp, #0]
    3c36:	0007      	movs	r7, r0
    3c38:	0028      	movs	r0, r5
    3c3a:	f000 f87b 	bl	3d34 <_malloc_r>
    3c3e:	2800      	cmp	r0, #0
    3c40:	d106      	bne.n	3c50 <__smakebuf_r+0x40>
    3c42:	220c      	movs	r2, #12
    3c44:	5ea3      	ldrsh	r3, [r4, r2]
    3c46:	059a      	lsls	r2, r3, #22
    3c48:	d4ef      	bmi.n	3c2a <__smakebuf_r+0x1a>
    3c4a:	431e      	orrs	r6, r3
    3c4c:	81a6      	strh	r6, [r4, #12]
    3c4e:	e7e6      	b.n	3c1e <__smakebuf_r+0xe>
    3c50:	4b0d      	ldr	r3, [pc, #52]	; (3c88 <__smakebuf_r+0x78>)
    3c52:	62ab      	str	r3, [r5, #40]	; 0x28
    3c54:	2380      	movs	r3, #128	; 0x80
    3c56:	89a2      	ldrh	r2, [r4, #12]
    3c58:	6020      	str	r0, [r4, #0]
    3c5a:	4313      	orrs	r3, r2
    3c5c:	81a3      	strh	r3, [r4, #12]
    3c5e:	9b00      	ldr	r3, [sp, #0]
    3c60:	6120      	str	r0, [r4, #16]
    3c62:	6163      	str	r3, [r4, #20]
    3c64:	9b01      	ldr	r3, [sp, #4]
    3c66:	2b00      	cmp	r3, #0
    3c68:	d00a      	beq.n	3c80 <__smakebuf_r+0x70>
    3c6a:	230e      	movs	r3, #14
    3c6c:	5ee1      	ldrsh	r1, [r4, r3]
    3c6e:	0028      	movs	r0, r5
    3c70:	f000 fc20 	bl	44b4 <_isatty_r>
    3c74:	2800      	cmp	r0, #0
    3c76:	d003      	beq.n	3c80 <__smakebuf_r+0x70>
    3c78:	2301      	movs	r3, #1
    3c7a:	89a2      	ldrh	r2, [r4, #12]
    3c7c:	4313      	orrs	r3, r2
    3c7e:	81a3      	strh	r3, [r4, #12]
    3c80:	89a0      	ldrh	r0, [r4, #12]
    3c82:	4338      	orrs	r0, r7
    3c84:	81a0      	strh	r0, [r4, #12]
    3c86:	e7d0      	b.n	3c2a <__smakebuf_r+0x1a>
    3c88:	00003a11 	.word	0x00003a11

00003c8c <malloc>:
    3c8c:	b510      	push	{r4, lr}
    3c8e:	4b03      	ldr	r3, [pc, #12]	; (3c9c <malloc+0x10>)
    3c90:	0001      	movs	r1, r0
    3c92:	6818      	ldr	r0, [r3, #0]
    3c94:	f000 f84e 	bl	3d34 <_malloc_r>
    3c98:	bd10      	pop	{r4, pc}
    3c9a:	46c0      	nop			; (mov r8, r8)
    3c9c:	20000004 	.word	0x20000004

00003ca0 <_free_r>:
    3ca0:	b570      	push	{r4, r5, r6, lr}
    3ca2:	0005      	movs	r5, r0
    3ca4:	2900      	cmp	r1, #0
    3ca6:	d010      	beq.n	3cca <_free_r+0x2a>
    3ca8:	1f0c      	subs	r4, r1, #4
    3caa:	6823      	ldr	r3, [r4, #0]
    3cac:	2b00      	cmp	r3, #0
    3cae:	da00      	bge.n	3cb2 <_free_r+0x12>
    3cb0:	18e4      	adds	r4, r4, r3
    3cb2:	0028      	movs	r0, r5
    3cb4:	f000 fc2f 	bl	4516 <__malloc_lock>
    3cb8:	4a1d      	ldr	r2, [pc, #116]	; (3d30 <_free_r+0x90>)
    3cba:	6813      	ldr	r3, [r2, #0]
    3cbc:	2b00      	cmp	r3, #0
    3cbe:	d105      	bne.n	3ccc <_free_r+0x2c>
    3cc0:	6063      	str	r3, [r4, #4]
    3cc2:	6014      	str	r4, [r2, #0]
    3cc4:	0028      	movs	r0, r5
    3cc6:	f000 fc27 	bl	4518 <__malloc_unlock>
    3cca:	bd70      	pop	{r4, r5, r6, pc}
    3ccc:	42a3      	cmp	r3, r4
    3cce:	d909      	bls.n	3ce4 <_free_r+0x44>
    3cd0:	6821      	ldr	r1, [r4, #0]
    3cd2:	1860      	adds	r0, r4, r1
    3cd4:	4283      	cmp	r3, r0
    3cd6:	d1f3      	bne.n	3cc0 <_free_r+0x20>
    3cd8:	6818      	ldr	r0, [r3, #0]
    3cda:	685b      	ldr	r3, [r3, #4]
    3cdc:	1841      	adds	r1, r0, r1
    3cde:	6021      	str	r1, [r4, #0]
    3ce0:	e7ee      	b.n	3cc0 <_free_r+0x20>
    3ce2:	0013      	movs	r3, r2
    3ce4:	685a      	ldr	r2, [r3, #4]
    3ce6:	2a00      	cmp	r2, #0
    3ce8:	d001      	beq.n	3cee <_free_r+0x4e>
    3cea:	42a2      	cmp	r2, r4
    3cec:	d9f9      	bls.n	3ce2 <_free_r+0x42>
    3cee:	6819      	ldr	r1, [r3, #0]
    3cf0:	1858      	adds	r0, r3, r1
    3cf2:	42a0      	cmp	r0, r4
    3cf4:	d10b      	bne.n	3d0e <_free_r+0x6e>
    3cf6:	6820      	ldr	r0, [r4, #0]
    3cf8:	1809      	adds	r1, r1, r0
    3cfa:	1858      	adds	r0, r3, r1
    3cfc:	6019      	str	r1, [r3, #0]
    3cfe:	4282      	cmp	r2, r0
    3d00:	d1e0      	bne.n	3cc4 <_free_r+0x24>
    3d02:	6810      	ldr	r0, [r2, #0]
    3d04:	6852      	ldr	r2, [r2, #4]
    3d06:	1841      	adds	r1, r0, r1
    3d08:	6019      	str	r1, [r3, #0]
    3d0a:	605a      	str	r2, [r3, #4]
    3d0c:	e7da      	b.n	3cc4 <_free_r+0x24>
    3d0e:	42a0      	cmp	r0, r4
    3d10:	d902      	bls.n	3d18 <_free_r+0x78>
    3d12:	230c      	movs	r3, #12
    3d14:	602b      	str	r3, [r5, #0]
    3d16:	e7d5      	b.n	3cc4 <_free_r+0x24>
    3d18:	6821      	ldr	r1, [r4, #0]
    3d1a:	1860      	adds	r0, r4, r1
    3d1c:	4282      	cmp	r2, r0
    3d1e:	d103      	bne.n	3d28 <_free_r+0x88>
    3d20:	6810      	ldr	r0, [r2, #0]
    3d22:	6852      	ldr	r2, [r2, #4]
    3d24:	1841      	adds	r1, r0, r1
    3d26:	6021      	str	r1, [r4, #0]
    3d28:	6062      	str	r2, [r4, #4]
    3d2a:	605c      	str	r4, [r3, #4]
    3d2c:	e7ca      	b.n	3cc4 <_free_r+0x24>
    3d2e:	46c0      	nop			; (mov r8, r8)
    3d30:	200000d0 	.word	0x200000d0

00003d34 <_malloc_r>:
    3d34:	2303      	movs	r3, #3
    3d36:	b570      	push	{r4, r5, r6, lr}
    3d38:	1ccd      	adds	r5, r1, #3
    3d3a:	439d      	bics	r5, r3
    3d3c:	3508      	adds	r5, #8
    3d3e:	0006      	movs	r6, r0
    3d40:	2d0c      	cmp	r5, #12
    3d42:	d21e      	bcs.n	3d82 <_malloc_r+0x4e>
    3d44:	250c      	movs	r5, #12
    3d46:	42a9      	cmp	r1, r5
    3d48:	d81d      	bhi.n	3d86 <_malloc_r+0x52>
    3d4a:	0030      	movs	r0, r6
    3d4c:	f000 fbe3 	bl	4516 <__malloc_lock>
    3d50:	4a25      	ldr	r2, [pc, #148]	; (3de8 <_malloc_r+0xb4>)
    3d52:	6814      	ldr	r4, [r2, #0]
    3d54:	0021      	movs	r1, r4
    3d56:	2900      	cmp	r1, #0
    3d58:	d119      	bne.n	3d8e <_malloc_r+0x5a>
    3d5a:	4c24      	ldr	r4, [pc, #144]	; (3dec <_malloc_r+0xb8>)
    3d5c:	6823      	ldr	r3, [r4, #0]
    3d5e:	2b00      	cmp	r3, #0
    3d60:	d103      	bne.n	3d6a <_malloc_r+0x36>
    3d62:	0030      	movs	r0, r6
    3d64:	f000 fb10 	bl	4388 <_sbrk_r>
    3d68:	6020      	str	r0, [r4, #0]
    3d6a:	0029      	movs	r1, r5
    3d6c:	0030      	movs	r0, r6
    3d6e:	f000 fb0b 	bl	4388 <_sbrk_r>
    3d72:	1c43      	adds	r3, r0, #1
    3d74:	d12c      	bne.n	3dd0 <_malloc_r+0x9c>
    3d76:	230c      	movs	r3, #12
    3d78:	0030      	movs	r0, r6
    3d7a:	6033      	str	r3, [r6, #0]
    3d7c:	f000 fbcc 	bl	4518 <__malloc_unlock>
    3d80:	e003      	b.n	3d8a <_malloc_r+0x56>
    3d82:	2d00      	cmp	r5, #0
    3d84:	dadf      	bge.n	3d46 <_malloc_r+0x12>
    3d86:	230c      	movs	r3, #12
    3d88:	6033      	str	r3, [r6, #0]
    3d8a:	2000      	movs	r0, #0
    3d8c:	bd70      	pop	{r4, r5, r6, pc}
    3d8e:	680b      	ldr	r3, [r1, #0]
    3d90:	1b5b      	subs	r3, r3, r5
    3d92:	d41a      	bmi.n	3dca <_malloc_r+0x96>
    3d94:	2b0b      	cmp	r3, #11
    3d96:	d903      	bls.n	3da0 <_malloc_r+0x6c>
    3d98:	600b      	str	r3, [r1, #0]
    3d9a:	18cc      	adds	r4, r1, r3
    3d9c:	6025      	str	r5, [r4, #0]
    3d9e:	e003      	b.n	3da8 <_malloc_r+0x74>
    3da0:	428c      	cmp	r4, r1
    3da2:	d10e      	bne.n	3dc2 <_malloc_r+0x8e>
    3da4:	6863      	ldr	r3, [r4, #4]
    3da6:	6013      	str	r3, [r2, #0]
    3da8:	0030      	movs	r0, r6
    3daa:	f000 fbb5 	bl	4518 <__malloc_unlock>
    3dae:	0020      	movs	r0, r4
    3db0:	2207      	movs	r2, #7
    3db2:	300b      	adds	r0, #11
    3db4:	1d23      	adds	r3, r4, #4
    3db6:	4390      	bics	r0, r2
    3db8:	1ac3      	subs	r3, r0, r3
    3dba:	d0e7      	beq.n	3d8c <_malloc_r+0x58>
    3dbc:	425a      	negs	r2, r3
    3dbe:	50e2      	str	r2, [r4, r3]
    3dc0:	e7e4      	b.n	3d8c <_malloc_r+0x58>
    3dc2:	684b      	ldr	r3, [r1, #4]
    3dc4:	6063      	str	r3, [r4, #4]
    3dc6:	000c      	movs	r4, r1
    3dc8:	e7ee      	b.n	3da8 <_malloc_r+0x74>
    3dca:	000c      	movs	r4, r1
    3dcc:	6849      	ldr	r1, [r1, #4]
    3dce:	e7c2      	b.n	3d56 <_malloc_r+0x22>
    3dd0:	2303      	movs	r3, #3
    3dd2:	1cc4      	adds	r4, r0, #3
    3dd4:	439c      	bics	r4, r3
    3dd6:	42a0      	cmp	r0, r4
    3dd8:	d0e0      	beq.n	3d9c <_malloc_r+0x68>
    3dda:	1a21      	subs	r1, r4, r0
    3ddc:	0030      	movs	r0, r6
    3dde:	f000 fad3 	bl	4388 <_sbrk_r>
    3de2:	1c43      	adds	r3, r0, #1
    3de4:	d1da      	bne.n	3d9c <_malloc_r+0x68>
    3de6:	e7c6      	b.n	3d76 <_malloc_r+0x42>
    3de8:	200000d0 	.word	0x200000d0
    3dec:	200000d4 	.word	0x200000d4

00003df0 <__sfputc_r>:
    3df0:	6893      	ldr	r3, [r2, #8]
    3df2:	b510      	push	{r4, lr}
    3df4:	3b01      	subs	r3, #1
    3df6:	6093      	str	r3, [r2, #8]
    3df8:	2b00      	cmp	r3, #0
    3dfa:	da05      	bge.n	3e08 <__sfputc_r+0x18>
    3dfc:	6994      	ldr	r4, [r2, #24]
    3dfe:	42a3      	cmp	r3, r4
    3e00:	db08      	blt.n	3e14 <__sfputc_r+0x24>
    3e02:	b2cb      	uxtb	r3, r1
    3e04:	2b0a      	cmp	r3, #10
    3e06:	d005      	beq.n	3e14 <__sfputc_r+0x24>
    3e08:	6813      	ldr	r3, [r2, #0]
    3e0a:	1c58      	adds	r0, r3, #1
    3e0c:	6010      	str	r0, [r2, #0]
    3e0e:	7019      	strb	r1, [r3, #0]
    3e10:	b2c8      	uxtb	r0, r1
    3e12:	bd10      	pop	{r4, pc}
    3e14:	f7ff fc7a 	bl	370c <__swbuf_r>
    3e18:	e7fb      	b.n	3e12 <__sfputc_r+0x22>

00003e1a <__sfputs_r>:
    3e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3e1c:	0006      	movs	r6, r0
    3e1e:	000f      	movs	r7, r1
    3e20:	0014      	movs	r4, r2
    3e22:	18d5      	adds	r5, r2, r3
    3e24:	42ac      	cmp	r4, r5
    3e26:	d101      	bne.n	3e2c <__sfputs_r+0x12>
    3e28:	2000      	movs	r0, #0
    3e2a:	e007      	b.n	3e3c <__sfputs_r+0x22>
    3e2c:	7821      	ldrb	r1, [r4, #0]
    3e2e:	003a      	movs	r2, r7
    3e30:	0030      	movs	r0, r6
    3e32:	f7ff ffdd 	bl	3df0 <__sfputc_r>
    3e36:	3401      	adds	r4, #1
    3e38:	1c43      	adds	r3, r0, #1
    3e3a:	d1f3      	bne.n	3e24 <__sfputs_r+0xa>
    3e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00003e40 <_vfiprintf_r>:
    3e40:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e42:	b09f      	sub	sp, #124	; 0x7c
    3e44:	0006      	movs	r6, r0
    3e46:	000f      	movs	r7, r1
    3e48:	0014      	movs	r4, r2
    3e4a:	9305      	str	r3, [sp, #20]
    3e4c:	2800      	cmp	r0, #0
    3e4e:	d004      	beq.n	3e5a <_vfiprintf_r+0x1a>
    3e50:	6983      	ldr	r3, [r0, #24]
    3e52:	2b00      	cmp	r3, #0
    3e54:	d101      	bne.n	3e5a <_vfiprintf_r+0x1a>
    3e56:	f7ff fe1d 	bl	3a94 <__sinit>
    3e5a:	4b7f      	ldr	r3, [pc, #508]	; (4058 <_vfiprintf_r+0x218>)
    3e5c:	429f      	cmp	r7, r3
    3e5e:	d15c      	bne.n	3f1a <_vfiprintf_r+0xda>
    3e60:	6877      	ldr	r7, [r6, #4]
    3e62:	89bb      	ldrh	r3, [r7, #12]
    3e64:	071b      	lsls	r3, r3, #28
    3e66:	d562      	bpl.n	3f2e <_vfiprintf_r+0xee>
    3e68:	693b      	ldr	r3, [r7, #16]
    3e6a:	2b00      	cmp	r3, #0
    3e6c:	d05f      	beq.n	3f2e <_vfiprintf_r+0xee>
    3e6e:	2300      	movs	r3, #0
    3e70:	ad06      	add	r5, sp, #24
    3e72:	616b      	str	r3, [r5, #20]
    3e74:	3320      	adds	r3, #32
    3e76:	766b      	strb	r3, [r5, #25]
    3e78:	3310      	adds	r3, #16
    3e7a:	76ab      	strb	r3, [r5, #26]
    3e7c:	9402      	str	r4, [sp, #8]
    3e7e:	9c02      	ldr	r4, [sp, #8]
    3e80:	7823      	ldrb	r3, [r4, #0]
    3e82:	2b00      	cmp	r3, #0
    3e84:	d15d      	bne.n	3f42 <_vfiprintf_r+0x102>
    3e86:	9b02      	ldr	r3, [sp, #8]
    3e88:	1ae3      	subs	r3, r4, r3
    3e8a:	9304      	str	r3, [sp, #16]
    3e8c:	d00d      	beq.n	3eaa <_vfiprintf_r+0x6a>
    3e8e:	9b04      	ldr	r3, [sp, #16]
    3e90:	9a02      	ldr	r2, [sp, #8]
    3e92:	0039      	movs	r1, r7
    3e94:	0030      	movs	r0, r6
    3e96:	f7ff ffc0 	bl	3e1a <__sfputs_r>
    3e9a:	1c43      	adds	r3, r0, #1
    3e9c:	d100      	bne.n	3ea0 <_vfiprintf_r+0x60>
    3e9e:	e0cc      	b.n	403a <_vfiprintf_r+0x1fa>
    3ea0:	696a      	ldr	r2, [r5, #20]
    3ea2:	9b04      	ldr	r3, [sp, #16]
    3ea4:	4694      	mov	ip, r2
    3ea6:	4463      	add	r3, ip
    3ea8:	616b      	str	r3, [r5, #20]
    3eaa:	7823      	ldrb	r3, [r4, #0]
    3eac:	2b00      	cmp	r3, #0
    3eae:	d100      	bne.n	3eb2 <_vfiprintf_r+0x72>
    3eb0:	e0c3      	b.n	403a <_vfiprintf_r+0x1fa>
    3eb2:	2201      	movs	r2, #1
    3eb4:	2300      	movs	r3, #0
    3eb6:	4252      	negs	r2, r2
    3eb8:	606a      	str	r2, [r5, #4]
    3eba:	a902      	add	r1, sp, #8
    3ebc:	3254      	adds	r2, #84	; 0x54
    3ebe:	1852      	adds	r2, r2, r1
    3ec0:	3401      	adds	r4, #1
    3ec2:	602b      	str	r3, [r5, #0]
    3ec4:	60eb      	str	r3, [r5, #12]
    3ec6:	60ab      	str	r3, [r5, #8]
    3ec8:	7013      	strb	r3, [r2, #0]
    3eca:	65ab      	str	r3, [r5, #88]	; 0x58
    3ecc:	7821      	ldrb	r1, [r4, #0]
    3ece:	2205      	movs	r2, #5
    3ed0:	4862      	ldr	r0, [pc, #392]	; (405c <_vfiprintf_r+0x21c>)
    3ed2:	f000 fb15 	bl	4500 <memchr>
    3ed6:	1c63      	adds	r3, r4, #1
    3ed8:	469c      	mov	ip, r3
    3eda:	2800      	cmp	r0, #0
    3edc:	d135      	bne.n	3f4a <_vfiprintf_r+0x10a>
    3ede:	6829      	ldr	r1, [r5, #0]
    3ee0:	06cb      	lsls	r3, r1, #27
    3ee2:	d504      	bpl.n	3eee <_vfiprintf_r+0xae>
    3ee4:	2353      	movs	r3, #83	; 0x53
    3ee6:	aa02      	add	r2, sp, #8
    3ee8:	3020      	adds	r0, #32
    3eea:	189b      	adds	r3, r3, r2
    3eec:	7018      	strb	r0, [r3, #0]
    3eee:	070b      	lsls	r3, r1, #28
    3ef0:	d504      	bpl.n	3efc <_vfiprintf_r+0xbc>
    3ef2:	2353      	movs	r3, #83	; 0x53
    3ef4:	202b      	movs	r0, #43	; 0x2b
    3ef6:	aa02      	add	r2, sp, #8
    3ef8:	189b      	adds	r3, r3, r2
    3efa:	7018      	strb	r0, [r3, #0]
    3efc:	7823      	ldrb	r3, [r4, #0]
    3efe:	2b2a      	cmp	r3, #42	; 0x2a
    3f00:	d02c      	beq.n	3f5c <_vfiprintf_r+0x11c>
    3f02:	2000      	movs	r0, #0
    3f04:	210a      	movs	r1, #10
    3f06:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3f08:	7822      	ldrb	r2, [r4, #0]
    3f0a:	3a30      	subs	r2, #48	; 0x30
    3f0c:	2a09      	cmp	r2, #9
    3f0e:	d800      	bhi.n	3f12 <_vfiprintf_r+0xd2>
    3f10:	e06b      	b.n	3fea <_vfiprintf_r+0x1aa>
    3f12:	2800      	cmp	r0, #0
    3f14:	d02a      	beq.n	3f6c <_vfiprintf_r+0x12c>
    3f16:	9309      	str	r3, [sp, #36]	; 0x24
    3f18:	e028      	b.n	3f6c <_vfiprintf_r+0x12c>
    3f1a:	4b51      	ldr	r3, [pc, #324]	; (4060 <_vfiprintf_r+0x220>)
    3f1c:	429f      	cmp	r7, r3
    3f1e:	d101      	bne.n	3f24 <_vfiprintf_r+0xe4>
    3f20:	68b7      	ldr	r7, [r6, #8]
    3f22:	e79e      	b.n	3e62 <_vfiprintf_r+0x22>
    3f24:	4b4f      	ldr	r3, [pc, #316]	; (4064 <_vfiprintf_r+0x224>)
    3f26:	429f      	cmp	r7, r3
    3f28:	d19b      	bne.n	3e62 <_vfiprintf_r+0x22>
    3f2a:	68f7      	ldr	r7, [r6, #12]
    3f2c:	e799      	b.n	3e62 <_vfiprintf_r+0x22>
    3f2e:	0039      	movs	r1, r7
    3f30:	0030      	movs	r0, r6
    3f32:	f7ff fc41 	bl	37b8 <__swsetup_r>
    3f36:	2800      	cmp	r0, #0
    3f38:	d099      	beq.n	3e6e <_vfiprintf_r+0x2e>
    3f3a:	2001      	movs	r0, #1
    3f3c:	4240      	negs	r0, r0
    3f3e:	b01f      	add	sp, #124	; 0x7c
    3f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f42:	2b25      	cmp	r3, #37	; 0x25
    3f44:	d09f      	beq.n	3e86 <_vfiprintf_r+0x46>
    3f46:	3401      	adds	r4, #1
    3f48:	e79a      	b.n	3e80 <_vfiprintf_r+0x40>
    3f4a:	4b44      	ldr	r3, [pc, #272]	; (405c <_vfiprintf_r+0x21c>)
    3f4c:	6829      	ldr	r1, [r5, #0]
    3f4e:	1ac0      	subs	r0, r0, r3
    3f50:	2301      	movs	r3, #1
    3f52:	4083      	lsls	r3, r0
    3f54:	430b      	orrs	r3, r1
    3f56:	602b      	str	r3, [r5, #0]
    3f58:	4664      	mov	r4, ip
    3f5a:	e7b7      	b.n	3ecc <_vfiprintf_r+0x8c>
    3f5c:	9b05      	ldr	r3, [sp, #20]
    3f5e:	1d18      	adds	r0, r3, #4
    3f60:	681b      	ldr	r3, [r3, #0]
    3f62:	9005      	str	r0, [sp, #20]
    3f64:	2b00      	cmp	r3, #0
    3f66:	db3a      	blt.n	3fde <_vfiprintf_r+0x19e>
    3f68:	9309      	str	r3, [sp, #36]	; 0x24
    3f6a:	4664      	mov	r4, ip
    3f6c:	7823      	ldrb	r3, [r4, #0]
    3f6e:	2b2e      	cmp	r3, #46	; 0x2e
    3f70:	d10b      	bne.n	3f8a <_vfiprintf_r+0x14a>
    3f72:	7863      	ldrb	r3, [r4, #1]
    3f74:	1c62      	adds	r2, r4, #1
    3f76:	2b2a      	cmp	r3, #42	; 0x2a
    3f78:	d13f      	bne.n	3ffa <_vfiprintf_r+0x1ba>
    3f7a:	9b05      	ldr	r3, [sp, #20]
    3f7c:	3402      	adds	r4, #2
    3f7e:	1d1a      	adds	r2, r3, #4
    3f80:	681b      	ldr	r3, [r3, #0]
    3f82:	9205      	str	r2, [sp, #20]
    3f84:	2b00      	cmp	r3, #0
    3f86:	db35      	blt.n	3ff4 <_vfiprintf_r+0x1b4>
    3f88:	9307      	str	r3, [sp, #28]
    3f8a:	7821      	ldrb	r1, [r4, #0]
    3f8c:	2203      	movs	r2, #3
    3f8e:	4836      	ldr	r0, [pc, #216]	; (4068 <_vfiprintf_r+0x228>)
    3f90:	f000 fab6 	bl	4500 <memchr>
    3f94:	2800      	cmp	r0, #0
    3f96:	d007      	beq.n	3fa8 <_vfiprintf_r+0x168>
    3f98:	4b33      	ldr	r3, [pc, #204]	; (4068 <_vfiprintf_r+0x228>)
    3f9a:	682a      	ldr	r2, [r5, #0]
    3f9c:	1ac0      	subs	r0, r0, r3
    3f9e:	2340      	movs	r3, #64	; 0x40
    3fa0:	4083      	lsls	r3, r0
    3fa2:	4313      	orrs	r3, r2
    3fa4:	602b      	str	r3, [r5, #0]
    3fa6:	3401      	adds	r4, #1
    3fa8:	7821      	ldrb	r1, [r4, #0]
    3faa:	1c63      	adds	r3, r4, #1
    3fac:	2206      	movs	r2, #6
    3fae:	482f      	ldr	r0, [pc, #188]	; (406c <_vfiprintf_r+0x22c>)
    3fb0:	9302      	str	r3, [sp, #8]
    3fb2:	7629      	strb	r1, [r5, #24]
    3fb4:	f000 faa4 	bl	4500 <memchr>
    3fb8:	2800      	cmp	r0, #0
    3fba:	d044      	beq.n	4046 <_vfiprintf_r+0x206>
    3fbc:	4b2c      	ldr	r3, [pc, #176]	; (4070 <_vfiprintf_r+0x230>)
    3fbe:	2b00      	cmp	r3, #0
    3fc0:	d12f      	bne.n	4022 <_vfiprintf_r+0x1e2>
    3fc2:	6829      	ldr	r1, [r5, #0]
    3fc4:	9b05      	ldr	r3, [sp, #20]
    3fc6:	2207      	movs	r2, #7
    3fc8:	05c9      	lsls	r1, r1, #23
    3fca:	d528      	bpl.n	401e <_vfiprintf_r+0x1de>
    3fcc:	189b      	adds	r3, r3, r2
    3fce:	4393      	bics	r3, r2
    3fd0:	3308      	adds	r3, #8
    3fd2:	9305      	str	r3, [sp, #20]
    3fd4:	696b      	ldr	r3, [r5, #20]
    3fd6:	9a03      	ldr	r2, [sp, #12]
    3fd8:	189b      	adds	r3, r3, r2
    3fda:	616b      	str	r3, [r5, #20]
    3fdc:	e74f      	b.n	3e7e <_vfiprintf_r+0x3e>
    3fde:	425b      	negs	r3, r3
    3fe0:	60eb      	str	r3, [r5, #12]
    3fe2:	2302      	movs	r3, #2
    3fe4:	430b      	orrs	r3, r1
    3fe6:	602b      	str	r3, [r5, #0]
    3fe8:	e7bf      	b.n	3f6a <_vfiprintf_r+0x12a>
    3fea:	434b      	muls	r3, r1
    3fec:	3401      	adds	r4, #1
    3fee:	189b      	adds	r3, r3, r2
    3ff0:	2001      	movs	r0, #1
    3ff2:	e789      	b.n	3f08 <_vfiprintf_r+0xc8>
    3ff4:	2301      	movs	r3, #1
    3ff6:	425b      	negs	r3, r3
    3ff8:	e7c6      	b.n	3f88 <_vfiprintf_r+0x148>
    3ffa:	2300      	movs	r3, #0
    3ffc:	0014      	movs	r4, r2
    3ffe:	200a      	movs	r0, #10
    4000:	001a      	movs	r2, r3
    4002:	606b      	str	r3, [r5, #4]
    4004:	7821      	ldrb	r1, [r4, #0]
    4006:	3930      	subs	r1, #48	; 0x30
    4008:	2909      	cmp	r1, #9
    400a:	d903      	bls.n	4014 <_vfiprintf_r+0x1d4>
    400c:	2b00      	cmp	r3, #0
    400e:	d0bc      	beq.n	3f8a <_vfiprintf_r+0x14a>
    4010:	9207      	str	r2, [sp, #28]
    4012:	e7ba      	b.n	3f8a <_vfiprintf_r+0x14a>
    4014:	4342      	muls	r2, r0
    4016:	3401      	adds	r4, #1
    4018:	1852      	adds	r2, r2, r1
    401a:	2301      	movs	r3, #1
    401c:	e7f2      	b.n	4004 <_vfiprintf_r+0x1c4>
    401e:	3307      	adds	r3, #7
    4020:	e7d5      	b.n	3fce <_vfiprintf_r+0x18e>
    4022:	ab05      	add	r3, sp, #20
    4024:	9300      	str	r3, [sp, #0]
    4026:	003a      	movs	r2, r7
    4028:	4b12      	ldr	r3, [pc, #72]	; (4074 <_vfiprintf_r+0x234>)
    402a:	0029      	movs	r1, r5
    402c:	0030      	movs	r0, r6
    402e:	e000      	b.n	4032 <_vfiprintf_r+0x1f2>
    4030:	bf00      	nop
    4032:	9003      	str	r0, [sp, #12]
    4034:	9b03      	ldr	r3, [sp, #12]
    4036:	3301      	adds	r3, #1
    4038:	d1cc      	bne.n	3fd4 <_vfiprintf_r+0x194>
    403a:	89bb      	ldrh	r3, [r7, #12]
    403c:	065b      	lsls	r3, r3, #25
    403e:	d500      	bpl.n	4042 <_vfiprintf_r+0x202>
    4040:	e77b      	b.n	3f3a <_vfiprintf_r+0xfa>
    4042:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4044:	e77b      	b.n	3f3e <_vfiprintf_r+0xfe>
    4046:	ab05      	add	r3, sp, #20
    4048:	9300      	str	r3, [sp, #0]
    404a:	003a      	movs	r2, r7
    404c:	4b09      	ldr	r3, [pc, #36]	; (4074 <_vfiprintf_r+0x234>)
    404e:	0029      	movs	r1, r5
    4050:	0030      	movs	r0, r6
    4052:	f000 f87f 	bl	4154 <_printf_i>
    4056:	e7ec      	b.n	4032 <_vfiprintf_r+0x1f2>
    4058:	00004818 	.word	0x00004818
    405c:	00004858 	.word	0x00004858
    4060:	00004838 	.word	0x00004838
    4064:	000047f8 	.word	0x000047f8
    4068:	0000485e 	.word	0x0000485e
    406c:	00004862 	.word	0x00004862
    4070:	00000000 	.word	0x00000000
    4074:	00003e1b 	.word	0x00003e1b

00004078 <_printf_common>:
    4078:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    407a:	0015      	movs	r5, r2
    407c:	9301      	str	r3, [sp, #4]
    407e:	688a      	ldr	r2, [r1, #8]
    4080:	690b      	ldr	r3, [r1, #16]
    4082:	9000      	str	r0, [sp, #0]
    4084:	000c      	movs	r4, r1
    4086:	4293      	cmp	r3, r2
    4088:	da00      	bge.n	408c <_printf_common+0x14>
    408a:	0013      	movs	r3, r2
    408c:	0022      	movs	r2, r4
    408e:	602b      	str	r3, [r5, #0]
    4090:	3243      	adds	r2, #67	; 0x43
    4092:	7812      	ldrb	r2, [r2, #0]
    4094:	2a00      	cmp	r2, #0
    4096:	d001      	beq.n	409c <_printf_common+0x24>
    4098:	3301      	adds	r3, #1
    409a:	602b      	str	r3, [r5, #0]
    409c:	6823      	ldr	r3, [r4, #0]
    409e:	069b      	lsls	r3, r3, #26
    40a0:	d502      	bpl.n	40a8 <_printf_common+0x30>
    40a2:	682b      	ldr	r3, [r5, #0]
    40a4:	3302      	adds	r3, #2
    40a6:	602b      	str	r3, [r5, #0]
    40a8:	2706      	movs	r7, #6
    40aa:	6823      	ldr	r3, [r4, #0]
    40ac:	401f      	ands	r7, r3
    40ae:	d027      	beq.n	4100 <_printf_common+0x88>
    40b0:	0023      	movs	r3, r4
    40b2:	3343      	adds	r3, #67	; 0x43
    40b4:	781b      	ldrb	r3, [r3, #0]
    40b6:	1e5a      	subs	r2, r3, #1
    40b8:	4193      	sbcs	r3, r2
    40ba:	6822      	ldr	r2, [r4, #0]
    40bc:	0692      	lsls	r2, r2, #26
    40be:	d430      	bmi.n	4122 <_printf_common+0xaa>
    40c0:	0022      	movs	r2, r4
    40c2:	9901      	ldr	r1, [sp, #4]
    40c4:	3243      	adds	r2, #67	; 0x43
    40c6:	9800      	ldr	r0, [sp, #0]
    40c8:	9e08      	ldr	r6, [sp, #32]
    40ca:	47b0      	blx	r6
    40cc:	1c43      	adds	r3, r0, #1
    40ce:	d025      	beq.n	411c <_printf_common+0xa4>
    40d0:	2306      	movs	r3, #6
    40d2:	6820      	ldr	r0, [r4, #0]
    40d4:	682a      	ldr	r2, [r5, #0]
    40d6:	68e1      	ldr	r1, [r4, #12]
    40d8:	4003      	ands	r3, r0
    40da:	2500      	movs	r5, #0
    40dc:	2b04      	cmp	r3, #4
    40de:	d103      	bne.n	40e8 <_printf_common+0x70>
    40e0:	1a8d      	subs	r5, r1, r2
    40e2:	43eb      	mvns	r3, r5
    40e4:	17db      	asrs	r3, r3, #31
    40e6:	401d      	ands	r5, r3
    40e8:	68a3      	ldr	r3, [r4, #8]
    40ea:	6922      	ldr	r2, [r4, #16]
    40ec:	4293      	cmp	r3, r2
    40ee:	dd01      	ble.n	40f4 <_printf_common+0x7c>
    40f0:	1a9b      	subs	r3, r3, r2
    40f2:	18ed      	adds	r5, r5, r3
    40f4:	2700      	movs	r7, #0
    40f6:	42bd      	cmp	r5, r7
    40f8:	d120      	bne.n	413c <_printf_common+0xc4>
    40fa:	2000      	movs	r0, #0
    40fc:	e010      	b.n	4120 <_printf_common+0xa8>
    40fe:	3701      	adds	r7, #1
    4100:	68e3      	ldr	r3, [r4, #12]
    4102:	682a      	ldr	r2, [r5, #0]
    4104:	1a9b      	subs	r3, r3, r2
    4106:	429f      	cmp	r7, r3
    4108:	dad2      	bge.n	40b0 <_printf_common+0x38>
    410a:	0022      	movs	r2, r4
    410c:	2301      	movs	r3, #1
    410e:	3219      	adds	r2, #25
    4110:	9901      	ldr	r1, [sp, #4]
    4112:	9800      	ldr	r0, [sp, #0]
    4114:	9e08      	ldr	r6, [sp, #32]
    4116:	47b0      	blx	r6
    4118:	1c43      	adds	r3, r0, #1
    411a:	d1f0      	bne.n	40fe <_printf_common+0x86>
    411c:	2001      	movs	r0, #1
    411e:	4240      	negs	r0, r0
    4120:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4122:	2030      	movs	r0, #48	; 0x30
    4124:	18e1      	adds	r1, r4, r3
    4126:	3143      	adds	r1, #67	; 0x43
    4128:	7008      	strb	r0, [r1, #0]
    412a:	0021      	movs	r1, r4
    412c:	1c5a      	adds	r2, r3, #1
    412e:	3145      	adds	r1, #69	; 0x45
    4130:	7809      	ldrb	r1, [r1, #0]
    4132:	18a2      	adds	r2, r4, r2
    4134:	3243      	adds	r2, #67	; 0x43
    4136:	3302      	adds	r3, #2
    4138:	7011      	strb	r1, [r2, #0]
    413a:	e7c1      	b.n	40c0 <_printf_common+0x48>
    413c:	0022      	movs	r2, r4
    413e:	2301      	movs	r3, #1
    4140:	321a      	adds	r2, #26
    4142:	9901      	ldr	r1, [sp, #4]
    4144:	9800      	ldr	r0, [sp, #0]
    4146:	9e08      	ldr	r6, [sp, #32]
    4148:	47b0      	blx	r6
    414a:	1c43      	adds	r3, r0, #1
    414c:	d0e6      	beq.n	411c <_printf_common+0xa4>
    414e:	3701      	adds	r7, #1
    4150:	e7d1      	b.n	40f6 <_printf_common+0x7e>
	...

00004154 <_printf_i>:
    4154:	b5f0      	push	{r4, r5, r6, r7, lr}
    4156:	b08b      	sub	sp, #44	; 0x2c
    4158:	9206      	str	r2, [sp, #24]
    415a:	000a      	movs	r2, r1
    415c:	3243      	adds	r2, #67	; 0x43
    415e:	9307      	str	r3, [sp, #28]
    4160:	9005      	str	r0, [sp, #20]
    4162:	9204      	str	r2, [sp, #16]
    4164:	7e0a      	ldrb	r2, [r1, #24]
    4166:	000c      	movs	r4, r1
    4168:	9b10      	ldr	r3, [sp, #64]	; 0x40
    416a:	2a6e      	cmp	r2, #110	; 0x6e
    416c:	d100      	bne.n	4170 <_printf_i+0x1c>
    416e:	e08f      	b.n	4290 <_printf_i+0x13c>
    4170:	d817      	bhi.n	41a2 <_printf_i+0x4e>
    4172:	2a63      	cmp	r2, #99	; 0x63
    4174:	d02c      	beq.n	41d0 <_printf_i+0x7c>
    4176:	d808      	bhi.n	418a <_printf_i+0x36>
    4178:	2a00      	cmp	r2, #0
    417a:	d100      	bne.n	417e <_printf_i+0x2a>
    417c:	e099      	b.n	42b2 <_printf_i+0x15e>
    417e:	2a58      	cmp	r2, #88	; 0x58
    4180:	d054      	beq.n	422c <_printf_i+0xd8>
    4182:	0026      	movs	r6, r4
    4184:	3642      	adds	r6, #66	; 0x42
    4186:	7032      	strb	r2, [r6, #0]
    4188:	e029      	b.n	41de <_printf_i+0x8a>
    418a:	2a64      	cmp	r2, #100	; 0x64
    418c:	d001      	beq.n	4192 <_printf_i+0x3e>
    418e:	2a69      	cmp	r2, #105	; 0x69
    4190:	d1f7      	bne.n	4182 <_printf_i+0x2e>
    4192:	6821      	ldr	r1, [r4, #0]
    4194:	681a      	ldr	r2, [r3, #0]
    4196:	0608      	lsls	r0, r1, #24
    4198:	d523      	bpl.n	41e2 <_printf_i+0x8e>
    419a:	1d11      	adds	r1, r2, #4
    419c:	6019      	str	r1, [r3, #0]
    419e:	6815      	ldr	r5, [r2, #0]
    41a0:	e025      	b.n	41ee <_printf_i+0x9a>
    41a2:	2a73      	cmp	r2, #115	; 0x73
    41a4:	d100      	bne.n	41a8 <_printf_i+0x54>
    41a6:	e088      	b.n	42ba <_printf_i+0x166>
    41a8:	d808      	bhi.n	41bc <_printf_i+0x68>
    41aa:	2a6f      	cmp	r2, #111	; 0x6f
    41ac:	d029      	beq.n	4202 <_printf_i+0xae>
    41ae:	2a70      	cmp	r2, #112	; 0x70
    41b0:	d1e7      	bne.n	4182 <_printf_i+0x2e>
    41b2:	2220      	movs	r2, #32
    41b4:	6809      	ldr	r1, [r1, #0]
    41b6:	430a      	orrs	r2, r1
    41b8:	6022      	str	r2, [r4, #0]
    41ba:	e003      	b.n	41c4 <_printf_i+0x70>
    41bc:	2a75      	cmp	r2, #117	; 0x75
    41be:	d020      	beq.n	4202 <_printf_i+0xae>
    41c0:	2a78      	cmp	r2, #120	; 0x78
    41c2:	d1de      	bne.n	4182 <_printf_i+0x2e>
    41c4:	0022      	movs	r2, r4
    41c6:	2178      	movs	r1, #120	; 0x78
    41c8:	3245      	adds	r2, #69	; 0x45
    41ca:	7011      	strb	r1, [r2, #0]
    41cc:	4a6c      	ldr	r2, [pc, #432]	; (4380 <_printf_i+0x22c>)
    41ce:	e030      	b.n	4232 <_printf_i+0xde>
    41d0:	000e      	movs	r6, r1
    41d2:	681a      	ldr	r2, [r3, #0]
    41d4:	3642      	adds	r6, #66	; 0x42
    41d6:	1d11      	adds	r1, r2, #4
    41d8:	6019      	str	r1, [r3, #0]
    41da:	6813      	ldr	r3, [r2, #0]
    41dc:	7033      	strb	r3, [r6, #0]
    41de:	2301      	movs	r3, #1
    41e0:	e079      	b.n	42d6 <_printf_i+0x182>
    41e2:	0649      	lsls	r1, r1, #25
    41e4:	d5d9      	bpl.n	419a <_printf_i+0x46>
    41e6:	1d11      	adds	r1, r2, #4
    41e8:	6019      	str	r1, [r3, #0]
    41ea:	2300      	movs	r3, #0
    41ec:	5ed5      	ldrsh	r5, [r2, r3]
    41ee:	2d00      	cmp	r5, #0
    41f0:	da03      	bge.n	41fa <_printf_i+0xa6>
    41f2:	232d      	movs	r3, #45	; 0x2d
    41f4:	9a04      	ldr	r2, [sp, #16]
    41f6:	426d      	negs	r5, r5
    41f8:	7013      	strb	r3, [r2, #0]
    41fa:	4b62      	ldr	r3, [pc, #392]	; (4384 <_printf_i+0x230>)
    41fc:	270a      	movs	r7, #10
    41fe:	9303      	str	r3, [sp, #12]
    4200:	e02f      	b.n	4262 <_printf_i+0x10e>
    4202:	6820      	ldr	r0, [r4, #0]
    4204:	6819      	ldr	r1, [r3, #0]
    4206:	0605      	lsls	r5, r0, #24
    4208:	d503      	bpl.n	4212 <_printf_i+0xbe>
    420a:	1d08      	adds	r0, r1, #4
    420c:	6018      	str	r0, [r3, #0]
    420e:	680d      	ldr	r5, [r1, #0]
    4210:	e005      	b.n	421e <_printf_i+0xca>
    4212:	0640      	lsls	r0, r0, #25
    4214:	d5f9      	bpl.n	420a <_printf_i+0xb6>
    4216:	680d      	ldr	r5, [r1, #0]
    4218:	1d08      	adds	r0, r1, #4
    421a:	6018      	str	r0, [r3, #0]
    421c:	b2ad      	uxth	r5, r5
    421e:	4b59      	ldr	r3, [pc, #356]	; (4384 <_printf_i+0x230>)
    4220:	2708      	movs	r7, #8
    4222:	9303      	str	r3, [sp, #12]
    4224:	2a6f      	cmp	r2, #111	; 0x6f
    4226:	d018      	beq.n	425a <_printf_i+0x106>
    4228:	270a      	movs	r7, #10
    422a:	e016      	b.n	425a <_printf_i+0x106>
    422c:	3145      	adds	r1, #69	; 0x45
    422e:	700a      	strb	r2, [r1, #0]
    4230:	4a54      	ldr	r2, [pc, #336]	; (4384 <_printf_i+0x230>)
    4232:	9203      	str	r2, [sp, #12]
    4234:	681a      	ldr	r2, [r3, #0]
    4236:	6821      	ldr	r1, [r4, #0]
    4238:	1d10      	adds	r0, r2, #4
    423a:	6018      	str	r0, [r3, #0]
    423c:	6815      	ldr	r5, [r2, #0]
    423e:	0608      	lsls	r0, r1, #24
    4240:	d522      	bpl.n	4288 <_printf_i+0x134>
    4242:	07cb      	lsls	r3, r1, #31
    4244:	d502      	bpl.n	424c <_printf_i+0xf8>
    4246:	2320      	movs	r3, #32
    4248:	4319      	orrs	r1, r3
    424a:	6021      	str	r1, [r4, #0]
    424c:	2710      	movs	r7, #16
    424e:	2d00      	cmp	r5, #0
    4250:	d103      	bne.n	425a <_printf_i+0x106>
    4252:	2320      	movs	r3, #32
    4254:	6822      	ldr	r2, [r4, #0]
    4256:	439a      	bics	r2, r3
    4258:	6022      	str	r2, [r4, #0]
    425a:	0023      	movs	r3, r4
    425c:	2200      	movs	r2, #0
    425e:	3343      	adds	r3, #67	; 0x43
    4260:	701a      	strb	r2, [r3, #0]
    4262:	6863      	ldr	r3, [r4, #4]
    4264:	60a3      	str	r3, [r4, #8]
    4266:	2b00      	cmp	r3, #0
    4268:	db5c      	blt.n	4324 <_printf_i+0x1d0>
    426a:	2204      	movs	r2, #4
    426c:	6821      	ldr	r1, [r4, #0]
    426e:	4391      	bics	r1, r2
    4270:	6021      	str	r1, [r4, #0]
    4272:	2d00      	cmp	r5, #0
    4274:	d158      	bne.n	4328 <_printf_i+0x1d4>
    4276:	9e04      	ldr	r6, [sp, #16]
    4278:	2b00      	cmp	r3, #0
    427a:	d064      	beq.n	4346 <_printf_i+0x1f2>
    427c:	0026      	movs	r6, r4
    427e:	9b03      	ldr	r3, [sp, #12]
    4280:	3642      	adds	r6, #66	; 0x42
    4282:	781b      	ldrb	r3, [r3, #0]
    4284:	7033      	strb	r3, [r6, #0]
    4286:	e05e      	b.n	4346 <_printf_i+0x1f2>
    4288:	0648      	lsls	r0, r1, #25
    428a:	d5da      	bpl.n	4242 <_printf_i+0xee>
    428c:	b2ad      	uxth	r5, r5
    428e:	e7d8      	b.n	4242 <_printf_i+0xee>
    4290:	6809      	ldr	r1, [r1, #0]
    4292:	681a      	ldr	r2, [r3, #0]
    4294:	0608      	lsls	r0, r1, #24
    4296:	d505      	bpl.n	42a4 <_printf_i+0x150>
    4298:	1d11      	adds	r1, r2, #4
    429a:	6019      	str	r1, [r3, #0]
    429c:	6813      	ldr	r3, [r2, #0]
    429e:	6962      	ldr	r2, [r4, #20]
    42a0:	601a      	str	r2, [r3, #0]
    42a2:	e006      	b.n	42b2 <_printf_i+0x15e>
    42a4:	0649      	lsls	r1, r1, #25
    42a6:	d5f7      	bpl.n	4298 <_printf_i+0x144>
    42a8:	1d11      	adds	r1, r2, #4
    42aa:	6019      	str	r1, [r3, #0]
    42ac:	6813      	ldr	r3, [r2, #0]
    42ae:	8aa2      	ldrh	r2, [r4, #20]
    42b0:	801a      	strh	r2, [r3, #0]
    42b2:	2300      	movs	r3, #0
    42b4:	9e04      	ldr	r6, [sp, #16]
    42b6:	6123      	str	r3, [r4, #16]
    42b8:	e054      	b.n	4364 <_printf_i+0x210>
    42ba:	681a      	ldr	r2, [r3, #0]
    42bc:	1d11      	adds	r1, r2, #4
    42be:	6019      	str	r1, [r3, #0]
    42c0:	6816      	ldr	r6, [r2, #0]
    42c2:	2100      	movs	r1, #0
    42c4:	6862      	ldr	r2, [r4, #4]
    42c6:	0030      	movs	r0, r6
    42c8:	f000 f91a 	bl	4500 <memchr>
    42cc:	2800      	cmp	r0, #0
    42ce:	d001      	beq.n	42d4 <_printf_i+0x180>
    42d0:	1b80      	subs	r0, r0, r6
    42d2:	6060      	str	r0, [r4, #4]
    42d4:	6863      	ldr	r3, [r4, #4]
    42d6:	6123      	str	r3, [r4, #16]
    42d8:	2300      	movs	r3, #0
    42da:	9a04      	ldr	r2, [sp, #16]
    42dc:	7013      	strb	r3, [r2, #0]
    42de:	e041      	b.n	4364 <_printf_i+0x210>
    42e0:	6923      	ldr	r3, [r4, #16]
    42e2:	0032      	movs	r2, r6
    42e4:	9906      	ldr	r1, [sp, #24]
    42e6:	9805      	ldr	r0, [sp, #20]
    42e8:	9d07      	ldr	r5, [sp, #28]
    42ea:	47a8      	blx	r5
    42ec:	1c43      	adds	r3, r0, #1
    42ee:	d043      	beq.n	4378 <_printf_i+0x224>
    42f0:	6823      	ldr	r3, [r4, #0]
    42f2:	2500      	movs	r5, #0
    42f4:	079b      	lsls	r3, r3, #30
    42f6:	d40f      	bmi.n	4318 <_printf_i+0x1c4>
    42f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    42fa:	68e0      	ldr	r0, [r4, #12]
    42fc:	4298      	cmp	r0, r3
    42fe:	da3d      	bge.n	437c <_printf_i+0x228>
    4300:	0018      	movs	r0, r3
    4302:	e03b      	b.n	437c <_printf_i+0x228>
    4304:	0022      	movs	r2, r4
    4306:	2301      	movs	r3, #1
    4308:	3219      	adds	r2, #25
    430a:	9906      	ldr	r1, [sp, #24]
    430c:	9805      	ldr	r0, [sp, #20]
    430e:	9e07      	ldr	r6, [sp, #28]
    4310:	47b0      	blx	r6
    4312:	1c43      	adds	r3, r0, #1
    4314:	d030      	beq.n	4378 <_printf_i+0x224>
    4316:	3501      	adds	r5, #1
    4318:	68e3      	ldr	r3, [r4, #12]
    431a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    431c:	1a9b      	subs	r3, r3, r2
    431e:	429d      	cmp	r5, r3
    4320:	dbf0      	blt.n	4304 <_printf_i+0x1b0>
    4322:	e7e9      	b.n	42f8 <_printf_i+0x1a4>
    4324:	2d00      	cmp	r5, #0
    4326:	d0a9      	beq.n	427c <_printf_i+0x128>
    4328:	9e04      	ldr	r6, [sp, #16]
    432a:	0028      	movs	r0, r5
    432c:	0039      	movs	r1, r7
    432e:	f7fe f8f3 	bl	2518 <__aeabi_uidivmod>
    4332:	9b03      	ldr	r3, [sp, #12]
    4334:	3e01      	subs	r6, #1
    4336:	5c5b      	ldrb	r3, [r3, r1]
    4338:	0028      	movs	r0, r5
    433a:	7033      	strb	r3, [r6, #0]
    433c:	0039      	movs	r1, r7
    433e:	f7fe f865 	bl	240c <__udivsi3>
    4342:	1e05      	subs	r5, r0, #0
    4344:	d1f1      	bne.n	432a <_printf_i+0x1d6>
    4346:	2f08      	cmp	r7, #8
    4348:	d109      	bne.n	435e <_printf_i+0x20a>
    434a:	6823      	ldr	r3, [r4, #0]
    434c:	07db      	lsls	r3, r3, #31
    434e:	d506      	bpl.n	435e <_printf_i+0x20a>
    4350:	6863      	ldr	r3, [r4, #4]
    4352:	6922      	ldr	r2, [r4, #16]
    4354:	4293      	cmp	r3, r2
    4356:	dc02      	bgt.n	435e <_printf_i+0x20a>
    4358:	2330      	movs	r3, #48	; 0x30
    435a:	3e01      	subs	r6, #1
    435c:	7033      	strb	r3, [r6, #0]
    435e:	9b04      	ldr	r3, [sp, #16]
    4360:	1b9b      	subs	r3, r3, r6
    4362:	6123      	str	r3, [r4, #16]
    4364:	9b07      	ldr	r3, [sp, #28]
    4366:	aa09      	add	r2, sp, #36	; 0x24
    4368:	9300      	str	r3, [sp, #0]
    436a:	0021      	movs	r1, r4
    436c:	9b06      	ldr	r3, [sp, #24]
    436e:	9805      	ldr	r0, [sp, #20]
    4370:	f7ff fe82 	bl	4078 <_printf_common>
    4374:	1c43      	adds	r3, r0, #1
    4376:	d1b3      	bne.n	42e0 <_printf_i+0x18c>
    4378:	2001      	movs	r0, #1
    437a:	4240      	negs	r0, r0
    437c:	b00b      	add	sp, #44	; 0x2c
    437e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4380:	0000487a 	.word	0x0000487a
    4384:	00004869 	.word	0x00004869

00004388 <_sbrk_r>:
    4388:	2300      	movs	r3, #0
    438a:	b570      	push	{r4, r5, r6, lr}
    438c:	4c06      	ldr	r4, [pc, #24]	; (43a8 <_sbrk_r+0x20>)
    438e:	0005      	movs	r5, r0
    4390:	0008      	movs	r0, r1
    4392:	6023      	str	r3, [r4, #0]
    4394:	f7fd ffbc 	bl	2310 <_sbrk>
    4398:	1c43      	adds	r3, r0, #1
    439a:	d103      	bne.n	43a4 <_sbrk_r+0x1c>
    439c:	6823      	ldr	r3, [r4, #0]
    439e:	2b00      	cmp	r3, #0
    43a0:	d000      	beq.n	43a4 <_sbrk_r+0x1c>
    43a2:	602b      	str	r3, [r5, #0]
    43a4:	bd70      	pop	{r4, r5, r6, pc}
    43a6:	46c0      	nop			; (mov r8, r8)
    43a8:	20000270 	.word	0x20000270

000043ac <__sread>:
    43ac:	b570      	push	{r4, r5, r6, lr}
    43ae:	000c      	movs	r4, r1
    43b0:	250e      	movs	r5, #14
    43b2:	5f49      	ldrsh	r1, [r1, r5]
    43b4:	f000 f8b2 	bl	451c <_read_r>
    43b8:	2800      	cmp	r0, #0
    43ba:	db03      	blt.n	43c4 <__sread+0x18>
    43bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    43be:	181b      	adds	r3, r3, r0
    43c0:	6563      	str	r3, [r4, #84]	; 0x54
    43c2:	bd70      	pop	{r4, r5, r6, pc}
    43c4:	89a3      	ldrh	r3, [r4, #12]
    43c6:	4a02      	ldr	r2, [pc, #8]	; (43d0 <__sread+0x24>)
    43c8:	4013      	ands	r3, r2
    43ca:	81a3      	strh	r3, [r4, #12]
    43cc:	e7f9      	b.n	43c2 <__sread+0x16>
    43ce:	46c0      	nop			; (mov r8, r8)
    43d0:	ffffefff 	.word	0xffffefff

000043d4 <__swrite>:
    43d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    43d6:	001f      	movs	r7, r3
    43d8:	898b      	ldrh	r3, [r1, #12]
    43da:	0005      	movs	r5, r0
    43dc:	000c      	movs	r4, r1
    43de:	0016      	movs	r6, r2
    43e0:	05db      	lsls	r3, r3, #23
    43e2:	d505      	bpl.n	43f0 <__swrite+0x1c>
    43e4:	230e      	movs	r3, #14
    43e6:	5ec9      	ldrsh	r1, [r1, r3]
    43e8:	2200      	movs	r2, #0
    43ea:	2302      	movs	r3, #2
    43ec:	f000 f874 	bl	44d8 <_lseek_r>
    43f0:	89a3      	ldrh	r3, [r4, #12]
    43f2:	4a05      	ldr	r2, [pc, #20]	; (4408 <__swrite+0x34>)
    43f4:	0028      	movs	r0, r5
    43f6:	4013      	ands	r3, r2
    43f8:	81a3      	strh	r3, [r4, #12]
    43fa:	0032      	movs	r2, r6
    43fc:	230e      	movs	r3, #14
    43fe:	5ee1      	ldrsh	r1, [r4, r3]
    4400:	003b      	movs	r3, r7
    4402:	f000 f81f 	bl	4444 <_write_r>
    4406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4408:	ffffefff 	.word	0xffffefff

0000440c <__sseek>:
    440c:	b570      	push	{r4, r5, r6, lr}
    440e:	000c      	movs	r4, r1
    4410:	250e      	movs	r5, #14
    4412:	5f49      	ldrsh	r1, [r1, r5]
    4414:	f000 f860 	bl	44d8 <_lseek_r>
    4418:	89a3      	ldrh	r3, [r4, #12]
    441a:	1c42      	adds	r2, r0, #1
    441c:	d103      	bne.n	4426 <__sseek+0x1a>
    441e:	4a05      	ldr	r2, [pc, #20]	; (4434 <__sseek+0x28>)
    4420:	4013      	ands	r3, r2
    4422:	81a3      	strh	r3, [r4, #12]
    4424:	bd70      	pop	{r4, r5, r6, pc}
    4426:	2280      	movs	r2, #128	; 0x80
    4428:	0152      	lsls	r2, r2, #5
    442a:	4313      	orrs	r3, r2
    442c:	81a3      	strh	r3, [r4, #12]
    442e:	6560      	str	r0, [r4, #84]	; 0x54
    4430:	e7f8      	b.n	4424 <__sseek+0x18>
    4432:	46c0      	nop			; (mov r8, r8)
    4434:	ffffefff 	.word	0xffffefff

00004438 <__sclose>:
    4438:	b510      	push	{r4, lr}
    443a:	230e      	movs	r3, #14
    443c:	5ec9      	ldrsh	r1, [r1, r3]
    443e:	f000 f815 	bl	446c <_close_r>
    4442:	bd10      	pop	{r4, pc}

00004444 <_write_r>:
    4444:	b570      	push	{r4, r5, r6, lr}
    4446:	0005      	movs	r5, r0
    4448:	0008      	movs	r0, r1
    444a:	0011      	movs	r1, r2
    444c:	2200      	movs	r2, #0
    444e:	4c06      	ldr	r4, [pc, #24]	; (4468 <_write_r+0x24>)
    4450:	6022      	str	r2, [r4, #0]
    4452:	001a      	movs	r2, r3
    4454:	f7fc fd8e 	bl	f74 <_write>
    4458:	1c43      	adds	r3, r0, #1
    445a:	d103      	bne.n	4464 <_write_r+0x20>
    445c:	6823      	ldr	r3, [r4, #0]
    445e:	2b00      	cmp	r3, #0
    4460:	d000      	beq.n	4464 <_write_r+0x20>
    4462:	602b      	str	r3, [r5, #0]
    4464:	bd70      	pop	{r4, r5, r6, pc}
    4466:	46c0      	nop			; (mov r8, r8)
    4468:	20000270 	.word	0x20000270

0000446c <_close_r>:
    446c:	2300      	movs	r3, #0
    446e:	b570      	push	{r4, r5, r6, lr}
    4470:	4c06      	ldr	r4, [pc, #24]	; (448c <_close_r+0x20>)
    4472:	0005      	movs	r5, r0
    4474:	0008      	movs	r0, r1
    4476:	6023      	str	r3, [r4, #0]
    4478:	f7fd ff5c 	bl	2334 <_close>
    447c:	1c43      	adds	r3, r0, #1
    447e:	d103      	bne.n	4488 <_close_r+0x1c>
    4480:	6823      	ldr	r3, [r4, #0]
    4482:	2b00      	cmp	r3, #0
    4484:	d000      	beq.n	4488 <_close_r+0x1c>
    4486:	602b      	str	r3, [r5, #0]
    4488:	bd70      	pop	{r4, r5, r6, pc}
    448a:	46c0      	nop			; (mov r8, r8)
    448c:	20000270 	.word	0x20000270

00004490 <_fstat_r>:
    4490:	2300      	movs	r3, #0
    4492:	b570      	push	{r4, r5, r6, lr}
    4494:	4c06      	ldr	r4, [pc, #24]	; (44b0 <_fstat_r+0x20>)
    4496:	0005      	movs	r5, r0
    4498:	0008      	movs	r0, r1
    449a:	0011      	movs	r1, r2
    449c:	6023      	str	r3, [r4, #0]
    449e:	f7fd ff4c 	bl	233a <_fstat>
    44a2:	1c43      	adds	r3, r0, #1
    44a4:	d103      	bne.n	44ae <_fstat_r+0x1e>
    44a6:	6823      	ldr	r3, [r4, #0]
    44a8:	2b00      	cmp	r3, #0
    44aa:	d000      	beq.n	44ae <_fstat_r+0x1e>
    44ac:	602b      	str	r3, [r5, #0]
    44ae:	bd70      	pop	{r4, r5, r6, pc}
    44b0:	20000270 	.word	0x20000270

000044b4 <_isatty_r>:
    44b4:	2300      	movs	r3, #0
    44b6:	b570      	push	{r4, r5, r6, lr}
    44b8:	4c06      	ldr	r4, [pc, #24]	; (44d4 <_isatty_r+0x20>)
    44ba:	0005      	movs	r5, r0
    44bc:	0008      	movs	r0, r1
    44be:	6023      	str	r3, [r4, #0]
    44c0:	f7fd ff40 	bl	2344 <_isatty>
    44c4:	1c43      	adds	r3, r0, #1
    44c6:	d103      	bne.n	44d0 <_isatty_r+0x1c>
    44c8:	6823      	ldr	r3, [r4, #0]
    44ca:	2b00      	cmp	r3, #0
    44cc:	d000      	beq.n	44d0 <_isatty_r+0x1c>
    44ce:	602b      	str	r3, [r5, #0]
    44d0:	bd70      	pop	{r4, r5, r6, pc}
    44d2:	46c0      	nop			; (mov r8, r8)
    44d4:	20000270 	.word	0x20000270

000044d8 <_lseek_r>:
    44d8:	b570      	push	{r4, r5, r6, lr}
    44da:	0005      	movs	r5, r0
    44dc:	0008      	movs	r0, r1
    44de:	0011      	movs	r1, r2
    44e0:	2200      	movs	r2, #0
    44e2:	4c06      	ldr	r4, [pc, #24]	; (44fc <_lseek_r+0x24>)
    44e4:	6022      	str	r2, [r4, #0]
    44e6:	001a      	movs	r2, r3
    44e8:	f7fd ff2e 	bl	2348 <_lseek>
    44ec:	1c43      	adds	r3, r0, #1
    44ee:	d103      	bne.n	44f8 <_lseek_r+0x20>
    44f0:	6823      	ldr	r3, [r4, #0]
    44f2:	2b00      	cmp	r3, #0
    44f4:	d000      	beq.n	44f8 <_lseek_r+0x20>
    44f6:	602b      	str	r3, [r5, #0]
    44f8:	bd70      	pop	{r4, r5, r6, pc}
    44fa:	46c0      	nop			; (mov r8, r8)
    44fc:	20000270 	.word	0x20000270

00004500 <memchr>:
    4500:	b2c9      	uxtb	r1, r1
    4502:	1882      	adds	r2, r0, r2
    4504:	4290      	cmp	r0, r2
    4506:	d101      	bne.n	450c <memchr+0xc>
    4508:	2000      	movs	r0, #0
    450a:	4770      	bx	lr
    450c:	7803      	ldrb	r3, [r0, #0]
    450e:	428b      	cmp	r3, r1
    4510:	d0fb      	beq.n	450a <memchr+0xa>
    4512:	3001      	adds	r0, #1
    4514:	e7f6      	b.n	4504 <memchr+0x4>

00004516 <__malloc_lock>:
    4516:	4770      	bx	lr

00004518 <__malloc_unlock>:
    4518:	4770      	bx	lr
	...

0000451c <_read_r>:
    451c:	b570      	push	{r4, r5, r6, lr}
    451e:	0005      	movs	r5, r0
    4520:	0008      	movs	r0, r1
    4522:	0011      	movs	r1, r2
    4524:	2200      	movs	r2, #0
    4526:	4c06      	ldr	r4, [pc, #24]	; (4540 <_read_r+0x24>)
    4528:	6022      	str	r2, [r4, #0]
    452a:	001a      	movs	r2, r3
    452c:	f7fc fd00 	bl	f30 <_read>
    4530:	1c43      	adds	r3, r0, #1
    4532:	d103      	bne.n	453c <_read_r+0x20>
    4534:	6823      	ldr	r3, [r4, #0]
    4536:	2b00      	cmp	r3, #0
    4538:	d000      	beq.n	453c <_read_r+0x20>
    453a:	602b      	str	r3, [r5, #0]
    453c:	bd70      	pop	{r4, r5, r6, pc}
    453e:	46c0      	nop			; (mov r8, r8)
    4540:	20000270 	.word	0x20000270
    4544:	000003d4 	.word	0x000003d4
    4548:	000003d4 	.word	0x000003d4
    454c:	000003b0 	.word	0x000003b0
    4550:	000003d4 	.word	0x000003d4
    4554:	000003b0 	.word	0x000003b0
    4558:	00000396 	.word	0x00000396
    455c:	00000396 	.word	0x00000396
    4560:	000003d4 	.word	0x000003d4
    4564:	000003d4 	.word	0x000003d4
    4568:	000003d4 	.word	0x000003d4
    456c:	000003d4 	.word	0x000003d4
    4570:	000003d4 	.word	0x000003d4
    4574:	000003d4 	.word	0x000003d4
    4578:	000003d4 	.word	0x000003d4
    457c:	000003d4 	.word	0x000003d4
    4580:	000003d4 	.word	0x000003d4
    4584:	000003d4 	.word	0x000003d4
    4588:	000003d4 	.word	0x000003d4
    458c:	000003d4 	.word	0x000003d4
    4590:	000003d4 	.word	0x000003d4
    4594:	000003d4 	.word	0x000003d4
    4598:	000003d4 	.word	0x000003d4
    459c:	000003d4 	.word	0x000003d4
    45a0:	000003d4 	.word	0x000003d4
    45a4:	000003d4 	.word	0x000003d4
    45a8:	000003d4 	.word	0x000003d4
    45ac:	000003d4 	.word	0x000003d4
    45b0:	000003d4 	.word	0x000003d4
    45b4:	000003d4 	.word	0x000003d4
    45b8:	000003d4 	.word	0x000003d4
    45bc:	000003d4 	.word	0x000003d4
    45c0:	000003d4 	.word	0x000003d4
    45c4:	000003d4 	.word	0x000003d4
    45c8:	000003d4 	.word	0x000003d4
    45cc:	000003d4 	.word	0x000003d4
    45d0:	000003d4 	.word	0x000003d4
    45d4:	000003d4 	.word	0x000003d4
    45d8:	000003d4 	.word	0x000003d4
    45dc:	000003d4 	.word	0x000003d4
    45e0:	000003d4 	.word	0x000003d4
    45e4:	000003d4 	.word	0x000003d4
    45e8:	000003d4 	.word	0x000003d4
    45ec:	000003d4 	.word	0x000003d4
    45f0:	000003d4 	.word	0x000003d4
    45f4:	000003d4 	.word	0x000003d4
    45f8:	000003d4 	.word	0x000003d4
    45fc:	000003d4 	.word	0x000003d4
    4600:	000003d4 	.word	0x000003d4
    4604:	000003d4 	.word	0x000003d4
    4608:	000003d4 	.word	0x000003d4
    460c:	000003d4 	.word	0x000003d4
    4610:	000003d4 	.word	0x000003d4
    4614:	000003d4 	.word	0x000003d4
    4618:	000003d4 	.word	0x000003d4
    461c:	000003d4 	.word	0x000003d4
    4620:	000003d4 	.word	0x000003d4
    4624:	000003d4 	.word	0x000003d4
    4628:	000003d4 	.word	0x000003d4
    462c:	000003d4 	.word	0x000003d4
    4630:	000003d4 	.word	0x000003d4
    4634:	000003d4 	.word	0x000003d4
    4638:	000003d4 	.word	0x000003d4
    463c:	000003d4 	.word	0x000003d4
    4640:	000003d4 	.word	0x000003d4
    4644:	000003b0 	.word	0x000003b0
    4648:	000003b0 	.word	0x000003b0
    464c:	000003b8 	.word	0x000003b8
    4650:	000003b8 	.word	0x000003b8
    4654:	000003b8 	.word	0x000003b8
    4658:	000003b8 	.word	0x000003b8
    465c:	42000800 	.word	0x42000800
    4660:	42000c00 	.word	0x42000c00
    4664:	42001000 	.word	0x42001000
    4668:	42001400 	.word	0x42001400
    466c:	42001800 	.word	0x42001800
    4670:	42001c00 	.word	0x42001c00

00004674 <_tcc_apbcmasks>:
    4674:	00000100 00000200 00000400              ............

00004680 <_tcc_cc_nums>:
    4680:	00020204                                ....

00004684 <_tcc_gclk_ids>:
    4684:	001b1a1a                                ....

00004688 <_tcc_maxs>:
    4688:	00ffffff 00ffffff 0000ffff              ............

00004694 <_tcc_ow_nums>:
    4694:	00020408                                ....

00004698 <_tcc_intflag>:
    4698:	00000001 00000002 00000004 00000008     ................
    46a8:	00001000 00002000 00004000 00008000     ..... ...@......
    46b8:	00010000 00020000 00040000 00080000     ................

000046c8 <tcc_interrupt_vectors.12105>:
    46c8:	0011100f 6f6e6950 746c6120 00000d6f     ....Pino alto...
    46d8:	252c6425 64252c64 2c64252c 0a0d6425     %d,%d,%d,%d,%d..
    46e8:	00000000 00001c9e 00001c9a 00001c9a     ................
    46f8:	00001cfc 00001cfc 00001cb2 00001ca4     ................
    4708:	00001cb8 00001cea 00001d84 00001d64     ............d...
    4718:	00001d64 00001df0 00001d76 00001d92     d.......v.......
    4728:	00001d68 00001da0 00001de0 00002acc     h............*..
    4738:	00002a9c 00002aae 000029f0 00002aae     .*...*...)...*..
    4748:	00002a92 00002aae 000029f0 00002a9c     .*...*...)...*..
    4758:	00002a9c 00002a92 000029f0 000029f8     .*...*...)...)..
    4768:	000029f8 000029f8 00002ab4 00002a9c     .)...)...*...*..
    4778:	00002a9c 00002a70 00002b54 00002a70     .*..p*..T+..p*..
    4788:	00002a92 00002a70 00002b54 00002a9c     .*..p*..T+...*..
    4798:	00002a9c 00002a92 00002b54 000029f8     .*...*..T+...)..
    47a8:	000029f8 000029f8 00002b5e 00002e4c     .)...)..^+..L...
    47b8:	00002d9c 00002d9c 00002d9a 00002e3e     .-...-...-..>...
    47c8:	00002e3e 00002e34 00002d9a 00002e3e     >...4....-..>...
    47d8:	00002e34 00002e3e 00002d9a 00002e44     4...>....-..D...
    47e8:	00002e44 00002e44 00002ed4              D...D.......

000047f4 <_global_impure_ptr>:
    47f4:	20000008                                ... 

000047f8 <__sf_fake_stderr>:
	...

00004818 <__sf_fake_stdin>:
	...

00004838 <__sf_fake_stdout>:
	...
    4858:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    4868:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    4878:	31300046 35343332 39383736 64636261     F.0123456789abcd
    4888:	00006665                                ef..

0000488c <_init>:
    488c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    488e:	46c0      	nop			; (mov r8, r8)
    4890:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4892:	bc08      	pop	{r3}
    4894:	469e      	mov	lr, r3
    4896:	4770      	bx	lr

00004898 <__init_array_start>:
    4898:	000000dd 	.word	0x000000dd

0000489c <_fini>:
    489c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    489e:	46c0      	nop			; (mov r8, r8)
    48a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    48a2:	bc08      	pop	{r3}
    48a4:	469e      	mov	lr, r3
    48a6:	4770      	bx	lr

000048a8 <__fini_array_start>:
    48a8:	000000b5 	.word	0x000000b5
