/* Copyright Statement:
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws. The information contained herein is
 * confidential and proprietary to MediaTek Inc. and/or its licensors. Without
 * the prior written permission of MediaTek inc. and/or its licensors, any
 * reproduction, modification, use or disclosure of MediaTek Software, and
 * information contained herein, in whole or in part, shall be strictly
 * prohibited.
 *
 * MediaTek Inc. (C) 2010. All rights reserved.
 *
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
 * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER
 * ON AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL
 * WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR
 * NONINFRINGEMENT. NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH
 * RESPECT TO THE SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY,
 * INCORPORATED IN, OR SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES
 * TO LOOK ONLY TO SUCH THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO.
 * RECEIVER EXPRESSLY ACKNOWLEDGES THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO
 * OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES CONTAINED IN MEDIATEK
 * SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE
 * RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S
 * ENTIRE AND CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE
 * RELEASED HEREUNDER WILL BE, AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE
 * MEDIATEK SOFTWARE AT ISSUE, OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE
 * CHARGE PAID BY RECEIVER TO MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 * The following software/firmware and/or related documentation ("Media Tek
 * Software") have been modified by MediaTek Inc. All revisions are subject to
 * any receiver's applicable license agreements with MediaTek Inc.
 */

 #ifndef __EMI_REG_REGS_H__
#define __EMI_REG_REGS_H__

/* ----------------- Register Definitions ------------------- */
#define EMI_CONA					0x00000000
	#define EMI_CONA_DW32_EN			BIT(1)
	#define EMI_CONA_CHN_POS			GENMASK(3, 2)
	#define EMI_CONA_COL				GENMASK(5, 4)
	#define EMI_CONA_COL2ND				GENMASK(7, 6)
	#define EMI_CONA_CHN_EN				GENMASK(9, 8)
	#define EMI_CONA_CHN_LOC			GENMASK(11, 10)
	#define EMI_CONA_ROW				GENMASK(13, 12)
	#define EMI_CONA_ROW2ND				GENMASK(15, 14)
	#define EMI_CONA_DUAL_RANK_EN_CHN1		BIT(16)
	#define EMI_CONA_DUAL_RANK_EN			BIT(17)
	#define EMI_CONA_CHN1_COL			GENMASK(21, 20)
	#define EMI_CONA_CHN1_COL2ND			GENMASK(23, 22)
	#define EMI_CONA_ROW_EXT0			BIT(24)
	#define EMI_CONA_ROW2ND_EXT0			BIT(25)
	#define EMI_CONA_RANK_POS			BIT(27)
	#define EMI_CONA_CHN1_ROW			GENMASK(29, 28)
	#define EMI_CONA_CHN1_ROW2ND			GENMASK(31, 30)
#define EMI_CONB					0x00000008
	#define EMI_CONB_ONE				GENMASK(7, 0)
	#define EMI_CONB_TWO				GENMASK(15, 8)
	#define EMI_CONB_THREE				GENMASK(23, 16)
	#define EMI_CONB_FOUR				GENMASK(31, 24)
#define EMI_CONC					0x00000010
	#define EMI_CONC_FIVE				GENMASK(7, 0)
	#define EMI_CONC_SIX				GENMASK(15, 8)
	#define EMI_CONC_SEVEN				GENMASK(23, 16)
	#define EMI_CONC_EIGHT				GENMASK(31, 24)
#define EMI_COND					0x00000018
	#define EMI_COND_RFF_EMPTY_LOW			GENMASK(3, 0)
	#define EMI_COND_RFF_EMPTY_HIGH			GENMASK(7, 4)
	#define EMI_COND_WFF_EMPTY_LOW			GENMASK(11, 8)
	#define EMI_COND_WFF_EMPTY_HIGH			GENMASK(15, 12)
	#define EMI_COND_RFF_BUSY_LOW			GENMASK(19, 16)
	#define EMI_COND_RFF_BUSY_HIGH			GENMASK(23, 20)
	#define EMI_COND_WFF_BUSY_LOW			GENMASK(27, 24)
	#define EMI_COND_WFF_BUSY_HIGH			GENMASK(31, 28)
#define EMI_CONE					0x00000020
	#define EMI_CONE_RCMD_LO_THR			GENMASK(3, 1)
	#define EMI_CONE_RCMD_OO_THR			GENMASK(7, 4)
	#define EMI_CONE_AP_BUSY_THR			GENMASK(11, 8)
	#define EMI_CONE_AFF_GATED_DLY			GENMASK(14, 12)
	#define EMI_CONE_AFF_ASYNC_HALF_EN		BIT(15)
	#define EMI_CONE_AP_BUSY_RD_LAT			GENMASK(23, 16)
	#define EMI_CONE_AP_BUSY_WR_LAT			GENMASK(31, 24)
#define EMI_CONF					0x00000028
#define EMI_CONG					0x00000030
	#define EMI_CONG_TWO				GENMASK(7, 0)
	#define EMI_CONG_FOUR				GENMASK(15, 8)
	#define EMI_CONG_SIX				GENMASK(23, 16)
	#define EMI_CONG_EIGHT				GENMASK(31, 24)
#define EMI_CONH					0x00000038
	#define EMI_CONH_CHN1_ROW_EXT0			BIT(4)
	#define EMI_CONH_CHN1_ROW2ND_EXT0		BIT(5)
	#define EMI_CONH_CHNAB_RANK0_SIZE		GENMASK(19, 16)
	#define EMI_CONH_CHNAB_RANK1_SIZE		GENMASK(23, 20)
	#define EMI_CONH_CHNCD_RANK0_SIZE		GENMASK(27, 24)
	#define EMI_CONH_CHNCD_RANK1_SIZE		GENMASK(31, 28)
#define EMI_CONM					0x00000060
	#define EMI_CONM_PAGE_HIT_HIGH_PRIO_M0		BIT(0)
	#define EMI_CONM_PAGE_HIT_HIGH_PRIO_M1		BIT(1)
	#define EMI_CONM_PAGE_HIT_HIGH_PRIO_M2		BIT(2)
	#define EMI_CONM_PAGE_HIT_HIGH_PRIO_M3		BIT(3)
	#define EMI_CONM_PAGE_HIT_HIGH_PRIO_M4		BIT(4)
	#define EMI_CONM_PAGE_HIT_HIGH_PRIO_M5		BIT(5)
	#define EMI_CONM_PAGE_HIT_HIGH_PRIO_M6		BIT(6)
	#define EMI_CONM_PAGE_HIT_HIGH_PRIO_M7		BIT(7)
	#define EMI_CONM_AGE_SPEED			GENMASK(9, 8)
	#define EMI_CONM_EMI_ENABLE			BIT(10)
#define EMI_CONN					0x00000068
	#define EMI_CONN_CH0_AFF_SLEEP_PRO		BIT(4)
	#define EMI_CONN_CH1_AFF_SLEEP_PRO		BIT(5)
	#define EMI_CONN_CH2_AFF_SLEEP_PRO		BIT(6)
	#define EMI_CONN_CH3_AFF_SLEEP_PRO		BIT(7)
	#define EMI_CONN_RCF_CNDT_CMPRSR_ACT		BIT(20)
	#define EMI_CONN_CEN_BSEC_ACT			BIT(21)
#define EMI_MDCT					0x00000078
	#define EMI_MDCT_R_A_ULT_EN			BIT(0)
	#define EMI_MDCT_W_A_ULT_EN			BIT(1)
	#define EMI_MDCT_W_S_ULT_EN			BIT(3)
	#define EMI_MDCT_W_S_AGE_EN			BIT(5)
	#define EMI_MDCT_SBR_WRAP_MODE			BIT(15)
	#define EMI_MDCT_RD_ULTRA_RSV_NUM		GENMASK(18, 16)
	#define EMI_MDCT_WR_ULTRA_RSV_NUM		GENMASK(22, 20)
	#define EMI_MDCT_RD_AP_RSV_NUM			GENMASK(26, 24)
	#define EMI_MDCT_WR_AP_RSV_NUM			GENMASK(30, 28)
#define EMI_MDCT_2ND					0x0000007c
	#define EMI_MDCT_2ND_RD_HI_RSV_NUM		GENMASK(10, 8)
	#define EMI_MDCT_2ND_WR_HI_RSV_NUM		GENMASK(14, 12)
#define EMI_IOCL					0x000000d0
	#define EMI_IOCL_M0_RD_OUTSTANDING		GENMASK(3, 0)
	#define EMI_IOCL_M0_WR_OUTSTANDING		GENMASK(7, 4)
	#define EMI_IOCL_M1_RD_OUTSTANDING		GENMASK(11, 8)
	#define EMI_IOCL_M1_WR_OUTSTANDING		GENMASK(15, 12)
	#define EMI_IOCL_M2_RD_OUTSTANDING		GENMASK(19, 16)
	#define EMI_IOCL_M2_WR_OUTSTANDING		GENMASK(23, 20)
	#define EMI_IOCL_M3_RD_OUTSTANDING		GENMASK(27, 24)
	#define EMI_IOCL_M3_WR_OUTSTANDING		GENMASK(31, 28)
#define EMI_IOCL_2ND					0x000000d4
	#define EMI_IOCL_2ND_M0_RD_OUTSTANDING		GENMASK(3, 0)
	#define EMI_IOCL_2ND_M0_WR_OUTSTANDING		GENMASK(7, 4)
	#define EMI_IOCL_2ND_M1_RD_OUTSTANDING		GENMASK(11, 8)
	#define EMI_IOCL_2ND_M1_WR_OUTSTANDING		GENMASK(15, 12)
	#define EMI_IOCL_2ND_M2_RD_OUTSTANDING		GENMASK(19, 16)
	#define EMI_IOCL_2ND_M2_WR_OUTSTANDING		GENMASK(23, 20)
	#define EMI_IOCL_2ND_M3_RD_OUTSTANDING		GENMASK(27, 24)
	#define EMI_IOCL_2ND_M3_WR_OUTSTANDING		GENMASK(31, 28)
#define EMI_IOCM					0x000000d8
	#define EMI_IOCM_M4_RD_OUTSTANDING		GENMASK(3, 0)
	#define EMI_IOCM_M4_WR_OUTSTANDING		GENMASK(7, 4)
	#define EMI_IOCM_M5_RD_OUTSTANDING		GENMASK(11, 8)
	#define EMI_IOCM_M5_WR_OUTSTANDING		GENMASK(15, 12)
	#define EMI_IOCM_M6_RD_OUTSTANDING		GENMASK(19, 16)
	#define EMI_IOCM_M6_WR_OUTSTANDING		GENMASK(23, 20)
	#define EMI_IOCM_M7_RD_OUTSTANDING		GENMASK(27, 24)
	#define EMI_IOCM_M7_WR_OUTSTANDING		GENMASK(31, 28)
#define EMI_IOCM_2ND					0x000000dc
	#define EMI_IOCM_2ND_M4_RD_OUTSTANDING		GENMASK(3, 0)
	#define EMI_IOCM_2ND_M4_WR_OUTSTANDING		GENMASK(7, 4)
	#define EMI_IOCM_2ND_M5_RD_OUTSTANDING		GENMASK(11, 8)
	#define EMI_IOCM_2ND_M5_WR_OUTSTANDING		GENMASK(15, 12)
	#define EMI_IOCM_2ND_M6_RD_OUTSTANDING		GENMASK(19, 16)
	#define EMI_IOCM_2ND_M6_WR_OUTSTANDING		GENMASK(23, 20)
	#define EMI_IOCM_2ND_M7_RD_OUTSTANDING		GENMASK(27, 24)
	#define EMI_IOCM_2ND_M7_WR_OUTSTANDING		GENMASK(31, 28)
#define EMI_TESTB					0x000000e8
	#define EMI_TESTB_PREULTRA_PRO			BIT(0)
	#define EMI_TESTB_HALF_AGE_EN			BIT(4)
	#define EMI_TESTB_BYTE32_WRAP_EN		BIT(5)
#define EMI_ARBA					0x00000100
	#define EMI_ARBA_M0_BANDWIDTH			GENMASK(5, 0)
	#define EMI_ARBA_M0_ULTRA_DOM_BW		BIT(6)
	#define EMI_ARBA_M0_DOUBLE_HALF_BW		GENMASK(9, 8)
	#define EMI_ARBA_M0_BW_FILTER_LEN		GENMASK(11, 10)
	#define EMI_ARBA_M0_BW_FILTER_EN		BIT(12)
	#define EMI_ARBA_M0_PRE_ULTRA_DOM_BW		BIT(13)
	#define EMI_ARBA_M0_MODE			BIT(14)
	#define EMI_ARBA_M0_RD_LATENCY			GENMASK(23, 16)
	#define EMI_ARBA_M0_WR_LATENCY			GENMASK(31, 24)
#define EMI_ARBC					0x00000110
	#define EMI_ARBC_M2_BANDWIDTH			GENMASK(5, 0)
	#define EMI_ARBC_M2_ULTRA_DOM_BW		BIT(6)
	#define EMI_ARBC_M2_BW_FILTER_EN		BIT(12)
	#define EMI_ARBC_M2_PRE_ULTRA_DOM_BW		BIT(13)
	#define EMI_ARBC_M2_MODE			BIT(14)
	#define EMI_ARBC_M2_RD_LATENCY			GENMASK(23, 16)
	#define EMI_ARBC_M2_WR_LATENCY			GENMASK(31, 24)
#define EMI_ARBD					0x00000118
	#define EMI_ARBD_M3_BANDWIDTH			GENMASK(5, 0)
	#define EMI_ARBD_M3_ULTRA_DOM_BW		BIT(6)
	#define EMI_ARBD_M3_BW_FILTER_EN		BIT(12)
	#define EMI_ARBD_M3_PRE_ULTRA_DOM_BW		BIT(13)
	#define EMI_ARBD_M3_MODE			BIT(14)
	#define EMI_ARBD_M3_RD_LATENCY			GENMASK(23, 16)
	#define EMI_ARBD_M3_WR_LATENCY			GENMASK(31, 24)
#define EMI_ARBE					0x00000120
	#define EMI_ARBE_M4_BANDWIDTH			GENMASK(5, 0)
	#define EMI_ARBE_M4_ULTRA_DOM_BW		BIT(6)
	#define EMI_ARBE_M4_BW_FILTER_EN		BIT(12)
	#define EMI_ARBE_M4_PRE_ULTRA_DOM_BW		BIT(13)
	#define EMI_ARBE_M4_MODE			BIT(14)
	#define EMI_ARBE_M4_RD_LATENCY			GENMASK(23, 16)
	#define EMI_ARBE_M4_WD_LATENCY			GENMASK(31, 24)
#define EMI_ARBF					0x00000128
	#define EMI_ARBF_M5_BANDWIDTH			GENMASK(5, 0)
	#define EMI_ARBF_M5_ULTRA_DOM_BW		BIT(6)
	#define EMI_ARBF_M5_BW_FILTER_EN		BIT(12)
	#define EMI_ARBF_M5_PRE_ULTRA_DOM_BW		BIT(13)
	#define EMI_ARBF_M5_MODE			BIT(14)
	#define EMI_ARBF_M5_RD_LATENCY			GENMASK(23, 16)
	#define EMI_ARBF_M5_WR_LATENCY			GENMASK(31, 24)
#define EMI_ARBG					0x00000130
	#define EMI_ARBG_M6_BANDWIDTH			GENMASK(5, 0)
	#define EMI_ARBG_M6_ULTRA_DOM_BW		BIT(6)
	#define EMI_ARBG_M6_BW_FILTER_EN		BIT(12)
	#define EMI_ARBG_M6_PRE_ULTRA_DOM_BW		BIT(13)
	#define EMI_ARBG_M6_MODE			BIT(14)
	#define EMI_ARBG_M6_RD_LATENCY			GENMASK(23, 16)
	#define EMI_ARBG_M6_WR_LATENCY			GENMASK(31, 24)
#define EMI_ARBH					0x00000138
	#define EMI_ARBH_M7_BANDWIDTH			GENMASK(5, 0)
	#define EMI_ARBH_M7_ULTRA_DOM_BW		BIT(6)
	#define EMI_ARBH_M7_BW_FILTER_EN		BIT(12)
	#define EMI_ARBH_M7_PRE_ULTRA_DOM_BW		BIT(13)
	#define EMI_ARBH_M7_MODE			BIT(14)
	#define EMI_ARBH_M7_RD_LATENCY			GENMASK(23, 16)
	#define EMI_ARBH_M7_WR_LATENCY			GENMASK(31, 24)
#define EMI_ARBI					0x00000140
	#define EMI_ARBI_ULTRA				GENMASK(3, 0)
	#define EMI_ARBI_LIMIT				GENMASK(11, 8)
	#define EMI_ARBI_PCIE				GENMASK(15, 12)
#define EMI_SLCT					0x00000158
	#define EMI_SLCT_HI_PRIO_EN_M0			BIT(8)
	#define EMI_SLCT_HI_PRIO_EN_M1			BIT(9)
	#define EMI_SLCT_HI_PRIO_EN_M2			BIT(10)
	#define EMI_SLCT_HI_PRIO_EN_M3			BIT(11)
	#define EMI_SLCT_HI_PRIO_EN_M4			BIT(12)
	#define EMI_SLCT_HI_PRIO_EN_M5			BIT(13)
	#define EMI_SLCT_HI_PRIO_EN_M6			BIT(14)
	#define EMI_SLCT_HI_PRIO_EN_M7			BIT(15)
	#define EMI_SLCT_M0_LLAT_EN			BIT(16)
	#define EMI_SLCT_M1_LLAT_EN			BIT(17)
	#define EMI_SLCT_M2_LLAT_EN			BIT(18)
	#define EMI_SLCT_M3_LLAT_EN			BIT(19)
	#define EMI_SLCT_M4_LLAT_EN			BIT(20)
	#define EMI_SLCT_M5_LLAT_EN			BIT(21)
	#define EMI_SLCT_M6_LLAT_EN			BIT(22)
	#define EMI_SLCT_M7_LLAT_EN			BIT(23)
#define EMI_MPUD0_ST					0x00000160
	#define EMI_MPUD0_ST_D0_R0_VIO			BIT(0)
	#define EMI_MPUD0_ST_D0_R1_VIO			BIT(1)
	#define EMI_MPUD0_ST_D0_R2_VIO			BIT(2)
	#define EMI_MPUD0_ST_D0_R3_VIO			BIT(3)
	#define EMI_MPUD0_ST_D0_R4_VIO			BIT(4)
	#define EMI_MPUD0_ST_D0_R5_VIO			BIT(5)
	#define EMI_MPUD0_ST_D0_R6_VIO			BIT(6)
	#define EMI_MPUD0_ST_D0_R7_VIO			BIT(7)
	#define EMI_MPUD0_ST_D0_R8_VIO			BIT(8)
	#define EMI_MPUD0_ST_D0_R9_VIO			BIT(9)
	#define EMI_MPUD0_ST_D0_R10_VIO			BIT(10)
	#define EMI_MPUD0_ST_D0_R11_VIO			BIT(11)
	#define EMI_MPUD0_ST_D0_R12_VIO			BIT(12)
	#define EMI_MPUD0_ST_D0_R13_VIO			BIT(13)
	#define EMI_MPUD0_ST_D0_R14_VIO			BIT(14)
	#define EMI_MPUD0_ST_D0_R15_VIO			BIT(15)
	#define EMI_MPUD0_ST_D0_R16_VIO			BIT(16)
	#define EMI_MPUD0_ST_D0_R17_VIO			BIT(17)
	#define EMI_MPUD0_ST_D0_R18_VIO			BIT(18)
	#define EMI_MPUD0_ST_D0_R19_VIO			BIT(19)
	#define EMI_MPUD0_ST_D0_R20_VIO			BIT(20)
	#define EMI_MPUD0_ST_D0_R21_VIO			BIT(21)
	#define EMI_MPUD0_ST_D0_R22_VIO			BIT(22)
	#define EMI_MPUD0_ST_D0_R23_VIO			BIT(23)
	#define EMI_MPUD0_ST_D0_R24_VIO			BIT(24)
	#define EMI_MPUD0_ST_D0_R25_VIO			BIT(25)
	#define EMI_MPUD0_ST_D0_R26_VIO			BIT(26)
	#define EMI_MPUD0_ST_D0_R27_VIO			BIT(27)
	#define EMI_MPUD0_ST_D0_R28_VIO			BIT(28)
	#define EMI_MPUD0_ST_D0_R29_VIO			BIT(29)
	#define EMI_MPUD0_ST_D0_R30_VIO			BIT(30)
	#define EMI_MPUD0_ST_D0_R31_VIO			BIT(31)
#define EMI_MPUD1_ST					0x00000164
	#define EMI_MPUD1_ST_D1_R0_VIO			BIT(0)
	#define EMI_MPUD1_ST_D1_R1_VIO			BIT(1)
	#define EMI_MPUD1_ST_D1_R2_VIO			BIT(2)
	#define EMI_MPUD1_ST_D1_R3_VIO			BIT(3)
	#define EMI_MPUD1_ST_D1_R4_VIO			BIT(4)
	#define EMI_MPUD1_ST_D1_R5_VIO			BIT(5)
	#define EMI_MPUD1_ST_D1_R6_VIO			BIT(6)
	#define EMI_MPUD1_ST_D1_R7_VIO			BIT(7)
	#define EMI_MPUD1_ST_D1_R8_VIO			BIT(8)
	#define EMI_MPUD1_ST_D1_R9_VIO			BIT(9)
	#define EMI_MPUD1_ST_D1_R10_VIO			BIT(10)
	#define EMI_MPUD1_ST_D1_R11_VIO			BIT(11)
	#define EMI_MPUD1_ST_D1_R12_VIO			BIT(12)
	#define EMI_MPUD1_ST_D1_R13_VIO			BIT(13)
	#define EMI_MPUD1_ST_D1_R14_VIO			BIT(14)
	#define EMI_MPUD1_ST_D1_R15_VIO			BIT(15)
	#define EMI_MPUD1_ST_D1_R16_VIO			BIT(16)
	#define EMI_MPUD1_ST_D1_R17_VIO			BIT(17)
	#define EMI_MPUD1_ST_D1_R18_VIO			BIT(18)
	#define EMI_MPUD1_ST_D1_R19_VIO			BIT(19)
	#define EMI_MPUD1_ST_D1_R20_VIO			BIT(20)
	#define EMI_MPUD1_ST_D1_R21_VIO			BIT(21)
	#define EMI_MPUD1_ST_D1_R22_VIO			BIT(22)
	#define EMI_MPUD1_ST_D1_R23_VIO			BIT(23)
	#define EMI_MPUD1_ST_D1_R24_VIO			BIT(24)
	#define EMI_MPUD1_ST_D1_R25_VIO			BIT(25)
	#define EMI_MPUD1_ST_D1_R26_VIO			BIT(26)
	#define EMI_MPUD1_ST_D1_R27_VIO			BIT(27)
	#define EMI_MPUD1_ST_D1_R28_VIO			BIT(28)
	#define EMI_MPUD1_ST_D1_R29_VIO			BIT(29)
	#define EMI_MPUD1_ST_D1_R30_VIO			BIT(30)
	#define EMI_MPUD1_ST_D1_R31_VIO			BIT(31)
#define EMI_MPUD2_ST					0x00000168
	#define EMI_MPUD2_ST_D2_R0_VIO			BIT(0)
	#define EMI_MPUD2_ST_D2_R1_VIO			BIT(1)
	#define EMI_MPUD2_ST_D2_R2_VIO			BIT(2)
	#define EMI_MPUD2_ST_D2_R3_VIO			BIT(3)
	#define EMI_MPUD2_ST_D2_R4_VIO			BIT(4)
	#define EMI_MPUD2_ST_D2_R5_VIO			BIT(5)
	#define EMI_MPUD2_ST_D2_R6_VIO			BIT(6)
	#define EMI_MPUD2_ST_D2_R7_VIO			BIT(7)
	#define EMI_MPUD2_ST_D2_R8_VIO			BIT(8)
	#define EMI_MPUD2_ST_D2_R9_VIO			BIT(9)
	#define EMI_MPUD2_ST_D2_R10_VIO			BIT(10)
	#define EMI_MPUD2_ST_D2_R11_VIO			BIT(11)
	#define EMI_MPUD2_ST_D2_R12_VIO			BIT(12)
	#define EMI_MPUD2_ST_D2_R13_VIO			BIT(13)
	#define EMI_MPUD2_ST_D2_R14_VIO			BIT(14)
	#define EMI_MPUD2_ST_D2_R15_VIO			BIT(15)
	#define EMI_MPUD2_ST_D2_R16_VIO			BIT(16)
	#define EMI_MPUD2_ST_D2_R17_VIO			BIT(17)
	#define EMI_MPUD2_ST_D2_R18_VIO			BIT(18)
	#define EMI_MPUD2_ST_D2_R19_VIO			BIT(19)
	#define EMI_MPUD2_ST_D2_R20_VIO			BIT(20)
	#define EMI_MPUD2_ST_D2_R21_VIO			BIT(21)
	#define EMI_MPUD2_ST_D2_R22_VIO			BIT(22)
	#define EMI_MPUD2_ST_D2_R23_VIO			BIT(23)
	#define EMI_MPUD2_ST_D2_R24_VIO			BIT(24)
	#define EMI_MPUD2_ST_D2_R25_VIO			BIT(25)
	#define EMI_MPUD2_ST_D2_R26_VIO			BIT(26)
	#define EMI_MPUD2_ST_D2_R27_VIO			BIT(27)
	#define EMI_MPUD2_ST_D2_R28_VIO			BIT(28)
	#define EMI_MPUD2_ST_D2_R29_VIO			BIT(29)
	#define EMI_MPUD2_ST_D2_R30_VIO			BIT(30)
	#define EMI_MPUD2_ST_D2_R31_VIO			BIT(31)
#define EMI_MPUD3_ST					0x0000016c
	#define EMI_MPUD3_ST_D3_R0_VIO			BIT(0)
	#define EMI_MPUD3_ST_D3_R1_VIO			BIT(1)
	#define EMI_MPUD3_ST_D3_R2_VIO			BIT(2)
	#define EMI_MPUD3_ST_D3_R3_VIO			BIT(3)
	#define EMI_MPUD3_ST_D3_R4_VIO			BIT(4)
	#define EMI_MPUD3_ST_D3_R5_VIO			BIT(5)
	#define EMI_MPUD3_ST_D3_R6_VIO			BIT(6)
	#define EMI_MPUD3_ST_D3_R7_VIO			BIT(7)
	#define EMI_MPUD3_ST_D3_R8_VIO			BIT(8)
	#define EMI_MPUD3_ST_D3_R9_VIO			BIT(9)
	#define EMI_MPUD3_ST_D3_R10_VIO			BIT(10)
	#define EMI_MPUD3_ST_D3_R11_VIO			BIT(11)
	#define EMI_MPUD3_ST_D3_R12_VIO			BIT(12)
	#define EMI_MPUD3_ST_D3_R13_VIO			BIT(13)
	#define EMI_MPUD3_ST_D3_R14_VIO			BIT(14)
	#define EMI_MPUD3_ST_D3_R15_VIO			BIT(15)
	#define EMI_MPUD3_ST_D3_R16_VIO			BIT(16)
	#define EMI_MPUD3_ST_D3_R17_VIO			BIT(17)
	#define EMI_MPUD3_ST_D3_R18_VIO			BIT(18)
	#define EMI_MPUD3_ST_D3_R19_VIO			BIT(19)
	#define EMI_MPUD3_ST_D3_R20_VIO			BIT(20)
	#define EMI_MPUD3_ST_D3_R21_VIO			BIT(21)
	#define EMI_MPUD3_ST_D3_R22_VIO			BIT(22)
	#define EMI_MPUD3_ST_D3_R23_VIO			BIT(23)
	#define EMI_MPUD3_ST_D3_R24_VIO			BIT(24)
	#define EMI_MPUD3_ST_D3_R25_VIO			BIT(25)
	#define EMI_MPUD3_ST_D3_R26_VIO			BIT(26)
	#define EMI_MPUD3_ST_D3_R27_VIO			BIT(27)
	#define EMI_MPUD3_ST_D3_R28_VIO			BIT(28)
	#define EMI_MPUD3_ST_D3_R29_VIO			BIT(29)
	#define EMI_MPUD3_ST_D3_R30_VIO			BIT(30)
	#define EMI_MPUD3_ST_D3_R31_VIO			BIT(31)
#define EMI_MPUD4_ST					0x00000170
	#define EMI_MPUD4_ST_D4_R0_VIO			BIT(0)
	#define EMI_MPUD4_ST_D4_R1_VIO			BIT(1)
	#define EMI_MPUD4_ST_D4_R2_VIO			BIT(2)
	#define EMI_MPUD4_ST_D4_R3_VIO			BIT(3)
	#define EMI_MPUD4_ST_D4_R4_VIO			BIT(4)
	#define EMI_MPUD4_ST_D4_R5_VIO			BIT(5)
	#define EMI_MPUD4_ST_D4_R6_VIO			BIT(6)
	#define EMI_MPUD4_ST_D4_R7_VIO			BIT(7)
	#define EMI_MPUD4_ST_D4_R8_VIO			BIT(8)
	#define EMI_MPUD4_ST_D4_R9_VIO			BIT(9)
	#define EMI_MPUD4_ST_D4_R10_VIO			BIT(10)
	#define EMI_MPUD4_ST_D4_R11_VIO			BIT(11)
	#define EMI_MPUD4_ST_D4_R12_VIO			BIT(12)
	#define EMI_MPUD4_ST_D4_R13_VIO			BIT(13)
	#define EMI_MPUD4_ST_D4_R14_VIO			BIT(14)
	#define EMI_MPUD4_ST_D4_R15_VIO			BIT(15)
	#define EMI_MPUD4_ST_D4_R16_VIO			BIT(16)
	#define EMI_MPUD4_ST_D4_R17_VIO			BIT(17)
	#define EMI_MPUD4_ST_D4_R18_VIO			BIT(18)
	#define EMI_MPUD4_ST_D4_R19_VIO			BIT(19)
	#define EMI_MPUD4_ST_D4_R20_VIO			BIT(20)
	#define EMI_MPUD4_ST_D4_R21_VIO			BIT(21)
	#define EMI_MPUD4_ST_D4_R22_VIO			BIT(22)
	#define EMI_MPUD4_ST_D4_R23_VIO			BIT(23)
	#define EMI_MPUD4_ST_D4_R24_VIO			BIT(24)
	#define EMI_MPUD4_ST_D4_R25_VIO			BIT(25)
	#define EMI_MPUD4_ST_D4_R26_VIO			BIT(26)
	#define EMI_MPUD4_ST_D4_R27_VIO			BIT(27)
	#define EMI_MPUD4_ST_D4_R28_VIO			BIT(28)
	#define EMI_MPUD4_ST_D4_R29_VIO			BIT(29)
	#define EMI_MPUD4_ST_D4_R30_VIO			BIT(30)
	#define EMI_MPUD4_ST_D4_R31_VIO			BIT(31)
#define EMI_MPUD5_ST					0x00000174
	#define EMI_MPUD5_ST_D5_R0_VIO			BIT(0)
	#define EMI_MPUD5_ST_D5_R1_VIO			BIT(1)
	#define EMI_MPUD5_ST_D5_R2_VIO			BIT(2)
	#define EMI_MPUD5_ST_D5_R3_VIO			BIT(3)
	#define EMI_MPUD5_ST_D5_R4_VIO			BIT(4)
	#define EMI_MPUD5_ST_D5_R5_VIO			BIT(5)
	#define EMI_MPUD5_ST_D5_R6_VIO			BIT(6)
	#define EMI_MPUD5_ST_D5_R7_VIO			BIT(7)
	#define EMI_MPUD5_ST_D5_R8_VIO			BIT(8)
	#define EMI_MPUD5_ST_D5_R9_VIO			BIT(9)
	#define EMI_MPUD5_ST_D5_R10_VIO			BIT(10)
	#define EMI_MPUD5_ST_D5_R11_VIO			BIT(11)
	#define EMI_MPUD5_ST_D5_R12_VIO			BIT(12)
	#define EMI_MPUD5_ST_D5_R13_VIO			BIT(13)
	#define EMI_MPUD5_ST_D5_R14_VIO			BIT(14)
	#define EMI_MPUD5_ST_D5_R15_VIO			BIT(15)
	#define EMI_MPUD5_ST_D5_R16_VIO			BIT(16)
	#define EMI_MPUD5_ST_D5_R17_VIO			BIT(17)
	#define EMI_MPUD5_ST_D5_R18_VIO			BIT(18)
	#define EMI_MPUD5_ST_D5_R19_VIO			BIT(19)
	#define EMI_MPUD5_ST_D5_R20_VIO			BIT(20)
	#define EMI_MPUD5_ST_D5_R21_VIO			BIT(21)
	#define EMI_MPUD5_ST_D5_R22_VIO			BIT(22)
	#define EMI_MPUD5_ST_D5_R23_VIO			BIT(23)
	#define EMI_MPUD5_ST_D5_R24_VIO			BIT(24)
	#define EMI_MPUD5_ST_D5_R25_VIO			BIT(25)
	#define EMI_MPUD5_ST_D5_R26_VIO			BIT(26)
	#define EMI_MPUD5_ST_D5_R27_VIO			BIT(27)
	#define EMI_MPUD5_ST_D5_R28_VIO			BIT(28)
	#define EMI_MPUD5_ST_D5_R29_VIO			BIT(29)
	#define EMI_MPUD5_ST_D5_R30_VIO			BIT(30)
	#define EMI_MPUD5_ST_D5_R31_VIO			BIT(31)
#define EMI_MPUD6_ST					0x00000178
	#define EMI_MPUD6_ST_D6_R0_VIO			BIT(0)
	#define EMI_MPUD6_ST_D6_R1_VIO			BIT(1)
	#define EMI_MPUD6_ST_D6_R2_VIO			BIT(2)
	#define EMI_MPUD6_ST_D6_R3_VIO			BIT(3)
	#define EMI_MPUD6_ST_D6_R4_VIO			BIT(4)
	#define EMI_MPUD6_ST_D6_R5_VIO			BIT(5)
	#define EMI_MPUD6_ST_D6_R6_VIO			BIT(6)
	#define EMI_MPUD6_ST_D6_R7_VIO			BIT(7)
	#define EMI_MPUD6_ST_D6_R8_VIO			BIT(8)
	#define EMI_MPUD6_ST_D6_R9_VIO			BIT(9)
	#define EMI_MPUD6_ST_D6_R10_VIO			BIT(10)
	#define EMI_MPUD6_ST_D6_R11_VIO			BIT(11)
	#define EMI_MPUD6_ST_D6_R12_VIO			BIT(12)
	#define EMI_MPUD6_ST_D6_R13_VIO			BIT(13)
	#define EMI_MPUD6_ST_D6_R14_VIO			BIT(14)
	#define EMI_MPUD6_ST_D6_R15_VIO			BIT(15)
	#define EMI_MPUD6_ST_D6_R16_VIO			BIT(16)
	#define EMI_MPUD6_ST_D6_R17_VIO			BIT(17)
	#define EMI_MPUD6_ST_D6_R18_VIO			BIT(18)
	#define EMI_MPUD6_ST_D6_R19_VIO			BIT(19)
	#define EMI_MPUD6_ST_D6_R20_VIO			BIT(20)
	#define EMI_MPUD6_ST_D6_R21_VIO			BIT(21)
	#define EMI_MPUD6_ST_D6_R22_VIO			BIT(22)
	#define EMI_MPUD6_ST_D6_R23_VIO			BIT(23)
	#define EMI_MPUD6_ST_D6_R24_VIO			BIT(24)
	#define EMI_MPUD6_ST_D6_R25_VIO			BIT(25)
	#define EMI_MPUD6_ST_D6_R26_VIO			BIT(26)
	#define EMI_MPUD6_ST_D6_R27_VIO			BIT(27)
	#define EMI_MPUD6_ST_D6_R28_VIO			BIT(28)
	#define EMI_MPUD6_ST_D6_R29_VIO			BIT(29)
	#define EMI_MPUD6_ST_D6_R30_VIO			BIT(30)
	#define EMI_MPUD6_ST_D6_R31_VIO			BIT(31)
#define EMI_MPUD7_ST					0x0000017c
	#define EMI_MPUD7_ST_D7_R0_VIO			BIT(0)
	#define EMI_MPUD7_ST_D7_R1_VIO			BIT(1)
	#define EMI_MPUD7_ST_D7_R2_VIO			BIT(2)
	#define EMI_MPUD7_ST_D7_R3_VIO			BIT(3)
	#define EMI_MPUD7_ST_D7_R4_VIO			BIT(4)
	#define EMI_MPUD7_ST_D7_R5_VIO			BIT(5)
	#define EMI_MPUD7_ST_D7_R6_VIO			BIT(6)
	#define EMI_MPUD7_ST_D7_R7_VIO			BIT(7)
	#define EMI_MPUD7_ST_D7_R8_VIO			BIT(8)
	#define EMI_MPUD7_ST_D7_R9_VIO			BIT(9)
	#define EMI_MPUD7_ST_D7_R10_VIO			BIT(10)
	#define EMI_MPUD7_ST_D7_R11_VIO			BIT(11)
	#define EMI_MPUD7_ST_D7_R12_VIO			BIT(12)
	#define EMI_MPUD7_ST_D7_R13_VIO			BIT(13)
	#define EMI_MPUD7_ST_D7_R14_VIO			BIT(14)
	#define EMI_MPUD7_ST_D7_R15_VIO			BIT(15)
	#define EMI_MPUD7_ST_D7_R16_VIO			BIT(16)
	#define EMI_MPUD7_ST_D7_R17_VIO			BIT(17)
	#define EMI_MPUD7_ST_D7_R18_VIO			BIT(18)
	#define EMI_MPUD7_ST_D7_R19_VIO			BIT(19)
	#define EMI_MPUD7_ST_D7_R20_VIO			BIT(20)
	#define EMI_MPUD7_ST_D7_R21_VIO			BIT(21)
	#define EMI_MPUD7_ST_D7_R22_VIO			BIT(22)
	#define EMI_MPUD7_ST_D7_R23_VIO			BIT(23)
	#define EMI_MPUD7_ST_D7_R24_VIO			BIT(24)
	#define EMI_MPUD7_ST_D7_R25_VIO			BIT(25)
	#define EMI_MPUD7_ST_D7_R26_VIO			BIT(26)
	#define EMI_MPUD7_ST_D7_R27_VIO			BIT(27)
	#define EMI_MPUD7_ST_D7_R28_VIO			BIT(28)
	#define EMI_MPUD7_ST_D7_R29_VIO			BIT(29)
	#define EMI_MPUD7_ST_D7_R30_VIO			BIT(30)
	#define EMI_MPUD7_ST_D7_R31_VIO			BIT(31)
#define EMI_MPUD8_ST					0x00000180
	#define EMI_MPUD8_ST_D8_R0_VIO			BIT(0)
	#define EMI_MPUD8_ST_D8_R1_VIO			BIT(1)
	#define EMI_MPUD8_ST_D8_R2_VIO			BIT(2)
	#define EMI_MPUD8_ST_D8_R3_VIO			BIT(3)
	#define EMI_MPUD8_ST_D8_R4_VIO			BIT(4)
	#define EMI_MPUD8_ST_D8_R5_VIO			BIT(5)
	#define EMI_MPUD8_ST_D8_R6_VIO			BIT(6)
	#define EMI_MPUD8_ST_D8_R7_VIO			BIT(7)
	#define EMI_MPUD8_ST_D8_R8_VIO			BIT(8)
	#define EMI_MPUD8_ST_D8_R9_VIO			BIT(9)
	#define EMI_MPUD8_ST_D8_R10_VIO			BIT(10)
	#define EMI_MPUD8_ST_D8_R11_VIO			BIT(11)
	#define EMI_MPUD8_ST_D8_R12_VIO			BIT(12)
	#define EMI_MPUD8_ST_D8_R13_VIO			BIT(13)
	#define EMI_MPUD8_ST_D8_R14_VIO			BIT(14)
	#define EMI_MPUD8_ST_D8_R15_VIO			BIT(15)
	#define EMI_MPUD8_ST_D8_R16_VIO			BIT(16)
	#define EMI_MPUD8_ST_D8_R17_VIO			BIT(17)
	#define EMI_MPUD8_ST_D8_R18_VIO			BIT(18)
	#define EMI_MPUD8_ST_D8_R19_VIO			BIT(19)
	#define EMI_MPUD8_ST_D8_R20_VIO			BIT(20)
	#define EMI_MPUD8_ST_D8_R21_VIO			BIT(21)
	#define EMI_MPUD8_ST_D8_R22_VIO			BIT(22)
	#define EMI_MPUD8_ST_D8_R23_VIO			BIT(23)
	#define EMI_MPUD8_ST_D8_R24_VIO			BIT(24)
	#define EMI_MPUD8_ST_D8_R25_VIO			BIT(25)
	#define EMI_MPUD8_ST_D8_R26_VIO			BIT(26)
	#define EMI_MPUD8_ST_D8_R27_VIO			BIT(27)
	#define EMI_MPUD8_ST_D8_R28_VIO			BIT(28)
	#define EMI_MPUD8_ST_D8_R29_VIO			BIT(29)
	#define EMI_MPUD8_ST_D8_R30_VIO			BIT(30)
	#define EMI_MPUD8_ST_D8_R31_VIO			BIT(31)
#define EMI_MPUD9_ST					0x00000184
	#define EMI_MPUD9_ST_D9_R0_VIO			BIT(0)
	#define EMI_MPUD9_ST_D9_R1_VIO			BIT(1)
	#define EMI_MPUD9_ST_D9_R2_VIO			BIT(2)
	#define EMI_MPUD9_ST_D9_R3_VIO			BIT(3)
	#define EMI_MPUD9_ST_D9_R4_VIO			BIT(4)
	#define EMI_MPUD9_ST_D9_R5_VIO			BIT(5)
	#define EMI_MPUD9_ST_D9_R6_VIO			BIT(6)
	#define EMI_MPUD9_ST_D9_R7_VIO			BIT(7)
	#define EMI_MPUD9_ST_D9_R8_VIO			BIT(8)
	#define EMI_MPUD9_ST_D9_R9_VIO			BIT(9)
	#define EMI_MPUD9_ST_D9_R10_VIO			BIT(10)
	#define EMI_MPUD9_ST_D9_R11_VIO			BIT(11)
	#define EMI_MPUD9_ST_D9_R12_VIO			BIT(12)
	#define EMI_MPUD9_ST_D9_R13_VIO			BIT(13)
	#define EMI_MPUD9_ST_D9_R14_VIO			BIT(14)
	#define EMI_MPUD9_ST_D9_R15_VIO			BIT(15)
	#define EMI_MPUD9_ST_D9_R16_VIO			BIT(16)
	#define EMI_MPUD9_ST_D9_R17_VIO			BIT(17)
	#define EMI_MPUD9_ST_D9_R18_VIO			BIT(18)
	#define EMI_MPUD9_ST_D9_R19_VIO			BIT(19)
	#define EMI_MPUD9_ST_D9_R20_VIO			BIT(20)
	#define EMI_MPUD9_ST_D9_R21_VIO			BIT(21)
	#define EMI_MPUD9_ST_D9_R22_VIO			BIT(22)
	#define EMI_MPUD9_ST_D9_R23_VIO			BIT(23)
	#define EMI_MPUD9_ST_D9_R24_VIO			BIT(24)
	#define EMI_MPUD9_ST_D9_R25_VIO			BIT(25)
	#define EMI_MPUD9_ST_D9_R26_VIO			BIT(26)
	#define EMI_MPUD9_ST_D9_R27_VIO			BIT(27)
	#define EMI_MPUD9_ST_D9_R28_VIO			BIT(28)
	#define EMI_MPUD9_ST_D9_R29_VIO			BIT(29)
	#define EMI_MPUD9_ST_D9_R30_VIO			BIT(30)
	#define EMI_MPUD9_ST_D9_R31_VIO			BIT(31)
#define EMI_MPUD10_ST					0x00000188
	#define EMI_MPUD10_ST_D10_R0_VIO		BIT(0)
	#define EMI_MPUD10_ST_D10_R1_VIO		BIT(1)
	#define EMI_MPUD10_ST_D10_R2_VIO		BIT(2)
	#define EMI_MPUD10_ST_D10_R3_VIO		BIT(3)
	#define EMI_MPUD10_ST_D10_R4_VIO		BIT(4)
	#define EMI_MPUD10_ST_D10_R5_VIO		BIT(5)
	#define EMI_MPUD10_ST_D10_R6_VIO		BIT(6)
	#define EMI_MPUD10_ST_D10_R7_VIO		BIT(7)
	#define EMI_MPUD10_ST_D10_R8_VIO		BIT(8)
	#define EMI_MPUD10_ST_D10_R9_VIO		BIT(9)
	#define EMI_MPUD10_ST_D10_R10_VIO		BIT(10)
	#define EMI_MPUD10_ST_D10_R11_VIO		BIT(11)
	#define EMI_MPUD10_ST_D10_R12_VIO		BIT(12)
	#define EMI_MPUD10_ST_D10_R13_VIO		BIT(13)
	#define EMI_MPUD10_ST_D10_R14_VIO		BIT(14)
	#define EMI_MPUD10_ST_D10_R15_VIO		BIT(15)
	#define EMI_MPUD10_ST_D10_R16_VIO		BIT(16)
	#define EMI_MPUD10_ST_D10_R17_VIO		BIT(17)
	#define EMI_MPUD10_ST_D10_R18_VIO		BIT(18)
	#define EMI_MPUD10_ST_D10_R19_VIO		BIT(19)
	#define EMI_MPUD10_ST_D10_R20_VIO		BIT(20)
	#define EMI_MPUD10_ST_D10_R21_VIO		BIT(21)
	#define EMI_MPUD10_ST_D10_R22_VIO		BIT(22)
	#define EMI_MPUD10_ST_D10_R23_VIO		BIT(23)
	#define EMI_MPUD10_ST_D10_R24_VIO		BIT(24)
	#define EMI_MPUD10_ST_D10_R25_VIO		BIT(25)
	#define EMI_MPUD10_ST_D10_R26_VIO		BIT(26)
	#define EMI_MPUD10_ST_D10_R27_VIO		BIT(27)
	#define EMI_MPUD10_ST_D10_R28_VIO		BIT(28)
	#define EMI_MPUD10_ST_D10_R29_VIO		BIT(29)
	#define EMI_MPUD10_ST_D10_R30_VIO		BIT(30)
	#define EMI_MPUD10_ST_D10_R31_VIO		BIT(31)
#define EMI_MPUD11_ST					0x0000018c
	#define EMI_MPUD11_ST_D11_R0_VIO		BIT(0)
	#define EMI_MPUD11_ST_D11_R1_VIO		BIT(1)
	#define EMI_MPUD11_ST_D11_R2_VIO		BIT(2)
	#define EMI_MPUD11_ST_D11_R3_VIO		BIT(3)
	#define EMI_MPUD11_ST_D11_R4_VIO		BIT(4)
	#define EMI_MPUD11_ST_D11_R5_VIO		BIT(5)
	#define EMI_MPUD11_ST_D11_R6_VIO		BIT(6)
	#define EMI_MPUD11_ST_D11_R7_VIO		BIT(7)
	#define EMI_MPUD11_ST_D11_R8_VIO		BIT(8)
	#define EMI_MPUD11_ST_D11_R9_VIO		BIT(9)
	#define EMI_MPUD11_ST_D11_R10_VIO		BIT(10)
	#define EMI_MPUD11_ST_D11_R11_VIO		BIT(11)
	#define EMI_MPUD11_ST_D11_R12_VIO		BIT(12)
	#define EMI_MPUD11_ST_D11_R13_VIO		BIT(13)
	#define EMI_MPUD11_ST_D11_R14_VIO		BIT(14)
	#define EMI_MPUD11_ST_D11_R15_VIO		BIT(15)
	#define EMI_MPUD11_ST_D11_R16_VIO		BIT(16)
	#define EMI_MPUD11_ST_D11_R17_VIO		BIT(17)
	#define EMI_MPUD11_ST_D11_R18_VIO		BIT(18)
	#define EMI_MPUD11_ST_D11_R19_VIO		BIT(19)
	#define EMI_MPUD11_ST_D11_R20_VIO		BIT(20)
	#define EMI_MPUD11_ST_D11_R21_VIO		BIT(21)
	#define EMI_MPUD11_ST_D11_R22_VIO		BIT(22)
	#define EMI_MPUD11_ST_D11_R23_VIO		BIT(23)
	#define EMI_MPUD11_ST_D11_R24_VIO		BIT(24)
	#define EMI_MPUD11_ST_D11_R25_VIO		BIT(25)
	#define EMI_MPUD11_ST_D11_R26_VIO		BIT(26)
	#define EMI_MPUD11_ST_D11_R27_VIO		BIT(27)
	#define EMI_MPUD11_ST_D11_R28_VIO		BIT(28)
	#define EMI_MPUD11_ST_D11_R29_VIO		BIT(29)
	#define EMI_MPUD11_ST_D11_R30_VIO		BIT(30)
	#define EMI_MPUD11_ST_D11_R31_VIO		BIT(31)
#define EMI_MPUD12_ST					0x00000190
	#define EMI_MPUD12_ST_D12_R0_VIO		BIT(0)
	#define EMI_MPUD12_ST_D12_R1_VIO		BIT(1)
	#define EMI_MPUD12_ST_D12_R2_VIO		BIT(2)
	#define EMI_MPUD12_ST_D12_R3_VIO		BIT(3)
	#define EMI_MPUD12_ST_D12_R4_VIO		BIT(4)
	#define EMI_MPUD12_ST_D12_R5_VIO		BIT(5)
	#define EMI_MPUD12_ST_D12_R6_VIO		BIT(6)
	#define EMI_MPUD12_ST_D12_R7_VIO		BIT(7)
	#define EMI_MPUD12_ST_D12_R8_VIO		BIT(8)
	#define EMI_MPUD12_ST_D12_R9_VIO		BIT(9)
	#define EMI_MPUD12_ST_D12_R10_VIO		BIT(10)
	#define EMI_MPUD12_ST_D12_R11_VIO		BIT(11)
	#define EMI_MPUD12_ST_D12_R12_VIO		BIT(12)
	#define EMI_MPUD12_ST_D12_R13_VIO		BIT(13)
	#define EMI_MPUD12_ST_D12_R14_VIO		BIT(14)
	#define EMI_MPUD12_ST_D12_R15_VIO		BIT(15)
	#define EMI_MPUD12_ST_D12_R16_VIO		BIT(16)
	#define EMI_MPUD12_ST_D12_R17_VIO		BIT(17)
	#define EMI_MPUD12_ST_D12_R18_VIO		BIT(18)
	#define EMI_MPUD12_ST_D12_R19_VIO		BIT(19)
	#define EMI_MPUD12_ST_D12_R20_VIO		BIT(20)
	#define EMI_MPUD12_ST_D12_R21_VIO		BIT(21)
	#define EMI_MPUD12_ST_D12_R22_VIO		BIT(22)
	#define EMI_MPUD12_ST_D12_R23_VIO		BIT(23)
	#define EMI_MPUD12_ST_D12_R24_VIO		BIT(24)
	#define EMI_MPUD12_ST_D12_R25_VIO		BIT(25)
	#define EMI_MPUD12_ST_D12_R26_VIO		BIT(26)
	#define EMI_MPUD12_ST_D12_R27_VIO		BIT(27)
	#define EMI_MPUD12_ST_D12_R28_VIO		BIT(28)
	#define EMI_MPUD12_ST_D12_R29_VIO		BIT(29)
	#define EMI_MPUD12_ST_D12_R30_VIO		BIT(30)
	#define EMI_MPUD12_ST_D12_R31_VIO		BIT(31)
#define EMI_MPUD13_ST					0x00000194
	#define EMI_MPUD13_ST_D13_R0_VIO		BIT(0)
	#define EMI_MPUD13_ST_D13_R1_VIO		BIT(1)
	#define EMI_MPUD13_ST_D13_R2_VIO		BIT(2)
	#define EMI_MPUD13_ST_D13_R3_VIO		BIT(3)
	#define EMI_MPUD13_ST_D13_R4_VIO		BIT(4)
	#define EMI_MPUD13_ST_D13_R5_VIO		BIT(5)
	#define EMI_MPUD13_ST_D13_R6_VIO		BIT(6)
	#define EMI_MPUD13_ST_D13_R7_VIO		BIT(7)
	#define EMI_MPUD13_ST_D13_R8_VIO		BIT(8)
	#define EMI_MPUD13_ST_D13_R9_VIO		BIT(9)
	#define EMI_MPUD13_ST_D13_R10_VIO		BIT(10)
	#define EMI_MPUD13_ST_D13_R11_VIO		BIT(11)
	#define EMI_MPUD13_ST_D13_R12_VIO		BIT(12)
	#define EMI_MPUD13_ST_D13_R13_VIO		BIT(13)
	#define EMI_MPUD13_ST_D13_R14_VIO		BIT(14)
	#define EMI_MPUD13_ST_D13_R15_VIO		BIT(15)
	#define EMI_MPUD13_ST_D13_R16_VIO		BIT(16)
	#define EMI_MPUD13_ST_D13_R17_VIO		BIT(17)
	#define EMI_MPUD13_ST_D13_R18_VIO		BIT(18)
	#define EMI_MPUD13_ST_D13_R19_VIO		BIT(19)
	#define EMI_MPUD13_ST_D13_R20_VIO		BIT(20)
	#define EMI_MPUD13_ST_D13_R21_VIO		BIT(21)
	#define EMI_MPUD13_ST_D13_R22_VIO		BIT(22)
	#define EMI_MPUD13_ST_D13_R23_VIO		BIT(23)
	#define EMI_MPUD13_ST_D13_R24_VIO		BIT(24)
	#define EMI_MPUD13_ST_D13_R25_VIO		BIT(25)
	#define EMI_MPUD13_ST_D13_R26_VIO		BIT(26)
	#define EMI_MPUD13_ST_D13_R27_VIO		BIT(27)
	#define EMI_MPUD13_ST_D13_R28_VIO		BIT(28)
	#define EMI_MPUD13_ST_D13_R29_VIO		BIT(29)
	#define EMI_MPUD13_ST_D13_R30_VIO		BIT(30)
	#define EMI_MPUD13_ST_D13_R31_VIO		BIT(31)
#define EMI_MPUD14_ST					0x00000198
	#define EMI_MPUD14_ST_D14_R0_VIO		BIT(0)
	#define EMI_MPUD14_ST_D14_R1_VIO		BIT(1)
	#define EMI_MPUD14_ST_D14_R2_VIO		BIT(2)
	#define EMI_MPUD14_ST_D14_R3_VIO		BIT(3)
	#define EMI_MPUD14_ST_D14_R4_VIO		BIT(4)
	#define EMI_MPUD14_ST_D14_R5_VIO		BIT(5)
	#define EMI_MPUD14_ST_D14_R6_VIO		BIT(6)
	#define EMI_MPUD14_ST_D14_R7_VIO		BIT(7)
	#define EMI_MPUD14_ST_D14_R8_VIO		BIT(8)
	#define EMI_MPUD14_ST_D14_R9_VIO		BIT(9)
	#define EMI_MPUD14_ST_D14_R10_VIO		BIT(10)
	#define EMI_MPUD14_ST_D14_R11_VIO		BIT(11)
	#define EMI_MPUD14_ST_D14_R12_VIO		BIT(12)
	#define EMI_MPUD14_ST_D14_R13_VIO		BIT(13)
	#define EMI_MPUD14_ST_D14_R14_VIO		BIT(14)
	#define EMI_MPUD14_ST_D14_R15_VIO		BIT(15)
	#define EMI_MPUD14_ST_D14_R16_VIO		BIT(16)
	#define EMI_MPUD14_ST_D14_R17_VIO		BIT(17)
	#define EMI_MPUD14_ST_D14_R18_VIO		BIT(18)
	#define EMI_MPUD14_ST_D14_R19_VIO		BIT(19)
	#define EMI_MPUD14_ST_D14_R20_VIO		BIT(20)
	#define EMI_MPUD14_ST_D14_R21_VIO		BIT(21)
	#define EMI_MPUD14_ST_D14_R22_VIO		BIT(22)
	#define EMI_MPUD14_ST_D14_R23_VIO		BIT(23)
	#define EMI_MPUD14_ST_D14_R24_VIO		BIT(24)
	#define EMI_MPUD14_ST_D14_R25_VIO		BIT(25)
	#define EMI_MPUD14_ST_D14_R26_VIO		BIT(26)
	#define EMI_MPUD14_ST_D14_R27_VIO		BIT(27)
	#define EMI_MPUD14_ST_D14_R28_VIO		BIT(28)
	#define EMI_MPUD14_ST_D14_R29_VIO		BIT(29)
	#define EMI_MPUD14_ST_D14_R30_VIO		BIT(30)
	#define EMI_MPUD14_ST_D14_R31_VIO		BIT(31)
#define EMI_MPUD15_ST					0x0000019c
	#define EMI_MPUD15_ST_D15_R0_VIO		BIT(0)
	#define EMI_MPUD15_ST_D15_R1_VIO		BIT(1)
	#define EMI_MPUD15_ST_D15_R2_VIO		BIT(2)
	#define EMI_MPUD15_ST_D15_R3_VIO		BIT(3)
	#define EMI_MPUD15_ST_D15_R4_VIO		BIT(4)
	#define EMI_MPUD15_ST_D15_R5_VIO		BIT(5)
	#define EMI_MPUD15_ST_D15_R6_VIO		BIT(6)
	#define EMI_MPUD15_ST_D15_R7_VIO		BIT(7)
	#define EMI_MPUD15_ST_D15_R8_VIO		BIT(8)
	#define EMI_MPUD15_ST_D15_R9_VIO		BIT(9)
	#define EMI_MPUD15_ST_D15_R10_VIO		BIT(10)
	#define EMI_MPUD15_ST_D15_R11_VIO		BIT(11)
	#define EMI_MPUD15_ST_D15_R12_VIO		BIT(12)
	#define EMI_MPUD15_ST_D15_R13_VIO		BIT(13)
	#define EMI_MPUD15_ST_D15_R14_VIO		BIT(14)
	#define EMI_MPUD15_ST_D15_R15_VIO		BIT(15)
	#define EMI_MPUD15_ST_D15_R16_VIO		BIT(16)
	#define EMI_MPUD15_ST_D15_R17_VIO		BIT(17)
	#define EMI_MPUD15_ST_D15_R18_VIO		BIT(18)
	#define EMI_MPUD15_ST_D15_R19_VIO		BIT(19)
	#define EMI_MPUD15_ST_D15_R20_VIO		BIT(20)
	#define EMI_MPUD15_ST_D15_R21_VIO		BIT(21)
	#define EMI_MPUD15_ST_D15_R22_VIO		BIT(22)
	#define EMI_MPUD15_ST_D15_R23_VIO		BIT(23)
	#define EMI_MPUD15_ST_D15_R24_VIO		BIT(24)
	#define EMI_MPUD15_ST_D15_R25_VIO		BIT(25)
	#define EMI_MPUD15_ST_D15_R26_VIO		BIT(26)
	#define EMI_MPUD15_ST_D15_R27_VIO		BIT(27)
	#define EMI_MPUD15_ST_D15_R28_VIO		BIT(28)
	#define EMI_MPUD15_ST_D15_R29_VIO		BIT(29)
	#define EMI_MPUD15_ST_D15_R30_VIO		BIT(30)
	#define EMI_MPUD15_ST_D15_R31_VIO		BIT(31)
#define EMI_MPUD16_ST					0x000001a0
	#define EMI_MPUD16_ST_D16_R0_VIO		BIT(0)
	#define EMI_MPUD16_ST_D16_R1_VIO		BIT(1)
	#define EMI_MPUD16_ST_D16_R2_VIO		BIT(2)
	#define EMI_MPUD16_ST_D16_R3_VIO		BIT(3)
	#define EMI_MPUD16_ST_D16_R4_VIO		BIT(4)
	#define EMI_MPUD16_ST_D16_R5_VIO		BIT(5)
	#define EMI_MPUD16_ST_D16_R6_VIO		BIT(6)
	#define EMI_MPUD16_ST_D16_R7_VIO		BIT(7)
	#define EMI_MPUD16_ST_D16_R8_VIO		BIT(8)
	#define EMI_MPUD16_ST_D16_R9_VIO		BIT(9)
	#define EMI_MPUD16_ST_D16_R10_VIO		BIT(10)
	#define EMI_MPUD16_ST_D16_R11_VIO		BIT(11)
	#define EMI_MPUD16_ST_D16_R12_VIO		BIT(12)
	#define EMI_MPUD16_ST_D16_R13_VIO		BIT(13)
	#define EMI_MPUD16_ST_D16_R14_VIO		BIT(14)
	#define EMI_MPUD16_ST_D16_R15_VIO		BIT(15)
	#define EMI_MPUD16_ST_D16_R16_VIO		BIT(16)
	#define EMI_MPUD16_ST_D16_R17_VIO		BIT(17)
	#define EMI_MPUD16_ST_D16_R18_VIO		BIT(18)
	#define EMI_MPUD16_ST_D16_R19_VIO		BIT(19)
	#define EMI_MPUD16_ST_D16_R20_VIO		BIT(20)
	#define EMI_MPUD16_ST_D16_R21_VIO		BIT(21)
	#define EMI_MPUD16_ST_D16_R22_VIO		BIT(22)
	#define EMI_MPUD16_ST_D16_R23_VIO		BIT(23)
	#define EMI_MPUD16_ST_D16_R24_VIO		BIT(24)
	#define EMI_MPUD16_ST_D16_R25_VIO		BIT(25)
	#define EMI_MPUD16_ST_D16_R26_VIO		BIT(26)
	#define EMI_MPUD16_ST_D16_R27_VIO		BIT(27)
	#define EMI_MPUD16_ST_D16_R28_VIO		BIT(28)
	#define EMI_MPUD16_ST_D16_R29_VIO		BIT(29)
	#define EMI_MPUD16_ST_D16_R30_VIO		BIT(30)
	#define EMI_MPUD16_ST_D16_R31_VIO		BIT(31)
#define EMI_MPUD17_ST					0x000001a4
	#define EMI_MPUD17_ST_D17_R0_VIO		BIT(0)
	#define EMI_MPUD17_ST_D17_R1_VIO		BIT(1)
	#define EMI_MPUD17_ST_D17_R2_VIO		BIT(2)
	#define EMI_MPUD17_ST_D17_R3_VIO		BIT(3)
	#define EMI_MPUD17_ST_D17_R4_VIO		BIT(4)
	#define EMI_MPUD17_ST_D17_R5_VIO		BIT(5)
	#define EMI_MPUD17_ST_D17_R6_VIO		BIT(6)
	#define EMI_MPUD17_ST_D17_R7_VIO		BIT(7)
	#define EMI_MPUD17_ST_D17_R8_VIO		BIT(8)
	#define EMI_MPUD17_ST_D17_R9_VIO		BIT(9)
	#define EMI_MPUD17_ST_D17_R10_VIO		BIT(10)
	#define EMI_MPUD17_ST_D17_R11_VIO		BIT(11)
	#define EMI_MPUD17_ST_D17_R12_VIO		BIT(12)
	#define EMI_MPUD17_ST_D17_R13_VIO		BIT(13)
	#define EMI_MPUD17_ST_D17_R14_VIO		BIT(14)
	#define EMI_MPUD17_ST_D17_R15_VIO		BIT(15)
	#define EMI_MPUD17_ST_D17_R16_VIO		BIT(16)
	#define EMI_MPUD17_ST_D17_R17_VIO		BIT(17)
	#define EMI_MPUD17_ST_D17_R18_VIO		BIT(18)
	#define EMI_MPUD17_ST_D17_R19_VIO		BIT(19)
	#define EMI_MPUD17_ST_D17_R20_VIO		BIT(20)
	#define EMI_MPUD17_ST_D17_R21_VIO		BIT(21)
	#define EMI_MPUD17_ST_D17_R22_VIO		BIT(22)
	#define EMI_MPUD17_ST_D17_R23_VIO		BIT(23)
	#define EMI_MPUD17_ST_D17_R24_VIO		BIT(24)
	#define EMI_MPUD17_ST_D17_R25_VIO		BIT(25)
	#define EMI_MPUD17_ST_D17_R26_VIO		BIT(26)
	#define EMI_MPUD17_ST_D17_R27_VIO		BIT(27)
	#define EMI_MPUD17_ST_D17_R28_VIO		BIT(28)
	#define EMI_MPUD17_ST_D17_R29_VIO		BIT(29)
	#define EMI_MPUD17_ST_D17_R30_VIO		BIT(30)
	#define EMI_MPUD17_ST_D17_R31_VIO		BIT(31)
#define EMI_MPUD18_ST					0x000001a8
	#define EMI_MPUD18_ST_D18_R0_VIO		BIT(0)
	#define EMI_MPUD18_ST_D18_R1_VIO		BIT(1)
	#define EMI_MPUD18_ST_D18_R2_VIO		BIT(2)
	#define EMI_MPUD18_ST_D18_R3_VIO		BIT(3)
	#define EMI_MPUD18_ST_D18_R4_VIO		BIT(4)
	#define EMI_MPUD18_ST_D18_R5_VIO		BIT(5)
	#define EMI_MPUD18_ST_D18_R6_VIO		BIT(6)
	#define EMI_MPUD18_ST_D18_R7_VIO		BIT(7)
	#define EMI_MPUD18_ST_D18_R8_VIO		BIT(8)
	#define EMI_MPUD18_ST_D18_R9_VIO		BIT(9)
	#define EMI_MPUD18_ST_D18_R10_VIO		BIT(10)
	#define EMI_MPUD18_ST_D18_R11_VIO		BIT(11)
	#define EMI_MPUD18_ST_D18_R12_VIO		BIT(12)
	#define EMI_MPUD18_ST_D18_R13_VIO		BIT(13)
	#define EMI_MPUD18_ST_D18_R14_VIO		BIT(14)
	#define EMI_MPUD18_ST_D18_R15_VIO		BIT(15)
	#define EMI_MPUD18_ST_D18_R16_VIO		BIT(16)
	#define EMI_MPUD18_ST_D18_R17_VIO		BIT(17)
	#define EMI_MPUD18_ST_D18_R18_VIO		BIT(18)
	#define EMI_MPUD18_ST_D18_R19_VIO		BIT(19)
	#define EMI_MPUD18_ST_D18_R20_VIO		BIT(20)
	#define EMI_MPUD18_ST_D18_R21_VIO		BIT(21)
	#define EMI_MPUD18_ST_D18_R22_VIO		BIT(22)
	#define EMI_MPUD18_ST_D18_R23_VIO		BIT(23)
	#define EMI_MPUD18_ST_D18_R24_VIO		BIT(24)
	#define EMI_MPUD18_ST_D18_R25_VIO		BIT(25)
	#define EMI_MPUD18_ST_D18_R26_VIO		BIT(26)
	#define EMI_MPUD18_ST_D18_R27_VIO		BIT(27)
	#define EMI_MPUD18_ST_D18_R28_VIO		BIT(28)
	#define EMI_MPUD18_ST_D18_R29_VIO		BIT(29)
	#define EMI_MPUD18_ST_D18_R30_VIO		BIT(30)
	#define EMI_MPUD18_ST_D18_R31_VIO		BIT(31)
#define EMI_MPUD19_ST					0x000001ac
	#define EMI_MPUD19_ST_D19_R0_VIO		BIT(0)
	#define EMI_MPUD19_ST_D19_R1_VIO		BIT(1)
	#define EMI_MPUD19_ST_D19_R2_VIO		BIT(2)
	#define EMI_MPUD19_ST_D19_R3_VIO		BIT(3)
	#define EMI_MPUD19_ST_D19_R4_VIO		BIT(4)
	#define EMI_MPUD19_ST_D19_R5_VIO		BIT(5)
	#define EMI_MPUD19_ST_D19_R6_VIO		BIT(6)
	#define EMI_MPUD19_ST_D19_R7_VIO		BIT(7)
	#define EMI_MPUD19_ST_D19_R8_VIO		BIT(8)
	#define EMI_MPUD19_ST_D19_R9_VIO		BIT(9)
	#define EMI_MPUD19_ST_D19_R10_VIO		BIT(10)
	#define EMI_MPUD19_ST_D19_R11_VIO		BIT(11)
	#define EMI_MPUD19_ST_D19_R12_VIO		BIT(12)
	#define EMI_MPUD19_ST_D19_R13_VIO		BIT(13)
	#define EMI_MPUD19_ST_D19_R14_VIO		BIT(14)
	#define EMI_MPUD19_ST_D19_R15_VIO		BIT(15)
	#define EMI_MPUD19_ST_D19_R16_VIO		BIT(16)
	#define EMI_MPUD19_ST_D19_R17_VIO		BIT(17)
	#define EMI_MPUD19_ST_D19_R18_VIO		BIT(18)
	#define EMI_MPUD19_ST_D19_R19_VIO		BIT(19)
	#define EMI_MPUD19_ST_D19_R20_VIO		BIT(20)
	#define EMI_MPUD19_ST_D19_R21_VIO		BIT(21)
	#define EMI_MPUD19_ST_D19_R22_VIO		BIT(22)
	#define EMI_MPUD19_ST_D19_R23_VIO		BIT(23)
	#define EMI_MPUD19_ST_D19_R24_VIO		BIT(24)
	#define EMI_MPUD19_ST_D19_R25_VIO		BIT(25)
	#define EMI_MPUD19_ST_D19_R26_VIO		BIT(26)
	#define EMI_MPUD19_ST_D19_R27_VIO		BIT(27)
	#define EMI_MPUD19_ST_D19_R28_VIO		BIT(28)
	#define EMI_MPUD19_ST_D19_R29_VIO		BIT(29)
	#define EMI_MPUD19_ST_D19_R30_VIO		BIT(30)
	#define EMI_MPUD19_ST_D19_R31_VIO		BIT(31)
#define EMI_MPUD20_ST					0x000001b0
	#define EMI_MPUD20_ST_D20_R0_VIO		BIT(0)
	#define EMI_MPUD20_ST_D20_R1_VIO		BIT(1)
	#define EMI_MPUD20_ST_D20_R2_VIO		BIT(2)
	#define EMI_MPUD20_ST_D20_R3_VIO		BIT(3)
	#define EMI_MPUD20_ST_D20_R4_VIO		BIT(4)
	#define EMI_MPUD20_ST_D20_R5_VIO		BIT(5)
	#define EMI_MPUD20_ST_D20_R6_VIO		BIT(6)
	#define EMI_MPUD20_ST_D20_R7_VIO		BIT(7)
	#define EMI_MPUD20_ST_D20_R8_VIO		BIT(8)
	#define EMI_MPUD20_ST_D20_R9_VIO		BIT(9)
	#define EMI_MPUD20_ST_D20_R10_VIO		BIT(10)
	#define EMI_MPUD20_ST_D20_R11_VIO		BIT(11)
	#define EMI_MPUD20_ST_D20_R12_VIO		BIT(12)
	#define EMI_MPUD20_ST_D20_R13_VIO		BIT(13)
	#define EMI_MPUD20_ST_D20_R14_VIO		BIT(14)
	#define EMI_MPUD20_ST_D20_R15_VIO		BIT(15)
	#define EMI_MPUD20_ST_D20_R16_VIO		BIT(16)
	#define EMI_MPUD20_ST_D20_R17_VIO		BIT(17)
	#define EMI_MPUD20_ST_D20_R18_VIO		BIT(18)
	#define EMI_MPUD20_ST_D20_R19_VIO		BIT(19)
	#define EMI_MPUD20_ST_D20_R20_VIO		BIT(20)
	#define EMI_MPUD20_ST_D20_R21_VIO		BIT(21)
	#define EMI_MPUD20_ST_D20_R22_VIO		BIT(22)
	#define EMI_MPUD20_ST_D20_R23_VIO		BIT(23)
	#define EMI_MPUD20_ST_D20_R24_VIO		BIT(24)
	#define EMI_MPUD20_ST_D20_R25_VIO		BIT(25)
	#define EMI_MPUD20_ST_D20_R26_VIO		BIT(26)
	#define EMI_MPUD20_ST_D20_R27_VIO		BIT(27)
	#define EMI_MPUD20_ST_D20_R28_VIO		BIT(28)
	#define EMI_MPUD20_ST_D20_R29_VIO		BIT(29)
	#define EMI_MPUD20_ST_D20_R30_VIO		BIT(30)
	#define EMI_MPUD20_ST_D20_R31_VIO		BIT(31)
#define EMI_MPUD21_ST					0x000001b4
	#define EMI_MPUD21_ST_D21_R0_VIO		BIT(0)
	#define EMI_MPUD21_ST_D21_R1_VIO		BIT(1)
	#define EMI_MPUD21_ST_D21_R2_VIO		BIT(2)
	#define EMI_MPUD21_ST_D21_R3_VIO		BIT(3)
	#define EMI_MPUD21_ST_D21_R4_VIO		BIT(4)
	#define EMI_MPUD21_ST_D21_R5_VIO		BIT(5)
	#define EMI_MPUD21_ST_D21_R6_VIO		BIT(6)
	#define EMI_MPUD21_ST_D21_R7_VIO		BIT(7)
	#define EMI_MPUD21_ST_D21_R8_VIO		BIT(8)
	#define EMI_MPUD21_ST_D21_R9_VIO		BIT(9)
	#define EMI_MPUD21_ST_D21_R10_VIO		BIT(10)
	#define EMI_MPUD21_ST_D21_R11_VIO		BIT(11)
	#define EMI_MPUD21_ST_D21_R12_VIO		BIT(12)
	#define EMI_MPUD21_ST_D21_R13_VIO		BIT(13)
	#define EMI_MPUD21_ST_D21_R14_VIO		BIT(14)
	#define EMI_MPUD21_ST_D21_R15_VIO		BIT(15)
	#define EMI_MPUD21_ST_D21_R16_VIO		BIT(16)
	#define EMI_MPUD21_ST_D21_R17_VIO		BIT(17)
	#define EMI_MPUD21_ST_D21_R18_VIO		BIT(18)
	#define EMI_MPUD21_ST_D21_R19_VIO		BIT(19)
	#define EMI_MPUD21_ST_D21_R20_VIO		BIT(20)
	#define EMI_MPUD21_ST_D21_R21_VIO		BIT(21)
	#define EMI_MPUD21_ST_D21_R22_VIO		BIT(22)
	#define EMI_MPUD21_ST_D21_R23_VIO		BIT(23)
	#define EMI_MPUD21_ST_D21_R24_VIO		BIT(24)
	#define EMI_MPUD21_ST_D21_R25_VIO		BIT(25)
	#define EMI_MPUD21_ST_D21_R26_VIO		BIT(26)
	#define EMI_MPUD21_ST_D21_R27_VIO		BIT(27)
	#define EMI_MPUD21_ST_D21_R28_VIO		BIT(28)
	#define EMI_MPUD21_ST_D21_R29_VIO		BIT(29)
	#define EMI_MPUD21_ST_D21_R30_VIO		BIT(30)
	#define EMI_MPUD21_ST_D21_R31_VIO		BIT(31)
#define EMI_MPUD22_ST					0x000001b8
	#define EMI_MPUD22_ST_D22_R0_VIO		BIT(0)
	#define EMI_MPUD22_ST_D22_R1_VIO		BIT(1)
	#define EMI_MPUD22_ST_D22_R2_VIO		BIT(2)
	#define EMI_MPUD22_ST_D22_R3_VIO		BIT(3)
	#define EMI_MPUD22_ST_D22_R4_VIO		BIT(4)
	#define EMI_MPUD22_ST_D22_R5_VIO		BIT(5)
	#define EMI_MPUD22_ST_D22_R6_VIO		BIT(6)
	#define EMI_MPUD22_ST_D22_R7_VIO		BIT(7)
	#define EMI_MPUD22_ST_D22_R8_VIO		BIT(8)
	#define EMI_MPUD22_ST_D22_R9_VIO		BIT(9)
	#define EMI_MPUD22_ST_D22_R10_VIO		BIT(10)
	#define EMI_MPUD22_ST_D22_R11_VIO		BIT(11)
	#define EMI_MPUD22_ST_D22_R12_VIO		BIT(12)
	#define EMI_MPUD22_ST_D22_R13_VIO		BIT(13)
	#define EMI_MPUD22_ST_D22_R14_VIO		BIT(14)
	#define EMI_MPUD22_ST_D22_R15_VIO		BIT(15)
	#define EMI_MPUD22_ST_D22_R16_VIO		BIT(16)
	#define EMI_MPUD22_ST_D22_R17_VIO		BIT(17)
	#define EMI_MPUD22_ST_D22_R18_VIO		BIT(18)
	#define EMI_MPUD22_ST_D22_R19_VIO		BIT(19)
	#define EMI_MPUD22_ST_D22_R20_VIO		BIT(20)
	#define EMI_MPUD22_ST_D22_R21_VIO		BIT(21)
	#define EMI_MPUD22_ST_D22_R22_VIO		BIT(22)
	#define EMI_MPUD22_ST_D22_R23_VIO		BIT(23)
	#define EMI_MPUD22_ST_D22_R24_VIO		BIT(24)
	#define EMI_MPUD22_ST_D22_R25_VIO		BIT(25)
	#define EMI_MPUD22_ST_D22_R26_VIO		BIT(26)
	#define EMI_MPUD22_ST_D22_R27_VIO		BIT(27)
	#define EMI_MPUD22_ST_D22_R28_VIO		BIT(28)
	#define EMI_MPUD22_ST_D22_R29_VIO		BIT(29)
	#define EMI_MPUD22_ST_D22_R30_VIO		BIT(30)
	#define EMI_MPUD22_ST_D22_R31_VIO		BIT(31)
#define EMI_MPUD23_ST					0x000001bc
	#define EMI_MPUD23_ST_D23_R0_VIO		BIT(0)
	#define EMI_MPUD23_ST_D23_R1_VIO		BIT(1)
	#define EMI_MPUD23_ST_D23_R2_VIO		BIT(2)
	#define EMI_MPUD23_ST_D23_R3_VIO		BIT(3)
	#define EMI_MPUD23_ST_D23_R4_VIO		BIT(4)
	#define EMI_MPUD23_ST_D23_R5_VIO		BIT(5)
	#define EMI_MPUD23_ST_D23_R6_VIO		BIT(6)
	#define EMI_MPUD23_ST_D23_R7_VIO		BIT(7)
	#define EMI_MPUD23_ST_D23_R8_VIO		BIT(8)
	#define EMI_MPUD23_ST_D23_R9_VIO		BIT(9)
	#define EMI_MPUD23_ST_D23_R10_VIO		BIT(10)
	#define EMI_MPUD23_ST_D23_R11_VIO		BIT(11)
	#define EMI_MPUD23_ST_D23_R12_VIO		BIT(12)
	#define EMI_MPUD23_ST_D23_R13_VIO		BIT(13)
	#define EMI_MPUD23_ST_D23_R14_VIO		BIT(14)
	#define EMI_MPUD23_ST_D23_R15_VIO		BIT(15)
	#define EMI_MPUD23_ST_D23_R16_VIO		BIT(16)
	#define EMI_MPUD23_ST_D23_R17_VIO		BIT(17)
	#define EMI_MPUD23_ST_D23_R18_VIO		BIT(18)
	#define EMI_MPUD23_ST_D23_R19_VIO		BIT(19)
	#define EMI_MPUD23_ST_D23_R20_VIO		BIT(20)
	#define EMI_MPUD23_ST_D23_R21_VIO		BIT(21)
	#define EMI_MPUD23_ST_D23_R22_VIO		BIT(22)
	#define EMI_MPUD23_ST_D23_R23_VIO		BIT(23)
	#define EMI_MPUD23_ST_D23_R24_VIO		BIT(24)
	#define EMI_MPUD23_ST_D23_R25_VIO		BIT(25)
	#define EMI_MPUD23_ST_D23_R26_VIO		BIT(26)
	#define EMI_MPUD23_ST_D23_R27_VIO		BIT(27)
	#define EMI_MPUD23_ST_D23_R28_VIO		BIT(28)
	#define EMI_MPUD23_ST_D23_R29_VIO		BIT(29)
	#define EMI_MPUD23_ST_D23_R30_VIO		BIT(30)
	#define EMI_MPUD23_ST_D23_R31_VIO		BIT(31)
#define EMI_MPUD24_ST					0x000001c0
	#define EMI_MPUD24_ST_D24_R0_VIO		BIT(0)
	#define EMI_MPUD24_ST_D24_R1_VIO		BIT(1)
	#define EMI_MPUD24_ST_D24_R2_VIO		BIT(2)
	#define EMI_MPUD24_ST_D24_R3_VIO		BIT(3)
	#define EMI_MPUD24_ST_D24_R4_VIO		BIT(4)
	#define EMI_MPUD24_ST_D24_R5_VIO		BIT(5)
	#define EMI_MPUD24_ST_D24_R6_VIO		BIT(6)
	#define EMI_MPUD24_ST_D24_R7_VIO		BIT(7)
	#define EMI_MPUD24_ST_D24_R8_VIO		BIT(8)
	#define EMI_MPUD24_ST_D24_R9_VIO		BIT(9)
	#define EMI_MPUD24_ST_D24_R10_VIO		BIT(10)
	#define EMI_MPUD24_ST_D24_R11_VIO		BIT(11)
	#define EMI_MPUD24_ST_D24_R12_VIO		BIT(12)
	#define EMI_MPUD24_ST_D24_R13_VIO		BIT(13)
	#define EMI_MPUD24_ST_D24_R14_VIO		BIT(14)
	#define EMI_MPUD24_ST_D24_R15_VIO		BIT(15)
	#define EMI_MPUD24_ST_D24_R16_VIO		BIT(16)
	#define EMI_MPUD24_ST_D24_R17_VIO		BIT(17)
	#define EMI_MPUD24_ST_D24_R18_VIO		BIT(18)
	#define EMI_MPUD24_ST_D24_R19_VIO		BIT(19)
	#define EMI_MPUD24_ST_D24_R20_VIO		BIT(20)
	#define EMI_MPUD24_ST_D24_R21_VIO		BIT(21)
	#define EMI_MPUD24_ST_D24_R22_VIO		BIT(22)
	#define EMI_MPUD24_ST_D24_R23_VIO		BIT(23)
	#define EMI_MPUD24_ST_D24_R24_VIO		BIT(24)
	#define EMI_MPUD24_ST_D24_R25_VIO		BIT(25)
	#define EMI_MPUD24_ST_D24_R26_VIO		BIT(26)
	#define EMI_MPUD24_ST_D24_R27_VIO		BIT(27)
	#define EMI_MPUD24_ST_D24_R28_VIO		BIT(28)
	#define EMI_MPUD24_ST_D24_R29_VIO		BIT(29)
	#define EMI_MPUD24_ST_D24_R30_VIO		BIT(30)
	#define EMI_MPUD24_ST_D24_R31_VIO		BIT(31)
#define EMI_MPUD25_ST					0x000001c4
	#define EMI_MPUD25_ST_D25_R0_VIO		BIT(0)
	#define EMI_MPUD25_ST_D25_R1_VIO		BIT(1)
	#define EMI_MPUD25_ST_D25_R2_VIO		BIT(2)
	#define EMI_MPUD25_ST_D25_R3_VIO		BIT(3)
	#define EMI_MPUD25_ST_D25_R4_VIO		BIT(4)
	#define EMI_MPUD25_ST_D25_R5_VIO		BIT(5)
	#define EMI_MPUD25_ST_D25_R6_VIO		BIT(6)
	#define EMI_MPUD25_ST_D25_R7_VIO		BIT(7)
	#define EMI_MPUD25_ST_D25_R8_VIO		BIT(8)
	#define EMI_MPUD25_ST_D25_R9_VIO		BIT(9)
	#define EMI_MPUD25_ST_D25_R10_VIO		BIT(10)
	#define EMI_MPUD25_ST_D25_R11_VIO		BIT(11)
	#define EMI_MPUD25_ST_D25_R12_VIO		BIT(12)
	#define EMI_MPUD25_ST_D25_R13_VIO		BIT(13)
	#define EMI_MPUD25_ST_D25_R14_VIO		BIT(14)
	#define EMI_MPUD25_ST_D25_R15_VIO		BIT(15)
	#define EMI_MPUD25_ST_D25_R16_VIO		BIT(16)
	#define EMI_MPUD25_ST_D25_R17_VIO		BIT(17)
	#define EMI_MPUD25_ST_D25_R18_VIO		BIT(18)
	#define EMI_MPUD25_ST_D25_R19_VIO		BIT(19)
	#define EMI_MPUD25_ST_D25_R20_VIO		BIT(20)
	#define EMI_MPUD25_ST_D25_R21_VIO		BIT(21)
	#define EMI_MPUD25_ST_D25_R22_VIO		BIT(22)
	#define EMI_MPUD25_ST_D25_R23_VIO		BIT(23)
	#define EMI_MPUD25_ST_D25_R24_VIO		BIT(24)
	#define EMI_MPUD25_ST_D25_R25_VIO		BIT(25)
	#define EMI_MPUD25_ST_D25_R26_VIO		BIT(26)
	#define EMI_MPUD25_ST_D25_R27_VIO		BIT(27)
	#define EMI_MPUD25_ST_D25_R28_VIO		BIT(28)
	#define EMI_MPUD25_ST_D25_R29_VIO		BIT(29)
	#define EMI_MPUD25_ST_D25_R30_VIO		BIT(30)
	#define EMI_MPUD25_ST_D25_R31_VIO		BIT(31)
#define EMI_MPUD26_ST					0x000001c8
	#define EMI_MPUD26_ST_D26_R0_VIO		BIT(0)
	#define EMI_MPUD26_ST_D26_R1_VIO		BIT(1)
	#define EMI_MPUD26_ST_D26_R2_VIO		BIT(2)
	#define EMI_MPUD26_ST_D26_R3_VIO		BIT(3)
	#define EMI_MPUD26_ST_D26_R4_VIO		BIT(4)
	#define EMI_MPUD26_ST_D26_R5_VIO		BIT(5)
	#define EMI_MPUD26_ST_D26_R6_VIO		BIT(6)
	#define EMI_MPUD26_ST_D26_R7_VIO		BIT(7)
	#define EMI_MPUD26_ST_D26_R8_VIO		BIT(8)
	#define EMI_MPUD26_ST_D26_R9_VIO		BIT(9)
	#define EMI_MPUD26_ST_D26_R10_VIO		BIT(10)
	#define EMI_MPUD26_ST_D26_R11_VIO		BIT(11)
	#define EMI_MPUD26_ST_D26_R12_VIO		BIT(12)
	#define EMI_MPUD26_ST_D26_R13_VIO		BIT(13)
	#define EMI_MPUD26_ST_D26_R14_VIO		BIT(14)
	#define EMI_MPUD26_ST_D26_R15_VIO		BIT(15)
	#define EMI_MPUD26_ST_D26_R16_VIO		BIT(16)
	#define EMI_MPUD26_ST_D26_R17_VIO		BIT(17)
	#define EMI_MPUD26_ST_D26_R18_VIO		BIT(18)
	#define EMI_MPUD26_ST_D26_R19_VIO		BIT(19)
	#define EMI_MPUD26_ST_D26_R20_VIO		BIT(20)
	#define EMI_MPUD26_ST_D26_R21_VIO		BIT(21)
	#define EMI_MPUD26_ST_D26_R22_VIO		BIT(22)
	#define EMI_MPUD26_ST_D26_R23_VIO		BIT(23)
	#define EMI_MPUD26_ST_D26_R24_VIO		BIT(24)
	#define EMI_MPUD26_ST_D26_R25_VIO		BIT(25)
	#define EMI_MPUD26_ST_D26_R26_VIO		BIT(26)
	#define EMI_MPUD26_ST_D26_R27_VIO		BIT(27)
	#define EMI_MPUD26_ST_D26_R28_VIO		BIT(28)
	#define EMI_MPUD26_ST_D26_R29_VIO		BIT(29)
	#define EMI_MPUD26_ST_D26_R30_VIO		BIT(30)
	#define EMI_MPUD26_ST_D26_R31_VIO		BIT(31)
#define EMI_MPUD27_ST					0x000001cc
	#define EMI_MPUD27_ST_D27_R0_VIO		BIT(0)
	#define EMI_MPUD27_ST_D27_R1_VIO		BIT(1)
	#define EMI_MPUD27_ST_D27_R2_VIO		BIT(2)
	#define EMI_MPUD27_ST_D27_R3_VIO		BIT(3)
	#define EMI_MPUD27_ST_D27_R4_VIO		BIT(4)
	#define EMI_MPUD27_ST_D27_R5_VIO		BIT(5)
	#define EMI_MPUD27_ST_D27_R6_VIO		BIT(6)
	#define EMI_MPUD27_ST_D27_R7_VIO		BIT(7)
	#define EMI_MPUD27_ST_D27_R8_VIO		BIT(8)
	#define EMI_MPUD27_ST_D27_R9_VIO		BIT(9)
	#define EMI_MPUD27_ST_D27_R10_VIO		BIT(10)
	#define EMI_MPUD27_ST_D27_R11_VIO		BIT(11)
	#define EMI_MPUD27_ST_D27_R12_VIO		BIT(12)
	#define EMI_MPUD27_ST_D27_R13_VIO		BIT(13)
	#define EMI_MPUD27_ST_D27_R14_VIO		BIT(14)
	#define EMI_MPUD27_ST_D27_R15_VIO		BIT(15)
	#define EMI_MPUD27_ST_D27_R16_VIO		BIT(16)
	#define EMI_MPUD27_ST_D27_R17_VIO		BIT(17)
	#define EMI_MPUD27_ST_D27_R18_VIO		BIT(18)
	#define EMI_MPUD27_ST_D27_R19_VIO		BIT(19)
	#define EMI_MPUD27_ST_D27_R20_VIO		BIT(20)
	#define EMI_MPUD27_ST_D27_R21_VIO		BIT(21)
	#define EMI_MPUD27_ST_D27_R22_VIO		BIT(22)
	#define EMI_MPUD27_ST_D27_R23_VIO		BIT(23)
	#define EMI_MPUD27_ST_D27_R24_VIO		BIT(24)
	#define EMI_MPUD27_ST_D27_R25_VIO		BIT(25)
	#define EMI_MPUD27_ST_D27_R26_VIO		BIT(26)
	#define EMI_MPUD27_ST_D27_R27_VIO		BIT(27)
	#define EMI_MPUD27_ST_D27_R28_VIO		BIT(28)
	#define EMI_MPUD27_ST_D27_R29_VIO		BIT(29)
	#define EMI_MPUD27_ST_D27_R30_VIO		BIT(30)
	#define EMI_MPUD27_ST_D27_R31_VIO		BIT(31)
#define EMI_MPUD28_ST					0x000001d0
	#define EMI_MPUD28_ST_D28_R0_VIO		BIT(0)
	#define EMI_MPUD28_ST_D28_R1_VIO		BIT(1)
	#define EMI_MPUD28_ST_D28_R2_VIO		BIT(2)
	#define EMI_MPUD28_ST_D28_R3_VIO		BIT(3)
	#define EMI_MPUD28_ST_D28_R4_VIO		BIT(4)
	#define EMI_MPUD28_ST_D28_R5_VIO		BIT(5)
	#define EMI_MPUD28_ST_D28_R6_VIO		BIT(6)
	#define EMI_MPUD28_ST_D28_R7_VIO		BIT(7)
	#define EMI_MPUD28_ST_D28_R8_VIO		BIT(8)
	#define EMI_MPUD28_ST_D28_R9_VIO		BIT(9)
	#define EMI_MPUD28_ST_D28_R10_VIO		BIT(10)
	#define EMI_MPUD28_ST_D28_R11_VIO		BIT(11)
	#define EMI_MPUD28_ST_D28_R12_VIO		BIT(12)
	#define EMI_MPUD28_ST_D28_R13_VIO		BIT(13)
	#define EMI_MPUD28_ST_D28_R14_VIO		BIT(14)
	#define EMI_MPUD28_ST_D28_R15_VIO		BIT(15)
	#define EMI_MPUD28_ST_D28_R16_VIO		BIT(16)
	#define EMI_MPUD28_ST_D28_R17_VIO		BIT(17)
	#define EMI_MPUD28_ST_D28_R18_VIO		BIT(18)
	#define EMI_MPUD28_ST_D28_R19_VIO		BIT(19)
	#define EMI_MPUD28_ST_D28_R20_VIO		BIT(20)
	#define EMI_MPUD28_ST_D28_R21_VIO		BIT(21)
	#define EMI_MPUD28_ST_D28_R22_VIO		BIT(22)
	#define EMI_MPUD28_ST_D28_R23_VIO		BIT(23)
	#define EMI_MPUD28_ST_D28_R24_VIO		BIT(24)
	#define EMI_MPUD28_ST_D28_R25_VIO		BIT(25)
	#define EMI_MPUD28_ST_D28_R26_VIO		BIT(26)
	#define EMI_MPUD28_ST_D28_R27_VIO		BIT(27)
	#define EMI_MPUD28_ST_D28_R28_VIO		BIT(28)
	#define EMI_MPUD28_ST_D28_R29_VIO		BIT(29)
	#define EMI_MPUD28_ST_D28_R30_VIO		BIT(30)
	#define EMI_MPUD28_ST_D28_R31_VIO		BIT(31)
#define EMI_MPUD29_ST					0x000001d4
	#define EMI_MPUD29_ST_D29_R0_VIO		BIT(0)
	#define EMI_MPUD29_ST_D29_R1_VIO		BIT(1)
	#define EMI_MPUD29_ST_D29_R2_VIO		BIT(2)
	#define EMI_MPUD29_ST_D29_R3_VIO		BIT(3)
	#define EMI_MPUD29_ST_D29_R4_VIO		BIT(4)
	#define EMI_MPUD29_ST_D29_R5_VIO		BIT(5)
	#define EMI_MPUD29_ST_D29_R6_VIO		BIT(6)
	#define EMI_MPUD29_ST_D29_R7_VIO		BIT(7)
	#define EMI_MPUD29_ST_D29_R8_VIO		BIT(8)
	#define EMI_MPUD29_ST_D29_R9_VIO		BIT(9)
	#define EMI_MPUD29_ST_D29_R10_VIO		BIT(10)
	#define EMI_MPUD29_ST_D29_R11_VIO		BIT(11)
	#define EMI_MPUD29_ST_D29_R12_VIO		BIT(12)
	#define EMI_MPUD29_ST_D29_R13_VIO		BIT(13)
	#define EMI_MPUD29_ST_D29_R14_VIO		BIT(14)
	#define EMI_MPUD29_ST_D29_R15_VIO		BIT(15)
	#define EMI_MPUD29_ST_D29_R16_VIO		BIT(16)
	#define EMI_MPUD29_ST_D29_R17_VIO		BIT(17)
	#define EMI_MPUD29_ST_D29_R18_VIO		BIT(18)
	#define EMI_MPUD29_ST_D29_R19_VIO		BIT(19)
	#define EMI_MPUD29_ST_D29_R20_VIO		BIT(20)
	#define EMI_MPUD29_ST_D29_R21_VIO		BIT(21)
	#define EMI_MPUD29_ST_D29_R22_VIO		BIT(22)
	#define EMI_MPUD29_ST_D29_R23_VIO		BIT(23)
	#define EMI_MPUD29_ST_D29_R24_VIO		BIT(24)
	#define EMI_MPUD29_ST_D29_R25_VIO		BIT(25)
	#define EMI_MPUD29_ST_D29_R26_VIO		BIT(26)
	#define EMI_MPUD29_ST_D29_R27_VIO		BIT(27)
	#define EMI_MPUD29_ST_D29_R28_VIO		BIT(28)
	#define EMI_MPUD29_ST_D29_R29_VIO		BIT(29)
	#define EMI_MPUD29_ST_D29_R30_VIO		BIT(30)
	#define EMI_MPUD29_ST_D29_R31_VIO		BIT(31)
#define EMI_MPUD30_ST					0x000001d8
	#define EMI_MPUD30_ST_D30_R0_VIO		BIT(0)
	#define EMI_MPUD30_ST_D30_R1_VIO		BIT(1)
	#define EMI_MPUD30_ST_D30_R2_VIO		BIT(2)
	#define EMI_MPUD30_ST_D30_R3_VIO		BIT(3)
	#define EMI_MPUD30_ST_D30_R4_VIO		BIT(4)
	#define EMI_MPUD30_ST_D30_R5_VIO		BIT(5)
	#define EMI_MPUD30_ST_D30_R6_VIO		BIT(6)
	#define EMI_MPUD30_ST_D30_R7_VIO		BIT(7)
	#define EMI_MPUD30_ST_D30_R8_VIO		BIT(8)
	#define EMI_MPUD30_ST_D30_R9_VIO		BIT(9)
	#define EMI_MPUD30_ST_D30_R10_VIO		BIT(10)
	#define EMI_MPUD30_ST_D30_R11_VIO		BIT(11)
	#define EMI_MPUD30_ST_D30_R12_VIO		BIT(12)
	#define EMI_MPUD30_ST_D30_R13_VIO		BIT(13)
	#define EMI_MPUD30_ST_D30_R14_VIO		BIT(14)
	#define EMI_MPUD30_ST_D30_R15_VIO		BIT(15)
	#define EMI_MPUD30_ST_D30_R16_VIO		BIT(16)
	#define EMI_MPUD30_ST_D30_R17_VIO		BIT(17)
	#define EMI_MPUD30_ST_D30_R18_VIO		BIT(18)
	#define EMI_MPUD30_ST_D30_R19_VIO		BIT(19)
	#define EMI_MPUD30_ST_D30_R20_VIO		BIT(20)
	#define EMI_MPUD30_ST_D30_R21_VIO		BIT(21)
	#define EMI_MPUD30_ST_D30_R22_VIO		BIT(22)
	#define EMI_MPUD30_ST_D30_R23_VIO		BIT(23)
	#define EMI_MPUD30_ST_D30_R24_VIO		BIT(24)
	#define EMI_MPUD30_ST_D30_R25_VIO		BIT(25)
	#define EMI_MPUD30_ST_D30_R26_VIO		BIT(26)
	#define EMI_MPUD30_ST_D30_R27_VIO		BIT(27)
	#define EMI_MPUD30_ST_D30_R28_VIO		BIT(28)
	#define EMI_MPUD30_ST_D30_R29_VIO		BIT(29)
	#define EMI_MPUD30_ST_D30_R30_VIO		BIT(30)
	#define EMI_MPUD30_ST_D30_R31_VIO		BIT(31)
#define EMI_MPUD31_ST					0x000001dc
	#define EMI_MPUD31_ST_D31_R0_VIO		BIT(0)
	#define EMI_MPUD31_ST_D31_R1_VIO		BIT(1)
	#define EMI_MPUD31_ST_D31_R2_VIO		BIT(2)
	#define EMI_MPUD31_ST_D31_R3_VIO		BIT(3)
	#define EMI_MPUD31_ST_D31_R4_VIO		BIT(4)
	#define EMI_MPUD31_ST_D31_R5_VIO		BIT(5)
	#define EMI_MPUD31_ST_D31_R6_VIO		BIT(6)
	#define EMI_MPUD31_ST_D31_R7_VIO		BIT(7)
	#define EMI_MPUD31_ST_D31_R8_VIO		BIT(8)
	#define EMI_MPUD31_ST_D31_R9_VIO		BIT(9)
	#define EMI_MPUD31_ST_D31_R10_VIO		BIT(10)
	#define EMI_MPUD31_ST_D31_R11_VIO		BIT(11)
	#define EMI_MPUD31_ST_D31_R12_VIO		BIT(12)
	#define EMI_MPUD31_ST_D31_R13_VIO		BIT(13)
	#define EMI_MPUD31_ST_D31_R14_VIO		BIT(14)
	#define EMI_MPUD31_ST_D31_R15_VIO		BIT(15)
	#define EMI_MPUD31_ST_D31_R16_VIO		BIT(16)
	#define EMI_MPUD31_ST_D31_R17_VIO		BIT(17)
	#define EMI_MPUD31_ST_D31_R18_VIO		BIT(18)
	#define EMI_MPUD31_ST_D31_R19_VIO		BIT(19)
	#define EMI_MPUD31_ST_D31_R20_VIO		BIT(20)
	#define EMI_MPUD31_ST_D31_R21_VIO		BIT(21)
	#define EMI_MPUD31_ST_D31_R22_VIO		BIT(22)
	#define EMI_MPUD31_ST_D31_R23_VIO		BIT(23)
	#define EMI_MPUD31_ST_D31_R24_VIO		BIT(24)
	#define EMI_MPUD31_ST_D31_R25_VIO		BIT(25)
	#define EMI_MPUD31_ST_D31_R26_VIO		BIT(26)
	#define EMI_MPUD31_ST_D31_R27_VIO		BIT(27)
	#define EMI_MPUD31_ST_D31_R28_VIO		BIT(28)
	#define EMI_MPUD31_ST_D31_R29_VIO		BIT(29)
	#define EMI_MPUD31_ST_D31_R30_VIO		BIT(30)
	#define EMI_MPUD31_ST_D31_R31_VIO		BIT(31)
#define EMI_MPUS					0x000001f0
	#define EMI_MPUS_MASTER_ID			GENMASK(15, 0)
	#define EMI_MPUS_REGION_ABORT			GENMASK(20, 16)
	#define EMI_MPUS_DOMAIN_ID			GENMASK(24, 21)
	#define EMI_MPUS_W_OO_VIO			BIT(27)
	#define EMI_MPUS_R_OO_VIO			BIT(28)
	#define EMI_MPUS_W_VIO				BIT(29)
	#define EMI_MPUS_R_VIO				BIT(30)
	#define EMI_MPUS_CLR				BIT(31)
#define EMI_MPUT					0x000001f8
	#define EMI_MPUT_MPU_ERROR_ADDR			GENMASK(31, 0)
#define EMI_MPUT_2ND					0x000001fc
	#define EMI_MPUT_2ND_MPU_ERROR_ADDR_EXT		GENMASK(3, 0)
	#define EMI_MPUT_2ND_MASTER_ID_EXT		GENMASK(7, 4)
	#define EMI_MPUT_2ND_DOMAIN_ID			BIT(16)
#define EMI_D0_ST2					0x00000200
	#define EMI_D0_ST2_D0_OO_VIO			BIT(0)
	#define EMI_D0_ST2_D0_APB_VIO			BIT(1)
#define EMI_D1_ST2					0x00000204
	#define EMI_D1_ST2_D1_OO_VIO			BIT(0)
	#define EMI_D1_ST2_D1_APB_VIO			BIT(1)
#define EMI_D2_ST2					0x00000208
	#define EMI_D2_ST2_D2_OO_VIO			BIT(0)
	#define EMI_D2_ST2_D2_APB_VIO			BIT(1)
#define EMI_D3_ST2					0x0000020c
	#define EMI_D3_ST2_D3_OO_VIO			BIT(0)
	#define EMI_D3_ST2_D3_APB_VIO			BIT(1)
#define EMI_D4_ST2					0x00000210
	#define EMI_D4_ST2_D4_OO_VIO			BIT(0)
	#define EMI_D4_ST2_D4_APB_VIO			BIT(1)
#define EMI_D5_ST2					0x00000214
	#define EMI_D5_ST2_D5_OO_VIO			BIT(0)
	#define EMI_D5_ST2_D5_APB_VIO			BIT(1)
#define EMI_D6_ST2					0x00000218
	#define EMI_D6_ST2_D6_OO_VIO			BIT(0)
	#define EMI_D6_ST2_D6_APB_VIO			BIT(1)
#define EMI_D7_ST2					0x0000021c
	#define EMI_D7_ST2_D7_OO_VIO			BIT(0)
	#define EMI_D7_ST2_D7_APB_VIO			BIT(1)
#define EMI_D8_ST2					0x00000220
	#define EMI_D8_ST2_D8_OO_VIO			BIT(0)
	#define EMI_D8_ST2_D8_APB_VIO			BIT(1)
#define EMI_D9_ST2					0x00000224
	#define EMI_D9_ST2_D9_OO_VIO			BIT(0)
	#define EMI_D9_ST2_D9_APB_VIO			BIT(1)
#define EMI_D10_ST2					0x00000228
	#define EMI_D10_ST2_D10_OO_VIO			BIT(0)
	#define EMI_D10_ST2_D10_APB_VIO			BIT(1)
#define EMI_D11_ST2					0x0000022c
	#define EMI_D11_ST2_D11_OO_VIO			BIT(0)
	#define EMI_D11_ST2_D11_APB_VIO			BIT(1)
#define EMI_D12_ST2					0x00000230
	#define EMI_D12_ST2_D12_OO_VIO			BIT(0)
	#define EMI_D12_ST2_D12_APB_VIO			BIT(1)
#define EMI_D13_ST2					0x00000234
	#define EMI_D13_ST2_D13_OO_VIO			BIT(0)
	#define EMI_D13_ST2_D13_APB_VIO			BIT(1)
#define EMI_D14_ST2					0x00000238
	#define EMI_D14_ST2_D14_OO_VIO			BIT(0)
	#define EMI_D14_ST2_D14_APB_VIO			BIT(1)
#define EMI_D15_ST2					0x0000023c
	#define EMI_D15_ST2_D15_OO_VIO			BIT(0)
	#define EMI_D15_ST2_D15_APB_VIO			BIT(1)
#define EMI_D16_ST2					0x00000240
	#define EMI_D16_ST2_D16_OO_VIO			BIT(0)
	#define EMI_D16_ST2_D16_APB_VIO			BIT(1)
#define EMI_D17_ST2					0x00000244
	#define EMI_D17_ST2_D17_OO_VIO			BIT(0)
	#define EMI_D17_ST2_D17_APB_VIO			BIT(1)
#define EMI_D18_ST2					0x00000248
	#define EMI_D18_ST2_D18_OO_VIO			BIT(0)
	#define EMI_D18_ST2_D18_APB_VIO			BIT(1)
#define EMI_D19_ST2					0x0000024c
	#define EMI_D19_ST2_D19_OO_VIO			BIT(0)
	#define EMI_D19_ST2_D19_APB_VIO			BIT(1)
#define EMI_D20_ST2					0x00000250
	#define EMI_D20_ST2_D20_OO_VIO			BIT(0)
	#define EMI_D20_ST2_D20_APB_VIO			BIT(1)
#define EMI_D21_ST2					0x00000254
	#define EMI_D21_ST2_D21_OO_VIO			BIT(0)
	#define EMI_D21_ST2_D21_APB_VIO			BIT(1)
#define EMI_D22_ST2					0x00000258
	#define EMI_D22_ST2_D22_OO_VIO			BIT(0)
	#define EMI_D22_ST2_D22_APB_VIO			BIT(1)
#define EMI_D23_ST2					0x0000025c
	#define EMI_D23_ST2_D23_OO_VIO			BIT(0)
	#define EMI_D23_ST2_D23_APB_VIO			BIT(1)
#define EMI_D24_ST2					0x00000260
	#define EMI_D24_ST2_D24_OO_VIO			BIT(0)
	#define EMI_D24_ST2_D24_APB_VIO			BIT(1)
#define EMI_D25_ST2					0x00000264
	#define EMI_D25_ST2_D25_OO_VIO			BIT(0)
	#define EMI_D25_ST2_D25_APB_VIO			BIT(1)
#define EMI_D26_ST2					0x00000268
	#define EMI_D26_ST2_D26_OO_VIO			BIT(0)
	#define EMI_D26_ST2_D26_APB_VIO			BIT(1)
#define EMI_D27_ST2					0x0000026c
	#define EMI_D27_ST2_D27_OO_VIO			BIT(0)
	#define EMI_D27_ST2_D27_APB_VIO			BIT(1)
#define EMI_D28_ST2					0x00000270
	#define EMI_D28_ST2_D28_OO_VIO			BIT(0)
	#define EMI_D28_ST2_D28_APB_VIO			BIT(1)
#define EMI_D29_ST2					0x00000274
	#define EMI_D29_ST2_D29_OO_VIO			BIT(0)
	#define EMI_D29_ST2_D29_APB_VIO			BIT(1)
#define EMI_D30_ST2					0x00000278
	#define EMI_D30_ST2_D30_OO_VIO			BIT(0)
	#define EMI_D30_ST2_D30_APB_VIO			BIT(1)
#define EMI_D31_ST2					0x0000027c
	#define EMI_D31_ST2_D31_OO_VIO			BIT(0)
	#define EMI_D31_ST2_D31_APB_VIO			BIT(1)
#define EMI_BMEN					0x00000400
	#define EMI_BMEN_BUS_MON_EN			BIT(0)
	#define EMI_BMEN_BUS_MON_PAUSE			BIT(1)
	#define EMI_BMEN_BUS_MON_STP			BIT(2)
	#define EMI_BMEN_BUS_MON_RW			GENMASK(5, 4)
	#define EMI_BMEN_BC_OVERRUN			BIT(8)
	#define EMI_BMEN_SEL_MASTER			GENMASK(23, 16)
#define EMI_BSTP					0x00000404
	#define EMI_BSTP_BUSCYC_STOP			GENMASK(31, 0)
#define EMI_BCNT					0x00000408
	#define EMI_BCNT_BUSCYC_CNT			GENMASK(31, 0)
#define EMI_TACT					0x00000410
	#define EMI_TACT_TRANS_ALL_CNT			GENMASK(31, 0)
#define EMI_TSCT					0x00000418
	#define EMI_TSCT_TRANS_CNT			GENMASK(31, 0)
#define EMI_WACT					0x00000420
	#define EMI_WACT_WORD_ALL_CNT			GENMASK(31, 0)
#define EMI_WSCT					0x00000428
	#define EMI_WSCT_WORD_CNT			GENMASK(31, 0)
#define EMI_BACT					0x00000430
	#define EMI_BACT_BAND_WORD_CNT			GENMASK(31, 0)
#define EMI_MSEL					0x00000440
	#define EMI_MSEL_SEL2_MASTER			GENMASK(7, 0)
	#define EMI_MSEL_SEL3_MASTER			GENMASK(23, 16)
#define EMI_TSCT2					0x00000448
	#define EMI_TSCT2_TRANS2_CNT			GENMASK(31, 0)
#define EMI_TSCT3					0x00000450
	#define EMI_TSCT3_TRANS3_CNT			GENMASK(31, 0)
#define EMI_WSCT2					0x00000458
	#define EMI_WSCT2_WORD2_CNT			GENMASK(31, 0)
#define EMI_WSCT3					0x00000460
	#define EMI_WSCT3_WORD3_CNT			GENMASK(31, 0)


#endif /*__EMI_REG_REGS_H__*/
