

================================================================
== Vitis HLS Report for 'im_pros'
================================================================
* Date:           Mon Nov  6 16:26:42 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        image_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   120660|   120660|  1.207 ms|  1.207 ms|  120661|  120661|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |   120658|   120658|        12|         10|          1|  12065|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    593|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|    -|     196|    180|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    245|    -|
|Register         |        -|    -|     215|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|    2|     411|   1018|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |AXI_CPU_s_axi_U  |AXI_CPU_s_axi  |       16|   0|  196|  180|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |       16|   0|  196|  180|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+----------------+
    |              Instance             |             Module             |   Expression   |
    +-----------------------------------+--------------------------------+----------------+
    |am_addmul_10ns_8ns_13ns_23_4_1_U1  |am_addmul_10ns_8ns_13ns_23_4_1  |  (i0 + i1) * i2|
    |mul_mul_10ns_12ns_21_4_1_U2        |mul_mul_10ns_12ns_21_4_1        |         i0 * i1|
    +-----------------------------------+--------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1346_2_fu_768_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln1346_3_fu_807_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln17_fu_781_p2                 |         +|   0|  0|  21|          14|           1|
    |add_ln18_fu_688_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln215_2_fu_435_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln215_4_fu_625_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln26_fu_538_p2                 |         +|   0|  0|  15|           8|           2|
    |grp_fu_294_p2                      |         +|   0|  0|  14|           7|           2|
    |grp_fu_299_p2                      |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next303_fu_312_p2       |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next303_mid1_fu_483_p2  |         +|   0|  0|  14|           7|           2|
    |ret_10_fu_744_p2                   |         +|   0|  0|  16|           9|           9|
    |ret_11_fu_532_p2                   |         +|   0|  0|  16|           9|           9|
    |ret_12_fu_661_p2                   |         +|   0|  0|  18|          10|          10|
    |ret_13_fu_853_p2                   |         +|   0|  0|  18|          10|          10|
    |ret_14_fu_609_p2                   |         +|   0|  0|  18|          10|          10|
    |ret_15_fu_619_p2                   |         +|   0|  0|  18|          10|          10|
    |ret_3_fu_671_p2                    |         +|   0|  0|  18|          10|          10|
    |ret_4_fu_506_p2                    |         +|   0|  0|  16|           9|           9|
    |ret_6_fu_859_p2                    |         +|   0|  0|  18|          10|          10|
    |ret_fu_794_p2                      |         +|   0|  0|  17|          10|          10|
    |ap_condition_1001                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_950                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_956                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_963                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_969                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_976                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_982                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_987                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_992                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_996                   |       and|   0|  0|   2|           1|           1|
    |cmp2_fu_331_p2                     |      icmp|   0|  0|  10|           7|           1|
    |cmp2_mid1_fu_364_p2                |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln17_fu_337_p2                |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln18_fu_343_p2                |      icmp|   0|  0|  10|           7|           2|
    |icmp_ln20_1_fu_401_p2              |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln20_fu_419_p2                |      icmp|   0|  0|  10|           7|           1|
    |or_ln17_fu_590_p2                  |        or|   0|  0|  14|          14|           1|
    |or_ln20_fu_395_p2                  |        or|   0|  0|   7|           7|           7|
    |or_ln215_1_fu_750_p2               |        or|   0|  0|  14|          14|           1|
    |or_ln215_fu_722_p2                 |        or|   0|  0|  14|          14|           1|
    |select_ln17_1_fu_357_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln17_2_fu_369_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln17_3_fu_813_p3            |    select|   0|  0|   9|           1|          10|
    |select_ln17_4_fu_709_p3            |    select|   0|  0|  14|           1|          14|
    |select_ln17_5_fu_774_p3            |    select|   0|  0|  56|           1|          64|
    |select_ln17_6_fu_489_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln17_fu_349_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln215_fu_552_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln17_fu_414_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 593|         319|         304|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_263_p4               |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten_phi_fu_275_p4  |   9|          2|   14|         28|
    |ap_phi_mux_j_phi_fu_287_p4               |   9|          2|    7|         14|
    |i_reg_259                                |   9|          2|    7|         14|
    |imageIn_address0                         |  65|         16|   14|        224|
    |imageOut_address0                        |  26|          5|   14|         70|
    |imageOut_d0                              |  26|          5|    8|         40|
    |indvar_flatten_reg_271                   |   9|          2|   14|         28|
    |j_reg_283                                |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 245|         53|   94|        461|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln1346_2_reg_1084             |   9|   0|    9|          0|
    |add_ln17_reg_1094                 |  14|   0|   14|          0|
    |add_ln18_reg_1049                 |   7|   0|    7|          0|
    |ap_CS_fsm                         |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |i_reg_259                         |   7|   0|    7|          0|
    |icmp_ln17_reg_920                 |   1|   0|    1|          0|
    |icmp_ln18_reg_924                 |   1|   0|    1|          0|
    |icmp_ln20_1_reg_968               |   1|   0|    1|          0|
    |icmp_ln20_reg_983                 |   1|   0|    1|          0|
    |imageOut_addr_2_reg_963           |  14|   0|   14|          0|
    |imageOut_addr_reg_1114            |   7|   0|   14|          7|
    |indvar_flatten_reg_271            |  14|   0|   14|          0|
    |indvars_iv_next303_mid1_reg_1003  |   7|   0|    7|          0|
    |indvars_iv_next303_reg_902        |   7|   0|    7|          0|
    |j_reg_283                         |   7|   0|    7|          0|
    |reg_304                           |   8|   0|    8|          0|
    |reg_308                           |   8|   0|    8|          0|
    |ret_10_reg_1074                   |   9|   0|    9|          0|
    |ret_11_reg_1019                   |   9|   0|    9|          0|
    |ret_15_reg_1039                   |  10|   0|   10|          0|
    |ret_4_reg_1008                    |   9|   0|    9|          0|
    |select_ln17_1_reg_947             |   7|   0|    7|          0|
    |select_ln17_2_reg_954             |   1|   0|    1|          0|
    |select_ln17_4_reg_1064            |   7|   0|   14|          7|
    |select_ln17_5_reg_1089            |   7|   0|   64|         57|
    |select_ln17_reg_932               |   7|   0|    7|          0|
    |tmp_2_reg_909                     |   7|   0|   14|          7|
    |tmp_8_reg_977                     |   7|   0|   14|          7|
    |tmp_reg_997                       |   7|   0|   14|          7|
    |trunc_ln17_reg_958                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 215|   0|  307|         92|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXI_CPU_AWVALID  |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_AWREADY  |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_AWADDR   |   in|   16|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WVALID   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WREADY   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WDATA    |   in|   32|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WSTRB    |   in|    4|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARVALID  |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARREADY  |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARADDR   |   in|   16|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RVALID   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RREADY   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RDATA    |  out|   32|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RRESP    |  out|    2|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BVALID   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BREADY   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BRESP    |  out|    2|       s_axi|       AXI_CPU|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       im_pros|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       im_pros|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       im_pros|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 10, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %imageIn, i32 666, i32 17, i32 1"   --->   Operation 16 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageIn, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %imageIn"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_17 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %imageOut, i32 666, i32 17, i32 1"   --->   Operation 20 'specmemcore' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageOut, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageOut, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %imageOut"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%br_ln17 = br void" [image_processor.cpp:17]   --->   Operation 25 'br' 'br_ln17' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i7 0, void, i7 %select_ln17_1, void" [image_processor.cpp:20]   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.89ns)   --->   "%indvars_iv_next303 = add i7 %i, i7 1" [image_processor.cpp:20]   --->   Operation 27 'add' 'indvars_iv_next303' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %indvars_iv_next303, i7 0"   --->   Operation 28 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i14 %tmp_2"   --->   Operation 29 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%imageIn_addr_2 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_1"   --->   Operation 30 'getelementptr' 'imageIn_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%rhs = load i14 %imageIn_addr_2"   --->   Operation 31 'load' 'rhs' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 0, void, i14 %add_ln17, void" [image_processor.cpp:17]   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j = phi i7 0, void, i7 %add_ln18, void" [image_processor.cpp:20]   --->   Operation 33 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.86ns)   --->   "%cmp2 = icmp_eq  i7 %i, i7 0" [image_processor.cpp:20]   --->   Operation 34 'icmp' 'cmp2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%rhs = load i14 %imageIn_addr_2"   --->   Operation 35 'load' 'rhs' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_3 : Operation 36 [1/1] (0.86ns)   --->   "%icmp_ln17 = icmp_eq  i14 %indvar_flatten, i14 12065" [image_processor.cpp:17]   --->   Operation 36 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split2, void" [image_processor.cpp:17]   --->   Operation 37 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.86ns)   --->   "%icmp_ln18 = icmp_eq  i7 %j, i7 127" [image_processor.cpp:18]   --->   Operation 38 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.42ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i7 0, i7 %j" [image_processor.cpp:17]   --->   Operation 39 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.42ns)   --->   "%select_ln17_1 = select i1 %icmp_ln18, i7 %indvars_iv_next303, i7 %i" [image_processor.cpp:17]   --->   Operation 40 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.86ns)   --->   "%cmp2_mid1 = icmp_eq  i7 %indvars_iv_next303, i7 0" [image_processor.cpp:20]   --->   Operation 41 'icmp' 'cmp2_mid1' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.26ns)   --->   "%select_ln17_2 = select i1 %icmp_ln18, i1 %cmp2_mid1, i1 %cmp2" [image_processor.cpp:17]   --->   Operation 42 'select' 'select_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i7 %select_ln17_1" [image_processor.cpp:17]   --->   Operation 43 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %select_ln17" [image_processor.cpp:34]   --->   Operation 44 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i14 %tmp_9" [image_processor.cpp:34]   --->   Operation 45 'zext' 'zext_ln34' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%imageOut_addr_2 = getelementptr i8 %imageOut, i64 0, i64 %zext_ln34" [image_processor.cpp:34]   --->   Operation 46 'getelementptr' 'imageOut_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20_1)   --->   "%or_ln20 = or i7 %select_ln17, i7 %select_ln17_1" [image_processor.cpp:20]   --->   Operation 47 'or' 'or_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln20_1 = icmp_eq  i7 %or_ln20, i7 0" [image_processor.cpp:20]   --->   Operation 48 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20_1, void, void" [image_processor.cpp:20]   --->   Operation 49 'br' 'br_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%imageIn_addr_3 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln34"   --->   Operation 50 'getelementptr' 'imageIn_addr_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.35ns)   --->   "%imageIn_load = load i14 %imageIn_addr_3"   --->   Operation 51 'load' 'imageIn_load' <Predicate = (!icmp_ln17 & !icmp_ln20_1)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %select_ln17_2, void, void" [image_processor.cpp:24]   --->   Operation 52 'br' 'br_ln24' <Predicate = (!icmp_ln17 & !icmp_ln20_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 0" [image_processor.cpp:22]   --->   Operation 53 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.33ns)   --->   "%xor_ln17 = xor i1 %trunc_ln17, i1 1" [image_processor.cpp:17]   --->   Operation 54 'xor' 'xor_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.86ns)   --->   "%icmp_ln20 = icmp_eq  i7 %select_ln17, i7 0" [image_processor.cpp:20]   --->   Operation 55 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/2] (1.35ns)   --->   "%imageIn_load = load i14 %imageIn_addr_3"   --->   Operation 56 'load' 'imageIn_load' <Predicate = (!icmp_ln17 & !icmp_ln20_1)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln17"   --->   Operation 57 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i8 %or_ln"   --->   Operation 58 'sext' 'sext_ln215' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.98ns)   --->   "%add_ln215_2 = add i14 %sext_ln215, i14 %tmp_8"   --->   Operation 59 'add' 'add_ln215_2' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln215_1 = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln215_2, i32 7, i32 13"   --->   Operation 60 'partselect' 'lshr_ln215_1' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %lshr_ln215_1, i7 %select_ln17"   --->   Operation 61 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i14 %tmp_s"   --->   Operation 62 'zext' 'zext_ln215_14' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%imageIn_addr_7 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_14"   --->   Operation 63 'getelementptr' 'imageIn_addr_7' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (1.35ns)   --->   "%imageIn_load_6 = load i14 %imageIn_addr_7"   --->   Operation 64 'load' 'imageIn_load_6' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln20, void, void" [image_processor.cpp:28]   --->   Operation 65 'br' 'br_ln28' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln17, i7 %select_ln17"   --->   Operation 66 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i8 %tmp_7"   --->   Operation 67 'zext' 'zext_ln215_11' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%imageIn_addr_4 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_11"   --->   Operation 68 'getelementptr' 'imageIn_addr_4' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (1.35ns)   --->   "%imageIn_load_3 = load i14 %imageIn_addr_4"   --->   Operation 69 'load' 'imageIn_load_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %i, i7 0"   --->   Operation 70 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.89ns)   --->   "%indvars_iv_next303_mid1 = add i7 %i, i7 2" [image_processor.cpp:20]   --->   Operation 71 'add' 'indvars_iv_next303_mid1' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.42ns)   --->   "%select_ln17_6 = select i1 %icmp_ln18, i7 %indvars_iv_next303_mid1, i7 %indvars_iv_next303" [image_processor.cpp:17]   --->   Operation 72 'select' 'select_ln17_6' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i7 %select_ln17" [image_processor.cpp:18]   --->   Operation 73 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (1.35ns)   --->   "%imageIn_load_6 = load i14 %imageIn_addr_7"   --->   Operation 74 'load' 'imageIn_load_6' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1346_2 = zext i8 %imageIn_load"   --->   Operation 75 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1346_3 = zext i8 %imageIn_load_6"   --->   Operation 76 'zext' 'zext_ln1346_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.90ns)   --->   "%ret_4 = add i9 %zext_ln1346_3, i9 %zext_ln1346_2"   --->   Operation 77 'add' 'ret_4' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_6, i7 %select_ln17"   --->   Operation 78 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i14 %tmp_17"   --->   Operation 79 'zext' 'zext_ln215_18' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%imageIn_addr_8 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_18"   --->   Operation 80 'getelementptr' 'imageIn_addr_8' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (1.35ns)   --->   "%imageIn_load_7 = load i14 %imageIn_addr_8"   --->   Operation 81 'load' 'imageIn_load_7' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_5 : Operation 82 [1/2] (1.35ns)   --->   "%imageIn_load_3 = load i14 %imageIn_addr_4"   --->   Operation 82 'load' 'imageIn_load_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i8 %imageIn_load"   --->   Operation 83 'zext' 'zext_ln1346' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i8 %imageIn_load_3"   --->   Operation 84 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.90ns)   --->   "%ret_11 = add i9 %zext_ln1346_1, i9 %zext_ln1346"   --->   Operation 85 'add' 'ret_11' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.89ns)   --->   "%add_ln26 = add i8 %zext_ln18_1, i8 255" [image_processor.cpp:26]   --->   Operation 86 'add' 'add_ln26' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.89ns)   --->   "%add_ln215 = add i7 %select_ln17, i7 127"   --->   Operation 87 'add' 'add_ln215' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln26, i32 7"   --->   Operation 88 'bitselect' 'tmp_15' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.26ns)   --->   "%select_ln215 = select i1 %tmp_15, i7 127, i7 0"   --->   Operation 89 'select' 'select_ln215' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln215, i7 %add_ln215"   --->   Operation 90 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i14 %tmp_16"   --->   Operation 91 'zext' 'zext_ln215_17' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%imageIn_addr_5 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_17"   --->   Operation 92 'getelementptr' 'imageIn_addr_5' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (1.35ns)   --->   "%rhs_2 = load i14 %imageIn_addr_5"   --->   Operation 93 'load' 'rhs_2' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 6 <SV = 5> <Delay = 2.24>
ST_6 : Operation 94 [1/2] (1.35ns)   --->   "%imageIn_load_7 = load i14 %imageIn_addr_8"   --->   Operation 94 'load' 'imageIn_load_7' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_6 : Operation 95 [1/1] (0.89ns)   --->   "%add_ln215_3 = add i7 %select_ln17, i7 127"   --->   Operation 95 'add' 'add_ln215_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %add_ln215_3"   --->   Operation 96 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln215_19 = zext i14 %tmp_18"   --->   Operation 97 'zext' 'zext_ln215_19' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%imageIn_addr_9 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_19"   --->   Operation 98 'getelementptr' 'imageIn_addr_9' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (1.35ns)   --->   "%rhs_4 = load i14 %imageIn_addr_9"   --->   Operation 99 'load' 'rhs_4' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_6 : Operation 100 [1/2] (1.35ns)   --->   "%rhs_2 = load i14 %imageIn_addr_5"   --->   Operation 100 'load' 'rhs_2' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_6 : Operation 101 [1/1] (0.89ns)   --->   "%add_ln215_1 = add i7 %select_ln17, i7 1"   --->   Operation 101 'add' 'add_ln215_1' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i7 %add_ln215_1"   --->   Operation 102 'zext' 'zext_ln215_13' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%imageIn_addr_6 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_13"   --->   Operation 103 'getelementptr' 'imageIn_addr_6' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (1.35ns)   --->   "%rhs_3 = load i14 %imageIn_addr_6"   --->   Operation 104 'load' 'rhs_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 7 <SV = 6> <Delay = 3.82>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln17 = or i14 %tmp_8, i14 1" [image_processor.cpp:17]   --->   Operation 105 'or' 'or_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %select_ln17" [image_processor.cpp:18]   --->   Operation 106 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%imageOut_addr_1 = getelementptr i8 %imageOut, i64 0, i64 %zext_ln18" [image_processor.cpp:26]   --->   Operation 107 'getelementptr' 'imageOut_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i7 %select_ln17" [image_processor.cpp:18]   --->   Operation 108 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1346_6 = zext i9 %ret_4"   --->   Operation 109 'zext' 'zext_ln1346_6' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1346_7 = zext i8 %imageIn_load_7"   --->   Operation 110 'zext' 'zext_ln1346_7' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_14 = add i10 %zext_ln1346_6, i10 %zext_ln1346_7"   --->   Operation 111 'add' 'ret_14' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 112 [1/2] (1.35ns)   --->   "%rhs_4 = load i14 %imageIn_addr_9"   --->   Operation 112 'load' 'rhs_4' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1346_8 = zext i8 %rhs_4"   --->   Operation 113 'zext' 'zext_ln1346_8' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%ret_15 = add i10 %ret_14, i10 %zext_ln1346_8"   --->   Operation 114 'add' 'ret_15' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 115 [1/1] (0.98ns)   --->   "%add_ln215_4 = add i14 %zext_ln18_2, i14 %or_ln17"   --->   Operation 115 'add' 'add_ln215_4' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.89ns)   --->   "%add_ln215_5 = add i7 %select_ln17, i7 1"   --->   Operation 116 'add' 'add_ln215_5' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%lshr_ln215_2 = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln215_4, i32 7, i32 13"   --->   Operation 117 'partselect' 'lshr_ln215_2' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %lshr_ln215_2, i7 %add_ln215_5"   --->   Operation 118 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i14 %tmp_3"   --->   Operation 119 'zext' 'zext_ln215_15' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%imageIn_addr_10 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_15"   --->   Operation 120 'getelementptr' 'imageIn_addr_10' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 121 [2/2] (1.35ns)   --->   "%rhs_5 = load i14 %imageIn_addr_10"   --->   Operation 121 'load' 'rhs_5' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i9 %ret_11"   --->   Operation 122 'zext' 'zext_ln215_10' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i8 %rhs_2"   --->   Operation 123 'zext' 'zext_ln215_12' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_12 = add i10 %zext_ln215_10, i10 %zext_ln215_12"   --->   Operation 124 'add' 'ret_12' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 125 [1/2] (1.35ns)   --->   "%rhs_3 = load i14 %imageIn_addr_6"   --->   Operation 125 'load' 'rhs_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1346_5 = zext i8 %rhs_3"   --->   Operation 126 'zext' 'zext_ln1346_5' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%ret_3 = add i10 %ret_12, i10 %zext_ln1346_5"   --->   Operation 127 'add' 'ret_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln213_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_3, i32 2, i32 9"   --->   Operation 128 'partselect' 'trunc_ln213_1' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.35ns)   --->   "%store_ln26 = store i8 %trunc_ln213_1, i14 %imageOut_addr_1" [image_processor.cpp:26]   --->   Operation 129 'store' 'store_ln26' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln27 = br void" [image_processor.cpp:27]   --->   Operation 130 'br' 'br_ln27' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.89ns)   --->   "%add_ln18 = add i7 %select_ln17, i7 1" [image_processor.cpp:18]   --->   Operation 131 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.92>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i14 %tmp"   --->   Operation 133 'zext' 'zext_ln215' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%imageIn_addr = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215"   --->   Operation 134 'getelementptr' 'imageIn_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 135 [2/2] (1.35ns)   --->   "%lhs = load i14 %imageIn_addr"   --->   Operation 135 'load' 'lhs' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %indvars_iv_next303_mid1, i7 0"   --->   Operation 136 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i14 %tmp_5"   --->   Operation 137 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%imageIn_addr_12 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_6"   --->   Operation 138 'getelementptr' 'imageIn_addr_12' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (1.35ns)   --->   "%imageIn_load_5 = load i14 %imageIn_addr_12"   --->   Operation 139 'load' 'imageIn_load_5' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_8 : Operation 140 [1/1] (0.54ns)   --->   "%select_ln17_4 = select i1 %icmp_ln18, i14 %tmp_5, i14 %tmp_2" [image_processor.cpp:17]   --->   Operation 140 'select' 'select_ln17_4' <Predicate = (!icmp_ln17)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1346_9 = zext i10 %ret_15"   --->   Operation 141 'zext' 'zext_ln1346_9' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 142 [1/2] (1.35ns)   --->   "%rhs_5 = load i14 %imageIn_addr_10"   --->   Operation 142 'load' 'rhs_5' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1346_10 = zext i8 %rhs_5"   --->   Operation 143 'zext' 'zext_ln1346_10' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (2.48ns) (grouped into DSP with root node mul_ln1364)   --->   "%ret_9 = add i11 %zext_ln1346_9, i11 %zext_ln1346_10"   --->   Operation 144 'add' 'ret_9' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 2.48> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1364)   --->   "%zext_ln1364 = zext i11 %ret_9"   --->   Operation 145 'zext' 'zext_ln1364' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 146 [4/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 146 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.25>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln215 = or i14 %tmp, i14 1"   --->   Operation 147 'or' 'or_ln215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 0, i14 %or_ln215"   --->   Operation 148 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%imageIn_addr_1 = getelementptr i8 %imageIn, i64 0, i64 %tmp_1"   --->   Operation 149 'getelementptr' 'imageIn_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 150 [1/2] (1.35ns)   --->   "%lhs = load i14 %imageIn_addr"   --->   Operation 150 'load' 'lhs' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %lhs"   --->   Operation 151 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %rhs"   --->   Operation 152 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.90ns)   --->   "%ret_10 = add i9 %zext_ln215_3, i9 %zext_ln215_2"   --->   Operation 153 'add' 'ret_10' <Predicate = (!icmp_ln18)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [2/2] (1.35ns)   --->   "%rhs_1 = load i14 %imageIn_addr_1"   --->   Operation 154 'load' 'rhs_1' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln215_1 = or i14 %tmp_2, i14 1"   --->   Operation 155 'or' 'or_ln215_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 0, i14 %or_ln215_1"   --->   Operation 156 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%imageIn_addr_11 = getelementptr i8 %imageIn, i64 0, i64 %tmp_4"   --->   Operation 157 'getelementptr' 'imageIn_addr_11' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 158 [1/2] (1.35ns)   --->   "%imageIn_load_5 = load i14 %imageIn_addr_12"   --->   Operation 158 'load' 'imageIn_load_5' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %imageIn_load_5"   --->   Operation 159 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.90ns)   --->   "%add_ln1346_2 = add i9 %zext_ln215_7, i9 %zext_ln215_3"   --->   Operation 160 'add' 'add_ln1346_2' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [2/2] (1.35ns)   --->   "%imageIn_load_8 = load i14 %imageIn_addr_11"   --->   Operation 161 'load' 'imageIn_load_8' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_9 : Operation 162 [1/1] (0.49ns)   --->   "%select_ln17_5 = select i1 %icmp_ln18, i64 %tmp_4, i64 %tmp_1" [image_processor.cpp:17]   --->   Operation 162 'select' 'select_ln17_5' <Predicate = (!icmp_ln17)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [3/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 163 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 164 [1/1] (0.98ns)   --->   "%add_ln17 = add i14 %indvar_flatten, i14 1" [image_processor.cpp:17]   --->   Operation 164 'add' 'add_ln17' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i9 %ret_10"   --->   Operation 165 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 166 [1/2] (1.35ns)   --->   "%rhs_1 = load i14 %imageIn_addr_1"   --->   Operation 166 'load' 'rhs_1' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i8 %rhs_1"   --->   Operation 167 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.92ns)   --->   "%ret = add i10 %zext_ln215_4, i10 %zext_ln215_5"   --->   Operation 168 'add' 'ret' <Predicate = (!icmp_ln18)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i9 %add_ln1346_2"   --->   Operation 169 'zext' 'zext_ln215_8' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 170 [1/2] (1.35ns)   --->   "%imageIn_load_8 = load i14 %imageIn_addr_11"   --->   Operation 170 'load' 'imageIn_load_8' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i8 %imageIn_load_8"   --->   Operation 171 'zext' 'zext_ln215_9' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.92ns)   --->   "%add_ln1346_3 = add i10 %zext_ln215_8, i10 %zext_ln215_9"   --->   Operation 172 'add' 'add_ln1346_3' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.47ns)   --->   "%select_ln17_3 = select i1 %icmp_ln18, i10 %add_ln1346_3, i10 %ret" [image_processor.cpp:17]   --->   Operation 173 'select' 'select_ln17_3' <Predicate = (!icmp_ln17)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %select_ln17_3" [image_processor.cpp:17]   --->   Operation 174 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 175 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln17 = mul i21 %zext_ln17, i21 1366" [image_processor.cpp:17]   --->   Operation 175 'mul' 'mul_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i14 %select_ln17_4"   --->   Operation 176 'zext' 'zext_ln215_16' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%imageIn_addr_13 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_16"   --->   Operation 177 'getelementptr' 'imageIn_addr_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 178 [2/2] (1.35ns)   --->   "%imageIn_load_9 = load i14 %imageIn_addr_13" [image_processor.cpp:17]   --->   Operation 178 'load' 'imageIn_load_9' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_10 : Operation 179 [2/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 179 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.35>
ST_11 : Operation 180 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln17 = mul i21 %zext_ln17, i21 1366" [image_processor.cpp:17]   --->   Operation 180 'mul' 'mul_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 181 [1/2] (1.35ns)   --->   "%imageIn_load_9 = load i14 %imageIn_addr_13" [image_processor.cpp:17]   --->   Operation 181 'load' 'imageIn_load_9' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%imageIn_addr_14 = getelementptr i8 %imageIn, i64 0, i64 %select_ln17_5"   --->   Operation 182 'getelementptr' 'imageIn_addr_14' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 183 [2/2] (1.35ns)   --->   "%imageIn_load_10 = load i14 %imageIn_addr_14" [image_processor.cpp:17]   --->   Operation 183 'load' 'imageIn_load_10' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_11 : Operation 184 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 184 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln213_3 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %mul_ln1364, i32 14, i32 21"   --->   Operation 185 'partselect' 'trunc_ln213_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (1.35ns)   --->   "%store_ln34 = store i8 %trunc_ln213_3, i14 %imageOut_addr_2" [image_processor.cpp:34]   --->   Operation 186 'store' 'store_ln34' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.82>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i14 %tmp_8" [image_processor.cpp:22]   --->   Operation 188 'zext' 'zext_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%imageOut_addr = getelementptr i8 %imageOut, i64 0, i64 %zext_ln22" [image_processor.cpp:22]   --->   Operation 189 'getelementptr' 'imageOut_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 190 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln17 = mul i21 %zext_ln17, i21 1366" [image_processor.cpp:17]   --->   Operation 190 'mul' 'mul_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i8 %imageIn_load_9" [image_processor.cpp:17]   --->   Operation 191 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 192 [1/2] (1.35ns)   --->   "%imageIn_load_10 = load i14 %imageIn_addr_14" [image_processor.cpp:17]   --->   Operation 192 'load' 'imageIn_load_10' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i8 %imageIn_load_10" [image_processor.cpp:17]   --->   Operation 193 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1346_4 = zext i9 %ret_4"   --->   Operation 194 'zext' 'zext_ln1346_4' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_13 = add i10 %zext_ln1346_4, i10 %zext_ln17_1"   --->   Operation 195 'add' 'ret_13' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 196 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%ret_6 = add i10 %ret_13, i10 %zext_ln17_2"   --->   Operation 196 'add' 'ret_6' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln213_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_6, i32 2, i32 9"   --->   Operation 197 'partselect' 'trunc_ln213_2' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (1.35ns)   --->   "%store_ln30 = store i8 %trunc_ln213_2, i14 %imageOut_addr" [image_processor.cpp:30]   --->   Operation 198 'store' 'store_ln30' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln31 = br void" [image_processor.cpp:31]   --->   Operation 199 'br' 'br_ln31' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.35>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_str"   --->   Operation 200 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12065, i64 12065, i64 12065"   --->   Operation 201 'speclooptripcount' 'empty_18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_13 : Operation 202 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln17 = mul i21 %zext_ln17, i21 1366" [image_processor.cpp:17]   --->   Operation 202 'mul' 'mul_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln213_mid2 = partselect i8 @_ssdm_op_PartSelect.i8.i21.i32.i32, i21 %mul_ln17, i32 12, i32 19" [image_processor.cpp:17]   --->   Operation 203 'partselect' 'trunc_ln213_mid2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [image_processor.cpp:18]   --->   Operation 204 'specpipeline' 'specpipeline_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [image_processor.cpp:18]   --->   Operation 205 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (1.35ns)   --->   "%store_ln22 = store i8 %trunc_ln213_mid2, i14 %imageOut_addr" [image_processor.cpp:22]   --->   Operation 206 'store' 'store_ln22' <Predicate = (icmp_ln20_1)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [image_processor.cpp:23]   --->   Operation 207 'br' 'br_ln23' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [image_processor.cpp:38]   --->   Operation 208 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imageIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ imageOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0       (spectopmodule    ) [ 000000000000000]
empty                   (specmemcore      ) [ 000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000]
empty_17                (specmemcore      ) [ 000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000]
br_ln17                 (br               ) [ 011111111111110]
i                       (phi              ) [ 001111001111110]
indvars_iv_next303      (add              ) [ 000111000000000]
tmp_2                   (bitconcatenate   ) [ 000111111100000]
zext_ln215_1            (zext             ) [ 000000000000000]
imageIn_addr_2          (getelementptr    ) [ 000100000000000]
indvar_flatten          (phi              ) [ 001100001111110]
j                       (phi              ) [ 001100001111110]
cmp2                    (icmp             ) [ 000000000000000]
rhs                     (load             ) [ 000011111100000]
icmp_ln17               (icmp             ) [ 001111111111110]
br_ln17                 (br               ) [ 000000000000000]
icmp_ln18               (icmp             ) [ 000011111110000]
select_ln17             (select           ) [ 000011110000000]
select_ln17_1           (select           ) [ 011111111111110]
cmp2_mid1               (icmp             ) [ 000000000000000]
select_ln17_2           (select           ) [ 001011111111100]
trunc_ln17              (trunc            ) [ 000010000000000]
tmp_9                   (bitconcatenate   ) [ 000000000000000]
zext_ln34               (zext             ) [ 000000000000000]
imageOut_addr_2         (getelementptr    ) [ 000011111111000]
or_ln20                 (or               ) [ 000000000000000]
icmp_ln20_1             (icmp             ) [ 001111111111110]
br_ln20                 (br               ) [ 000000000000000]
imageIn_addr_3          (getelementptr    ) [ 000010000000000]
br_ln24                 (br               ) [ 000000000000000]
tmp_8                   (bitconcatenate   ) [ 001001111111100]
xor_ln17                (xor              ) [ 000000000000000]
icmp_ln20               (icmp             ) [ 001001111111100]
imageIn_load            (load             ) [ 000001000000000]
or_ln                   (bitconcatenate   ) [ 000000000000000]
sext_ln215              (sext             ) [ 000000000000000]
add_ln215_2             (add              ) [ 000000000000000]
lshr_ln215_1            (partselect       ) [ 000000000000000]
tmp_s                   (bitconcatenate   ) [ 000000000000000]
zext_ln215_14           (zext             ) [ 000000000000000]
imageIn_addr_7          (getelementptr    ) [ 000001000000000]
br_ln28                 (br               ) [ 000000000000000]
tmp_7                   (bitconcatenate   ) [ 000000000000000]
zext_ln215_11           (zext             ) [ 000000000000000]
imageIn_addr_4          (getelementptr    ) [ 000001000000000]
tmp                     (bitconcatenate   ) [ 000000111100000]
indvars_iv_next303_mid1 (add              ) [ 000000111000000]
select_ln17_6           (select           ) [ 000000000000000]
zext_ln18_1             (zext             ) [ 000000000000000]
imageIn_load_6          (load             ) [ 000000000000000]
zext_ln1346_2           (zext             ) [ 000000000000000]
zext_ln1346_3           (zext             ) [ 000000000000000]
ret_4                   (add              ) [ 001000111111100]
tmp_17                  (bitconcatenate   ) [ 000000000000000]
zext_ln215_18           (zext             ) [ 000000000000000]
imageIn_addr_8          (getelementptr    ) [ 000000100000000]
imageIn_load_3          (load             ) [ 000000000000000]
zext_ln1346             (zext             ) [ 000000000000000]
zext_ln1346_1           (zext             ) [ 000000000000000]
ret_11                  (add              ) [ 000000110000000]
add_ln26                (add              ) [ 000000000000000]
add_ln215               (add              ) [ 000000000000000]
tmp_15                  (bitselect        ) [ 000000000000000]
select_ln215            (select           ) [ 000000000000000]
tmp_16                  (bitconcatenate   ) [ 000000000000000]
zext_ln215_17           (zext             ) [ 000000000000000]
imageIn_addr_5          (getelementptr    ) [ 000000100000000]
imageIn_load_7          (load             ) [ 000000010000000]
add_ln215_3             (add              ) [ 000000000000000]
tmp_18                  (bitconcatenate   ) [ 000000000000000]
zext_ln215_19           (zext             ) [ 000000000000000]
imageIn_addr_9          (getelementptr    ) [ 000000010000000]
rhs_2                   (load             ) [ 000000010000000]
add_ln215_1             (add              ) [ 000000000000000]
zext_ln215_13           (zext             ) [ 000000000000000]
imageIn_addr_6          (getelementptr    ) [ 000000010000000]
or_ln17                 (or               ) [ 000000000000000]
zext_ln18               (zext             ) [ 000000000000000]
imageOut_addr_1         (getelementptr    ) [ 000000000000000]
zext_ln18_2             (zext             ) [ 000000000000000]
zext_ln1346_6           (zext             ) [ 000000000000000]
zext_ln1346_7           (zext             ) [ 000000000000000]
ret_14                  (add              ) [ 000000000000000]
rhs_4                   (load             ) [ 000000000000000]
zext_ln1346_8           (zext             ) [ 000000000000000]
ret_15                  (add              ) [ 000000001000000]
add_ln215_4             (add              ) [ 000000000000000]
add_ln215_5             (add              ) [ 000000000000000]
lshr_ln215_2            (partselect       ) [ 000000000000000]
tmp_3                   (bitconcatenate   ) [ 000000000000000]
zext_ln215_15           (zext             ) [ 000000000000000]
imageIn_addr_10         (getelementptr    ) [ 000000001000000]
zext_ln215_10           (zext             ) [ 000000000000000]
zext_ln215_12           (zext             ) [ 000000000000000]
ret_12                  (add              ) [ 000000000000000]
rhs_3                   (load             ) [ 000000000000000]
zext_ln1346_5           (zext             ) [ 000000000000000]
ret_3                   (add              ) [ 000000000000000]
trunc_ln213_1           (partselect       ) [ 000000000000000]
store_ln26              (store            ) [ 000000000000000]
br_ln27                 (br               ) [ 000000000000000]
add_ln18                (add              ) [ 011111111111110]
br_ln0                  (br               ) [ 011111111111110]
zext_ln215              (zext             ) [ 000000000000000]
imageIn_addr            (getelementptr    ) [ 000000000100000]
tmp_5                   (bitconcatenate   ) [ 000000000000000]
zext_ln215_6            (zext             ) [ 000000000000000]
imageIn_addr_12         (getelementptr    ) [ 000000000100000]
select_ln17_4           (select           ) [ 000000000110000]
zext_ln1346_9           (zext             ) [ 000000000000000]
rhs_5                   (load             ) [ 000000000000000]
zext_ln1346_10          (zext             ) [ 000000000000000]
ret_9                   (add              ) [ 000000000000000]
zext_ln1364             (zext             ) [ 000000000111000]
or_ln215                (or               ) [ 000000000000000]
tmp_1                   (bitconcatenate   ) [ 000000000000000]
imageIn_addr_1          (getelementptr    ) [ 000000000010000]
lhs                     (load             ) [ 000000000000000]
zext_ln215_2            (zext             ) [ 000000000000000]
zext_ln215_3            (zext             ) [ 000000000000000]
ret_10                  (add              ) [ 000000000010000]
or_ln215_1              (or               ) [ 000000000000000]
tmp_4                   (bitconcatenate   ) [ 000000000000000]
imageIn_addr_11         (getelementptr    ) [ 000000000010000]
imageIn_load_5          (load             ) [ 000000000000000]
zext_ln215_7            (zext             ) [ 000000000000000]
add_ln1346_2            (add              ) [ 000000000010000]
select_ln17_5           (select           ) [ 000000000011000]
add_ln17                (add              ) [ 011111110001110]
zext_ln215_4            (zext             ) [ 000000000000000]
rhs_1                   (load             ) [ 000000000000000]
zext_ln215_5            (zext             ) [ 000000000000000]
ret                     (add              ) [ 000000000000000]
zext_ln215_8            (zext             ) [ 000000000000000]
imageIn_load_8          (load             ) [ 000000000000000]
zext_ln215_9            (zext             ) [ 000000000000000]
add_ln1346_3            (add              ) [ 000000000000000]
select_ln17_3           (select           ) [ 000000000000000]
zext_ln17               (zext             ) [ 001100000001110]
zext_ln215_16           (zext             ) [ 000000000000000]
imageIn_addr_13         (getelementptr    ) [ 000000000001000]
imageIn_load_9          (load             ) [ 001000000000100]
imageIn_addr_14         (getelementptr    ) [ 001000000000100]
mul_ln1364              (mul              ) [ 000000000000000]
trunc_ln213_3           (partselect       ) [ 000000000000000]
store_ln34              (store            ) [ 000000000000000]
br_ln0                  (br               ) [ 000000000000000]
zext_ln22               (zext             ) [ 000000000000000]
imageOut_addr           (getelementptr    ) [ 000100000000010]
zext_ln17_1             (zext             ) [ 000000000000000]
imageIn_load_10         (load             ) [ 000000000000000]
zext_ln17_2             (zext             ) [ 000000000000000]
zext_ln1346_4           (zext             ) [ 000000000000000]
ret_13                  (add              ) [ 000000000000000]
ret_6                   (add              ) [ 000000000000000]
trunc_ln213_2           (partselect       ) [ 000000000000000]
store_ln30              (store            ) [ 000000000000000]
br_ln31                 (br               ) [ 000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000]
empty_18                (speclooptripcount) [ 000000000000000]
mul_ln17                (mul              ) [ 000000000000000]
trunc_ln213_mid2        (partselect       ) [ 000000000000000]
specpipeline_ln18       (specpipeline     ) [ 000000000000000]
specloopname_ln18       (specloopname     ) [ 000000000000000]
store_ln22              (store            ) [ 000000000000000]
br_ln23                 (br               ) [ 000000000000000]
ret_ln38                (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imageIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imageOut">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageOut"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i50.i14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_1_VITIS_LOOP_18_2_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="imageIn_addr_2_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="14" slack="0"/>
<pin id="110" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_2/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs/2 imageIn_load/3 imageIn_load_6/4 imageIn_load_3/4 imageIn_load_7/5 rhs_2/5 rhs_4/6 rhs_3/6 rhs_5/7 lhs/8 imageIn_load_5/8 rhs_1/9 imageIn_load_8/9 imageIn_load_9/10 imageIn_load_10/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="imageOut_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="14" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageOut_addr_2/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="imageIn_addr_3_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="14" slack="0"/>
<pin id="130" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_3/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="imageIn_addr_7_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="14" slack="0"/>
<pin id="138" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_7/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="imageIn_addr_4_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_4/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="imageIn_addr_8_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_8/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="imageIn_addr_5_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="14" slack="0"/>
<pin id="162" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_5/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="imageIn_addr_9_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="14" slack="0"/>
<pin id="170" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_9/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="imageIn_addr_6_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_6/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="imageOut_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="7" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageOut_addr_1/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="imageIn_addr_10_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="14" slack="0"/>
<pin id="193" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_10/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/7 store_ln34/11 store_ln30/12 store_ln22/13 "/>
</bind>
</comp>

<comp id="203" class="1004" name="imageIn_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="14" slack="0"/>
<pin id="207" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="imageIn_addr_12_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="14" slack="0"/>
<pin id="215" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_12/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="imageIn_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="64" slack="0"/>
<pin id="223" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_1/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="imageIn_addr_11_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="64" slack="0"/>
<pin id="231" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_11/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="imageIn_addr_13_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="14" slack="0"/>
<pin id="239" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_13/10 "/>
</bind>
</comp>

<comp id="243" class="1004" name="imageIn_addr_14_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="15" slack="2"/>
<pin id="247" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_14/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="imageOut_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="14" slack="0"/>
<pin id="255" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageOut_addr/12 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="1"/>
<pin id="261" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="7" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="indvar_flatten_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="2"/>
<pin id="273" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="indvar_flatten_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="2"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="14" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="283" class="1005" name="j_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="2"/>
<pin id="285" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="j_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="2"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="7" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="2"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/5 add_ln215_3/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="3"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/6 add_ln215_5/7 "/>
</bind>
</comp>

<comp id="304" class="1005" name="reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs imageIn_load_9 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_load imageIn_load_7 rhs_2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="indvars_iv_next303_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next303/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln215_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="14" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="cmp2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="1"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln17_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="0"/>
<pin id="339" dir="0" index="1" bw="14" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln18_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln17_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="7" slack="0"/>
<pin id="352" dir="0" index="2" bw="7" slack="0"/>
<pin id="353" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln17_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="1"/>
<pin id="360" dir="0" index="2" bw="7" slack="1"/>
<pin id="361" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="cmp2_mid1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="1"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_mid1/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln17_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_2/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln17_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_9_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="14" slack="0"/>
<pin id="383" dir="0" index="1" bw="7" slack="0"/>
<pin id="384" dir="0" index="2" bw="7" slack="0"/>
<pin id="385" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln34_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln20_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln20_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_8_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="0"/>
<pin id="409" dir="0" index="1" bw="7" slack="1"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="xor_ln17_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln20_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="1"/>
<pin id="421" dir="0" index="1" bw="7" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="1"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln215_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln215_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="14" slack="0"/>
<pin id="438" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_2/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="lshr_ln215_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="0"/>
<pin id="443" dir="0" index="1" bw="14" slack="0"/>
<pin id="444" dir="0" index="2" bw="4" slack="0"/>
<pin id="445" dir="0" index="3" bw="5" slack="0"/>
<pin id="446" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln215_1/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="14" slack="0"/>
<pin id="453" dir="0" index="1" bw="7" slack="0"/>
<pin id="454" dir="0" index="2" bw="7" slack="1"/>
<pin id="455" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln215_14_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_14/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_7_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="7" slack="1"/>
<pin id="467" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln215_11_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_11/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="14" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="3"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="indvars_iv_next303_mid1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="3"/>
<pin id="485" dir="0" index="1" bw="3" slack="0"/>
<pin id="486" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next303_mid1/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln17_6_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="2"/>
<pin id="491" dir="0" index="1" bw="7" slack="0"/>
<pin id="492" dir="0" index="2" bw="7" slack="3"/>
<pin id="493" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_6/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln18_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="2"/>
<pin id="497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln1346_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="1"/>
<pin id="500" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_2/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln1346_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_3/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="ret_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_4/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_17_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="14" slack="0"/>
<pin id="514" dir="0" index="1" bw="7" slack="0"/>
<pin id="515" dir="0" index="2" bw="7" slack="2"/>
<pin id="516" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln215_18_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_18/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln1346_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln1346_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_1/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="ret_11_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_11/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln26_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_15_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="0" index="2" bw="4" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln215_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="7" slack="0"/>
<pin id="555" dir="0" index="2" bw="7" slack="0"/>
<pin id="556" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_16_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="0"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="0" index="2" bw="7" slack="0"/>
<pin id="564" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln215_17_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="14" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_17/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_18_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="14" slack="0"/>
<pin id="575" dir="0" index="1" bw="7" slack="3"/>
<pin id="576" dir="0" index="2" bw="7" slack="0"/>
<pin id="577" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln215_19_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="14" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_19/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln215_13_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_13/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="or_ln17_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="14" slack="3"/>
<pin id="592" dir="0" index="1" bw="14" slack="0"/>
<pin id="593" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln18_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="4"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln18_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="4"/>
<pin id="601" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln1346_6_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="2"/>
<pin id="604" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_6/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln1346_7_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_7/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="ret_14_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="9" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_14/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln1346_8_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_8/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="ret_15_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_15/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln215_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="0" index="1" bw="14" slack="0"/>
<pin id="628" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_4/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="lshr_ln215_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="0"/>
<pin id="633" dir="0" index="1" bw="14" slack="0"/>
<pin id="634" dir="0" index="2" bw="4" slack="0"/>
<pin id="635" dir="0" index="3" bw="5" slack="0"/>
<pin id="636" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln215_2/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="0"/>
<pin id="643" dir="0" index="1" bw="7" slack="0"/>
<pin id="644" dir="0" index="2" bw="7" slack="0"/>
<pin id="645" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln215_15_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_15/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln215_10_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="2"/>
<pin id="656" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_10/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln215_12_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_12/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="ret_12_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="9" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_12/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln1346_5_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_5/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="ret_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="0"/>
<pin id="674" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_3/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln213_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="10" slack="0"/>
<pin id="680" dir="0" index="2" bw="3" slack="0"/>
<pin id="681" dir="0" index="3" bw="5" slack="0"/>
<pin id="682" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln213_1/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln18_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="7" slack="4"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln215_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="14" slack="3"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="14" slack="0"/>
<pin id="699" dir="0" index="1" bw="7" slack="3"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln215_6_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="14" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="select_ln17_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="5"/>
<pin id="711" dir="0" index="1" bw="14" slack="0"/>
<pin id="712" dir="0" index="2" bw="14" slack="6"/>
<pin id="713" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_4/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln1346_9_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="1"/>
<pin id="717" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_9/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln1346_10_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_10/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="or_ln215_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="14" slack="4"/>
<pin id="724" dir="0" index="1" bw="14" slack="0"/>
<pin id="725" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="0" index="2" bw="14" slack="0"/>
<pin id="731" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln215_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln215_3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="6"/>
<pin id="742" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/9 "/>
</bind>
</comp>

<comp id="744" class="1004" name="ret_10_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="0" index="1" bw="8" slack="0"/>
<pin id="747" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_10/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln215_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="14" slack="7"/>
<pin id="752" dir="0" index="1" bw="14" slack="0"/>
<pin id="753" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_1/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_4_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="0" index="2" bw="14" slack="0"/>
<pin id="759" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln215_7_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln1346_2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="0"/>
<pin id="771" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1346_2/9 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln17_5_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="6"/>
<pin id="776" dir="0" index="1" bw="64" slack="0"/>
<pin id="777" dir="0" index="2" bw="64" slack="0"/>
<pin id="778" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_5/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln17_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="14" slack="7"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/10 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln215_4_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="1"/>
<pin id="789" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln215_5_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="ret_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="9" slack="0"/>
<pin id="796" dir="0" index="1" bw="8" slack="0"/>
<pin id="797" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln215_8_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="9" slack="1"/>
<pin id="802" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_8/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln215_9_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_9/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln1346_3_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="9" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1346_3/10 "/>
</bind>
</comp>

<comp id="813" class="1004" name="select_ln17_3_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="7"/>
<pin id="815" dir="0" index="1" bw="10" slack="0"/>
<pin id="816" dir="0" index="2" bw="10" slack="0"/>
<pin id="817" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_3/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln17_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="0"/>
<pin id="822" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/10 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln215_16_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="14" slack="2"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_16/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="trunc_ln213_3_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="23" slack="0"/>
<pin id="831" dir="0" index="2" bw="5" slack="0"/>
<pin id="832" dir="0" index="3" bw="6" slack="0"/>
<pin id="833" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln213_3/11 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln22_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="8"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/12 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln17_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="1"/>
<pin id="844" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/12 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln17_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/12 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln1346_4_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="7"/>
<pin id="852" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_4/12 "/>
</bind>
</comp>

<comp id="853" class="1004" name="ret_13_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="9" slack="0"/>
<pin id="855" dir="0" index="1" bw="8" slack="0"/>
<pin id="856" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_13/12 "/>
</bind>
</comp>

<comp id="859" class="1004" name="ret_6_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_6/12 "/>
</bind>
</comp>

<comp id="865" class="1004" name="trunc_ln213_2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="10" slack="0"/>
<pin id="868" dir="0" index="2" bw="3" slack="0"/>
<pin id="869" dir="0" index="3" bw="5" slack="0"/>
<pin id="870" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln213_2/12 "/>
</bind>
</comp>

<comp id="876" class="1004" name="trunc_ln213_mid2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="21" slack="0"/>
<pin id="879" dir="0" index="2" bw="5" slack="0"/>
<pin id="880" dir="0" index="3" bw="6" slack="0"/>
<pin id="881" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln213_mid2/13 "/>
</bind>
</comp>

<comp id="886" class="1007" name="grp_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="10" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="0" index="2" bw="23" slack="0"/>
<pin id="890" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_9/8 zext_ln1364/8 mul_ln1364/8 "/>
</bind>
</comp>

<comp id="895" class="1007" name="grp_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="10" slack="0"/>
<pin id="897" dir="0" index="1" bw="21" slack="0"/>
<pin id="898" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/10 "/>
</bind>
</comp>

<comp id="902" class="1005" name="indvars_iv_next303_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="1"/>
<pin id="904" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next303 "/>
</bind>
</comp>

<comp id="909" class="1005" name="tmp_2_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="14" slack="6"/>
<pin id="911" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="imageIn_addr_2_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="14" slack="1"/>
<pin id="917" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_2 "/>
</bind>
</comp>

<comp id="920" class="1005" name="icmp_ln17_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="924" class="1005" name="icmp_ln18_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="2"/>
<pin id="926" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="932" class="1005" name="select_ln17_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="7" slack="1"/>
<pin id="934" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17 "/>
</bind>
</comp>

<comp id="947" class="1005" name="select_ln17_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="7" slack="1"/>
<pin id="949" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="select_ln17_2_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="1"/>
<pin id="956" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln17_2 "/>
</bind>
</comp>

<comp id="958" class="1005" name="trunc_ln17_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="963" class="1005" name="imageOut_addr_2_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="14" slack="8"/>
<pin id="965" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="imageOut_addr_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="icmp_ln20_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="imageIn_addr_3_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="14" slack="1"/>
<pin id="974" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_3 "/>
</bind>
</comp>

<comp id="977" class="1005" name="tmp_8_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="14" slack="3"/>
<pin id="979" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="983" class="1005" name="icmp_ln20_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="987" class="1005" name="imageIn_addr_7_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="14" slack="1"/>
<pin id="989" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_7 "/>
</bind>
</comp>

<comp id="992" class="1005" name="imageIn_addr_4_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="14" slack="1"/>
<pin id="994" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_4 "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="14" slack="3"/>
<pin id="999" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1003" class="1005" name="indvars_iv_next303_mid1_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="7" slack="3"/>
<pin id="1005" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv_next303_mid1 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="ret_4_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="9" slack="2"/>
<pin id="1010" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="ret_4 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="imageIn_addr_8_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="14" slack="1"/>
<pin id="1016" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_8 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="ret_11_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="9" slack="2"/>
<pin id="1021" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="ret_11 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="imageIn_addr_5_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="14" slack="1"/>
<pin id="1026" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_5 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="imageIn_addr_9_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="14" slack="1"/>
<pin id="1031" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_9 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="imageIn_addr_6_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="14" slack="1"/>
<pin id="1036" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_6 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="ret_15_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="10" slack="1"/>
<pin id="1041" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_15 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="imageIn_addr_10_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="14" slack="1"/>
<pin id="1046" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_10 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="add_ln18_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="7" slack="1"/>
<pin id="1051" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="imageIn_addr_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="14" slack="1"/>
<pin id="1056" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr "/>
</bind>
</comp>

<comp id="1059" class="1005" name="imageIn_addr_12_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="14" slack="1"/>
<pin id="1061" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_12 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="select_ln17_4_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="14" slack="2"/>
<pin id="1066" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="select_ln17_4 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="imageIn_addr_1_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="14" slack="1"/>
<pin id="1071" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="ret_10_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="9" slack="1"/>
<pin id="1076" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_10 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="imageIn_addr_11_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="14" slack="1"/>
<pin id="1081" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_11 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="add_ln1346_2_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="9" slack="1"/>
<pin id="1086" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1346_2 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="select_ln17_5_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="64" slack="2"/>
<pin id="1091" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="select_ln17_5 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="add_ln17_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="14" slack="1"/>
<pin id="1096" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="zext_ln17_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="21" slack="1"/>
<pin id="1101" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="imageIn_addr_13_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="14" slack="1"/>
<pin id="1106" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_13 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="imageIn_addr_14_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="14" slack="1"/>
<pin id="1111" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_14 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="imageOut_addr_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="14" slack="1"/>
<pin id="1116" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageOut_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="202"><net_src comp="182" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="256"><net_src comp="2" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="113" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="113" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="263" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="335"><net_src comp="259" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="275" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="287" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="287" pin="4"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="343" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="259" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="343" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="331" pin="2"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="357" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="357" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="349" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="399"><net_src comp="349" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="357" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="40" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="36" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="36" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="407" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="441" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="468"><net_src comp="52" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="414" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="480"><net_src comp="40" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="259" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="36" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="259" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="60" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="501"><net_src comp="308" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="113" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="498" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="40" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="489" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="527"><net_src comp="308" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="113" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="524" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="495" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="62" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="64" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="56" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="48" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="36" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="565"><net_src comp="40" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="294" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="578"><net_src comp="40" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="294" pin="2"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="573" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="588"><net_src comp="299" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="594"><net_src comp="66" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="595" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="608"><net_src comp="308" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="602" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="113" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="609" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="599" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="590" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="637"><net_src comp="54" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="625" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="56" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="58" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="646"><net_src comp="40" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="631" pin="4"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="299" pin="2"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="660"><net_src comp="308" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="654" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="657" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="113" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="661" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="683"><net_src comp="68" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="671" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="70" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="686"><net_src comp="72" pin="0"/><net_sink comp="677" pin=3"/></net>

<net id="687"><net_src comp="677" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="692"><net_src comp="38" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="693" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="702"><net_src comp="40" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="36" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="707"><net_src comp="697" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="714"><net_src comp="697" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="113" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="66" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="76" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="78" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="722" pin="2"/><net_sink comp="727" pin=2"/></net>

<net id="735"><net_src comp="727" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="739"><net_src comp="113" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="304" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="736" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="66" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="76" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="78" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="750" pin="2"/><net_sink comp="755" pin=2"/></net>

<net id="763"><net_src comp="755" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="767"><net_src comp="113" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="740" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="755" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="780"><net_src comp="727" pin="3"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="271" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="66" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="793"><net_src comp="113" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="787" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="790" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="806"><net_src comp="113" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="800" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="803" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="807" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="819"><net_src comp="794" pin="2"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="813" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="824" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="834"><net_src comp="82" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="84" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="836"><net_src comp="86" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="837"><net_src comp="828" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="841"><net_src comp="838" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="845"><net_src comp="304" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="113" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="842" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="853" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="846" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="871"><net_src comp="68" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="70" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="72" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="875"><net_src comp="865" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="882"><net_src comp="96" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="98" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="884"><net_src comp="100" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="885"><net_src comp="876" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="891"><net_src comp="715" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="718" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="74" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="894"><net_src comp="886" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="899"><net_src comp="820" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="80" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="901"><net_src comp="895" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="905"><net_src comp="312" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="912"><net_src comp="318" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="918"><net_src comp="106" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="923"><net_src comp="337" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="343" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="930"><net_src comp="924" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="931"><net_src comp="924" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="935"><net_src comp="349" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="938"><net_src comp="932" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="939"><net_src comp="932" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="940"><net_src comp="932" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="941"><net_src comp="932" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="942"><net_src comp="932" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="943"><net_src comp="932" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="944"><net_src comp="932" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="945"><net_src comp="932" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="946"><net_src comp="932" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="950"><net_src comp="357" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="957"><net_src comp="369" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="377" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="966"><net_src comp="119" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="971"><net_src comp="401" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="126" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="980"><net_src comp="407" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="986"><net_src comp="419" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="134" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="995"><net_src comp="142" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1000"><net_src comp="475" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1006"><net_src comp="483" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1011"><net_src comp="506" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1017"><net_src comp="150" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1022"><net_src comp="532" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1027"><net_src comp="158" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1032"><net_src comp="166" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1037"><net_src comp="174" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1042"><net_src comp="619" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1047"><net_src comp="189" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1052"><net_src comp="688" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1057"><net_src comp="203" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1062"><net_src comp="211" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1067"><net_src comp="709" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1072"><net_src comp="219" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1077"><net_src comp="744" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1082"><net_src comp="227" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1087"><net_src comp="768" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1092"><net_src comp="774" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1097"><net_src comp="781" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1102"><net_src comp="820" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1107"><net_src comp="235" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1112"><net_src comp="243" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1117"><net_src comp="251" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imageOut | {7 11 12 13 }
 - Input state : 
	Port: im_pros : imageIn | {2 3 4 5 6 7 8 9 10 11 12 }
  - Chain level:
	State 1
	State 2
		indvars_iv_next303 : 1
		tmp_2 : 2
		zext_ln215_1 : 3
		imageIn_addr_2 : 4
		rhs : 5
	State 3
		icmp_ln17 : 1
		br_ln17 : 2
		icmp_ln18 : 1
		select_ln17 : 2
		select_ln17_1 : 2
		select_ln17_2 : 2
		trunc_ln17 : 3
		tmp_9 : 3
		zext_ln34 : 4
		imageOut_addr_2 : 5
		or_ln20 : 3
		icmp_ln20_1 : 3
		br_ln20 : 4
		imageIn_addr_3 : 5
		imageIn_load : 6
		br_ln24 : 3
	State 4
		sext_ln215 : 1
		add_ln215_2 : 2
		lshr_ln215_1 : 3
		tmp_s : 4
		zext_ln215_14 : 5
		imageIn_addr_7 : 6
		imageIn_load_6 : 7
		br_ln28 : 1
		zext_ln215_11 : 1
		imageIn_addr_4 : 2
		imageIn_load_3 : 3
	State 5
		select_ln17_6 : 1
		zext_ln1346_3 : 1
		ret_4 : 2
		tmp_17 : 2
		zext_ln215_18 : 3
		imageIn_addr_8 : 4
		imageIn_load_7 : 5
		zext_ln1346_1 : 1
		ret_11 : 2
		add_ln26 : 1
		tmp_15 : 2
		select_ln215 : 3
		tmp_16 : 4
		zext_ln215_17 : 5
		imageIn_addr_5 : 6
		rhs_2 : 7
	State 6
		tmp_18 : 1
		zext_ln215_19 : 2
		imageIn_addr_9 : 3
		rhs_4 : 4
		zext_ln215_13 : 1
		imageIn_addr_6 : 2
		rhs_3 : 3
	State 7
		imageOut_addr_1 : 1
		ret_14 : 1
		zext_ln1346_8 : 1
		ret_15 : 2
		add_ln215_4 : 1
		lshr_ln215_2 : 2
		tmp_3 : 3
		zext_ln215_15 : 4
		imageIn_addr_10 : 5
		rhs_5 : 6
		ret_12 : 1
		zext_ln1346_5 : 1
		ret_3 : 2
		trunc_ln213_1 : 3
		store_ln26 : 4
	State 8
		imageIn_addr : 1
		lhs : 2
		zext_ln215_6 : 1
		imageIn_addr_12 : 2
		imageIn_load_5 : 3
		select_ln17_4 : 1
		zext_ln1346_10 : 1
		ret_9 : 2
		zext_ln1364 : 3
		mul_ln1364 : 4
	State 9
		imageIn_addr_1 : 1
		zext_ln215_2 : 1
		ret_10 : 2
		rhs_1 : 2
		imageIn_addr_11 : 1
		zext_ln215_7 : 1
		add_ln1346_2 : 2
		imageIn_load_8 : 2
		select_ln17_5 : 1
	State 10
		zext_ln215_5 : 1
		ret : 2
		zext_ln215_9 : 1
		add_ln1346_3 : 2
		select_ln17_3 : 3
		zext_ln17 : 4
		mul_ln17 : 5
		imageIn_addr_13 : 1
		imageIn_load_9 : 2
	State 11
		imageIn_load_10 : 1
		trunc_ln213_3 : 1
		store_ln34 : 2
	State 12
		imageOut_addr : 1
		zext_ln17_2 : 1
		ret_13 : 1
		ret_6 : 2
		trunc_ln213_2 : 3
		store_ln30 : 4
	State 13
		trunc_ln213_mid2 : 1
		store_ln22 : 2
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_294           |    0    |    0    |    14   |
|          |           grp_fu_299           |    0    |    0    |    14   |
|          |    indvars_iv_next303_fu_312   |    0    |    0    |    14   |
|          |       add_ln215_2_fu_435       |    0    |    0    |    21   |
|          | indvars_iv_next303_mid1_fu_483 |    0    |    0    |    14   |
|          |          ret_4_fu_506          |    0    |    0    |    15   |
|          |          ret_11_fu_532         |    0    |    0    |    15   |
|          |         add_ln26_fu_538        |    0    |    0    |    14   |
|          |          ret_14_fu_609         |    0    |    0    |    18   |
|          |          ret_15_fu_619         |    0    |    0    |    18   |
|    add   |       add_ln215_4_fu_625       |    0    |    0    |    21   |
|          |          ret_12_fu_661         |    0    |    0    |    18   |
|          |          ret_3_fu_671          |    0    |    0    |    18   |
|          |         add_ln18_fu_688        |    0    |    0    |    14   |
|          |          ret_10_fu_744         |    0    |    0    |    15   |
|          |       add_ln1346_2_fu_768      |    0    |    0    |    15   |
|          |         add_ln17_fu_781        |    0    |    0    |    21   |
|          |           ret_fu_794           |    0    |    0    |    16   |
|          |       add_ln1346_3_fu_807      |    0    |    0    |    16   |
|          |          ret_13_fu_853         |    0    |    0    |    18   |
|          |          ret_6_fu_859          |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln17_fu_349       |    0    |    0    |    7    |
|          |      select_ln17_1_fu_357      |    0    |    0    |    7    |
|          |      select_ln17_2_fu_369      |    0    |    0    |    2    |
|  select  |      select_ln17_6_fu_489      |    0    |    0    |    7    |
|          |       select_ln215_fu_552      |    0    |    0    |    7    |
|          |      select_ln17_4_fu_709      |    0    |    0    |    14   |
|          |      select_ln17_5_fu_774      |    0    |    0    |    56   |
|          |      select_ln17_3_fu_813      |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|          |           cmp2_fu_331          |    0    |    0    |    10   |
|          |        icmp_ln17_fu_337        |    0    |    0    |    12   |
|   icmp   |        icmp_ln18_fu_343        |    0    |    0    |    10   |
|          |        cmp2_mid1_fu_364        |    0    |    0    |    10   |
|          |       icmp_ln20_1_fu_401       |    0    |    0    |    10   |
|          |        icmp_ln20_fu_419        |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln20_fu_395         |    0    |    0    |    7    |
|    or    |         or_ln17_fu_590         |    0    |    0    |    0    |
|          |         or_ln215_fu_722        |    0    |    0    |    0    |
|          |        or_ln215_1_fu_750       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |         xor_ln17_fu_414        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|  addmul  |           grp_fu_886           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_895           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_2_fu_318          |    0    |    0    |    0    |
|          |          tmp_9_fu_381          |    0    |    0    |    0    |
|          |          tmp_8_fu_407          |    0    |    0    |    0    |
|          |          or_ln_fu_424          |    0    |    0    |    0    |
|          |          tmp_s_fu_451          |    0    |    0    |    0    |
|          |          tmp_7_fu_463          |    0    |    0    |    0    |
|bitconcatenate|           tmp_fu_475           |    0    |    0    |    0    |
|          |          tmp_17_fu_512         |    0    |    0    |    0    |
|          |          tmp_16_fu_560         |    0    |    0    |    0    |
|          |          tmp_18_fu_573         |    0    |    0    |    0    |
|          |          tmp_3_fu_641          |    0    |    0    |    0    |
|          |          tmp_5_fu_697          |    0    |    0    |    0    |
|          |          tmp_1_fu_727          |    0    |    0    |    0    |
|          |          tmp_4_fu_755          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       zext_ln215_1_fu_326      |    0    |    0    |    0    |
|          |        zext_ln34_fu_389        |    0    |    0    |    0    |
|          |      zext_ln215_14_fu_458      |    0    |    0    |    0    |
|          |      zext_ln215_11_fu_470      |    0    |    0    |    0    |
|          |       zext_ln18_1_fu_495       |    0    |    0    |    0    |
|          |      zext_ln1346_2_fu_498      |    0    |    0    |    0    |
|          |      zext_ln1346_3_fu_502      |    0    |    0    |    0    |
|          |      zext_ln215_18_fu_519      |    0    |    0    |    0    |
|          |       zext_ln1346_fu_524       |    0    |    0    |    0    |
|          |      zext_ln1346_1_fu_528      |    0    |    0    |    0    |
|          |      zext_ln215_17_fu_568      |    0    |    0    |    0    |
|          |      zext_ln215_19_fu_580      |    0    |    0    |    0    |
|          |      zext_ln215_13_fu_585      |    0    |    0    |    0    |
|          |        zext_ln18_fu_595        |    0    |    0    |    0    |
|          |       zext_ln18_2_fu_599       |    0    |    0    |    0    |
|          |      zext_ln1346_6_fu_602      |    0    |    0    |    0    |
|          |      zext_ln1346_7_fu_605      |    0    |    0    |    0    |
|          |      zext_ln1346_8_fu_615      |    0    |    0    |    0    |
|          |      zext_ln215_15_fu_649      |    0    |    0    |    0    |
|   zext   |      zext_ln215_10_fu_654      |    0    |    0    |    0    |
|          |      zext_ln215_12_fu_657      |    0    |    0    |    0    |
|          |      zext_ln1346_5_fu_667      |    0    |    0    |    0    |
|          |        zext_ln215_fu_693       |    0    |    0    |    0    |
|          |       zext_ln215_6_fu_704      |    0    |    0    |    0    |
|          |      zext_ln1346_9_fu_715      |    0    |    0    |    0    |
|          |      zext_ln1346_10_fu_718     |    0    |    0    |    0    |
|          |       zext_ln215_2_fu_736      |    0    |    0    |    0    |
|          |       zext_ln215_3_fu_740      |    0    |    0    |    0    |
|          |       zext_ln215_7_fu_764      |    0    |    0    |    0    |
|          |       zext_ln215_4_fu_787      |    0    |    0    |    0    |
|          |       zext_ln215_5_fu_790      |    0    |    0    |    0    |
|          |       zext_ln215_8_fu_800      |    0    |    0    |    0    |
|          |       zext_ln215_9_fu_803      |    0    |    0    |    0    |
|          |        zext_ln17_fu_820        |    0    |    0    |    0    |
|          |      zext_ln215_16_fu_824      |    0    |    0    |    0    |
|          |        zext_ln22_fu_838        |    0    |    0    |    0    |
|          |       zext_ln17_1_fu_842       |    0    |    0    |    0    |
|          |       zext_ln17_2_fu_846       |    0    |    0    |    0    |
|          |      zext_ln1346_4_fu_850      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln17_fu_377       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |        sext_ln215_fu_431       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       lshr_ln215_1_fu_441      |    0    |    0    |    0    |
|          |       lshr_ln215_2_fu_631      |    0    |    0    |    0    |
|partselect|      trunc_ln213_1_fu_677      |    0    |    0    |    0    |
|          |      trunc_ln213_3_fu_828      |    0    |    0    |    0    |
|          |      trunc_ln213_2_fu_865      |    0    |    0    |    0    |
|          |     trunc_ln213_mid2_fu_876    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|          tmp_15_fu_544         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |    0    |   527   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln1346_2_reg_1084     |    9   |
|        add_ln17_reg_1094       |   14   |
|        add_ln18_reg_1049       |    7   |
|            i_reg_259           |    7   |
|        icmp_ln17_reg_920       |    1   |
|        icmp_ln18_reg_924       |    1   |
|       icmp_ln20_1_reg_968      |    1   |
|        icmp_ln20_reg_983       |    1   |
|    imageIn_addr_10_reg_1044    |   14   |
|    imageIn_addr_11_reg_1079    |   14   |
|    imageIn_addr_12_reg_1059    |   14   |
|    imageIn_addr_13_reg_1104    |   14   |
|    imageIn_addr_14_reg_1109    |   14   |
|     imageIn_addr_1_reg_1069    |   14   |
|     imageIn_addr_2_reg_915     |   14   |
|     imageIn_addr_3_reg_972     |   14   |
|     imageIn_addr_4_reg_992     |   14   |
|     imageIn_addr_5_reg_1024    |   14   |
|     imageIn_addr_6_reg_1034    |   14   |
|     imageIn_addr_7_reg_987     |   14   |
|     imageIn_addr_8_reg_1014    |   14   |
|     imageIn_addr_9_reg_1029    |   14   |
|      imageIn_addr_reg_1054     |   14   |
|     imageOut_addr_2_reg_963    |   14   |
|     imageOut_addr_reg_1114     |   14   |
|     indvar_flatten_reg_271     |   14   |
|indvars_iv_next303_mid1_reg_1003|    7   |
|   indvars_iv_next303_reg_902   |    7   |
|            j_reg_283           |    7   |
|             reg_304            |    8   |
|             reg_308            |    8   |
|         ret_10_reg_1074        |    9   |
|         ret_11_reg_1019        |    9   |
|         ret_15_reg_1039        |   10   |
|         ret_4_reg_1008         |    9   |
|      select_ln17_1_reg_947     |    7   |
|      select_ln17_2_reg_954     |    1   |
|     select_ln17_4_reg_1064     |   14   |
|     select_ln17_5_reg_1089     |   64   |
|       select_ln17_reg_932      |    7   |
|          tmp_2_reg_909         |   14   |
|          tmp_8_reg_977         |   14   |
|           tmp_reg_997          |   14   |
|       trunc_ln17_reg_958       |    1   |
|       zext_ln17_reg_1099       |   21   |
+--------------------------------+--------+
|              Total             |   524  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_113   |  p0  |  30  |  14  |   420  ||   141   |
|    grp_access_fu_197   |  p0  |   4  |  14  |   56   ||    20   |
|    grp_access_fu_197   |  p1  |   4  |   8  |   32   ||    20   |
|        i_reg_259       |  p0  |   2  |   7  |   14   ||    9    |
| indvar_flatten_reg_271 |  p0  |   2  |  14  |   28   ||    9    |
|       grp_fu_895       |  p0  |   2  |  10  |   20   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   570  || 3.60167 ||   208   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   527  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   208  |
|  Register |    -   |    -   |   524  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   524  |   735  |
+-----------+--------+--------+--------+--------+
