{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@367:386@HdlStmProcess", "  end\nend\n\n// Load the SDO parallel data into the SDO shift register. In case of a custom\n// data width, additional bit shifting must done at load.\nalways @(posedge clk) begin\n  if ((inst_d1 == CMD_TRANSFER) && (!sdo_enabled)) begin\n    data_sdo_shift <= {DATA_WIDTH{SDO_DEFAULT}};\n  end else if (transfer_active == 1'b1 && trigger_tx == 1'b1) begin\n    if (first_bit == 1'b1)\n      data_sdo_shift <= sdo_data << left_aligned;\n    else\n      data_sdo_shift <= {data_sdo_shift[(DATA_WIDTH-2):0], 1'b0};\n  end\nend\n\nassign sdo_int_s = data_sdo_shift[DATA_WIDTH-1];\n\n// In case of an interface with high clock rate (SCLK > 50MHz), the latch of\n// the SDI line can be delayed with 1, 2 or 3 SPI core clock cycle.\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[372, "always @(posedge clk) begin\n"], [373, "  if ((inst_d1 == CMD_TRANSFER) && (!sdo_enabled)) begin\n"], [374, "    data_sdo_shift <= {DATA_WIDTH{SDO_DEFAULT}};\n"], [375, "  end else if (transfer_active == 1'b1 && trigger_tx == 1'b1) begin\n"], [376, "    if (first_bit == 1'b1)\n"], [377, "      data_sdo_shift <= sdo_data << left_aligned;\n"], [378, "    else\n"], [379, "      data_sdo_shift <= {data_sdo_shift[(DATA_WIDTH-2):0], 1'b0};\n"], [380, "  end\n"], [381, "end\n"]], "Add": []}}