My design 1 and design2 is implementation of paper
A. Momeni, J. Han, P. Montuschi and F. Lombardi, "Design and Analysis of Approximate Compressors for Multiplication," in IEEE Transactions on Computers, vol. 64, no. 4, pp. 984-994, April 2015, doi: 10.1109/TC.2014.2308214.
keywords: {Compressors;Delays;Logic gates;Error analysis;Adders;Power demand;Complexity theory;Compressor;Dadda multiplier;inexact computing;approximate circuits},

My design 3 is implementation of paper
X. Yi, H. Pei, Z. Zhang, H. Zhou and Y. He, "Design of an Energy-Efficient Approximate Compressor for Error-Resilient Multiplications," 2019 IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, 2019, pp. 1-5, doi: 10.1109/ISCAS.2019.8702199. keywords: {Logic gates;Energy efficiency;Error analysis;Delays;Transistors;Power demand;Adders;approximate computing;4-2 compressor;low power;energy-efficient;digital multiplier},

