// Seed: 1701357576
module module_0 (
    output supply1 id_0,
    input tri1 id_1
);
  assign id_0 = 1 == id_1 ? 1 : id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output tri id_2,
    output wor id_3,
    output tri0 id_4,
    input wor id_5,
    output supply1 id_6,
    output supply1 id_7
);
  assign id_6 = id_1;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd99
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_4 = 1 == 1;
  wire _id_5;
  wire id_6;
  logic id_7;
  wire [{  -1  !=  -1  {  -1  <  -1  }  } : id_5] id_8;
endmodule
module module_3 (
    input tri  id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wand id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
