==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.4
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7v585tffg1761-2'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'lab1.c' ... 
@I [HLS-10] Importing test bench file 'tb.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 0.37 seconds; current memory usage: 46.1 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'poly' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'poly' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 46.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'poly' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 46.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'poly' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'poly/x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'poly/y' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'poly' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'poly'.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 46.4 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'poly'.
@I [WVHDL-304] Generating RTL VHDL for 'poly'.
@I [WVLOG-307] Generating RTL Verilog for 'poly'.
@I [SIM-47] Using Modelsim for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@I [SIM-302] Generating test vectors ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting Modelsim ...
@I [SIM-316] Starting C post checking ...
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [HLS-112] Total elapsed time: 4.581 seconds; peak memory usage: 46.4 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
