# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FinalProjectCPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:51 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:58:51 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:51 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 10:58:51 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:51 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 10:58:51 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 10:58:52 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 10:58:52 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 10:58:52 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 10:58:52 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 10:58:52 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 10:58:52 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 10:58:52 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 10:58:52 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 10:58:52 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 10:58:52 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:00 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 10:59:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# vsim work.CPU_vlg_tst 
# Start time: 10:59:06 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3017) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(9): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/fsm File: C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v
# ** Warning: (vsim-3722) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(9): [TFMPC] - Missing connection for port 'pcRegSel'.
# ** Warning: (vsim-3722) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(9): [TFMPC] - Missing connection for port 'r2ImSel'.
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:45 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 10:59:45 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:47 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 10:59:48 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 10:59:49 on Nov 21,2019, Elapsed time: 0:00:43
# Errors: 0, Warnings: 5
# vsim work.CPU_vlg_tst 
# Start time: 10:59:49 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
add wave -position insertpoint  \
sim:/CPU_vlg_tst/i1/aluOut
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:11:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:11:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:11:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:25 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:11:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:11:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:11:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:11:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:11:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:11:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:11:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:11:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:11:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:11:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:11:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:11:29 on Nov 21,2019, Elapsed time: 0:11:40
# Errors: 0, Warnings: 6
# vsim work.CPU_vlg_tst 
# Start time: 11:11:29 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3017) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(9): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/fsm File: C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v
# ** Warning: (vsim-3722) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(9): [TFMPC] - Missing connection for port 'immTypeSel'.
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:13:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:13:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:13:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:00 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:13:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:13:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:13:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:13:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:13:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:13:01 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:01 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:13:01 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:01 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:13:01 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:01 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:13:01 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:01 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:13:01 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:01 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:13:01 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:13:14 on Nov 21,2019, Elapsed time: 0:01:45
# Errors: 0, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 11:13:14 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:12 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:16:12 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:12 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:16:12 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:12 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:16:12 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:12 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:16:12 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:12 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:16:12 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:12 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:16:12 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:12 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:16:12 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:12 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:16:12 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:12 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:16:13 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:13 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:16:13 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:13 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:16:13 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:13 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:16:13 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:13 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:16:13 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:13 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:16:13 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:16:17 on Nov 21,2019, Elapsed time: 0:03:03
# Errors: 0, Warnings: 6
# vsim work.CPU_vlg_tst 
# Start time: 11:16:17 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:17:56 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:17:56 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:17:57 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:57 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:17:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:17:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:17:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:17:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:17:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:17:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:17:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:17:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:17:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:17:58 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:17:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:18:00 on Nov 21,2019, Elapsed time: 0:01:43
# Errors: 0, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 11:18:01 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:18:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:18:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:18:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:57 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:18:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:18:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:18:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:18:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:18:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:18:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:18:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:18:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:18:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:18:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:18:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:19:01 on Nov 21,2019, Elapsed time: 0:01:00
# Errors: 0, Warnings: 2
# vsim work.CPU_vlg_tst 
# Start time: 11:19:01 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:22 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:29:22 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:22 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:29:22 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:22 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:29:22 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:22 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:29:22 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:29:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:29:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:29:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:29:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:29:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:29:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:29:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:29:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:29:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:29:24 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:29:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:29:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:29:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:48 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:29:49 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:29:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:29:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:29:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:29:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:29:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:29:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:29:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:29:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:29:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:50 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:29:50 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:30:24 on Nov 21,2019, Elapsed time: 0:11:23
# Errors: 0, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 11:30:24 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:35:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:35:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:35:07 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:07 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:35:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:35:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:35:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:35:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:35:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:35:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:35:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:35:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:35:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:35:08 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:08 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:35:08 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:35:13 on Nov 21,2019, Elapsed time: 0:04:49
# Errors: 0, Warnings: 2
# vsim work.CPU_vlg_tst 
# Start time: 11:35:13 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:36 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:41:36 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:36 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:41:36 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:36 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:41:36 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:36 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:41:36 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:36 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:41:36 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:36 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:41:36 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:36 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:41:37 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:37 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# ** Error: C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v(13): Register is illegal in left-hand side of continuous assignment
# End time: 11:41:37 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:37 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:41:37 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:37 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:41:37 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:37 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:41:37 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:37 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:41:37 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:37 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:41:37 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:37 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:41:37 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:41:40 on Nov 21,2019, Elapsed time: 0:06:27
# Errors: 2, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 11:41:40 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:27 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:43:27 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:27 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:43:27 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:27 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:43:27 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:27 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:43:27 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:43:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:43:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:43:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:43:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:43:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:43:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:43:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:43:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:43:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:43:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:43:34 on Nov 21,2019, Elapsed time: 0:01:54
# Errors: 0, Warnings: 2
# vsim work.CPU_vlg_tst 
# Start time: 11:43:34 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Error: (vsim-3063) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(18): Port 'instructionOut' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/ir File: C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# Error loading design
# End time: 11:43:36 on Nov 21,2019, Elapsed time: 0:00:02
# Errors: 1, Warnings: 2
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:44:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:44:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:44:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:06 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:44:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# vsim work.CPU_vlg_tst 
# Start time: 11:44:16 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:40 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:47:40 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:40 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:47:40 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:40 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:47:40 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:40 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:47:40 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:40 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:47:40 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:40 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:47:40 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:40 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:47:40 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:40 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:47:40 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:41 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:47:41 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:41 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:47:41 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:41 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:47:41 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:41 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:47:41 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:41 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:47:41 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:41 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:47:41 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:47:49 on Nov 21,2019, Elapsed time: 0:03:33
# Errors: 0, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 11:47:49 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:32 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:50:32 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:50:35 on Nov 21,2019, Elapsed time: 0:02:46
# Errors: 0, Warnings: 2
# vsim work.CPU_vlg_tst 
# Start time: 11:50:35 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 40 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 40 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
vsim work.ALU work.ALUController work.CPU work.CPU_vlg_tst work.Decoder work.FSM work.InstructionMem work.InstructionRegister work.mux2to1 work.mux4to1 work.ProgramCounter work.RegisterFile work.SignExtender work.ZeroExtender
# End time: 11:55:17 on Nov 21,2019, Elapsed time: 0:04:42
# Errors: 0, Warnings: 6
# vsim work.ALU work.ALUController work.CPU work.CPU_vlg_tst work.Decoder work.FSM work.InstructionMem work.InstructionRegister work.mux2to1 work.mux4to1 work.ProgramCounter work.RegisterFile work.SignExtender work.ZeroExtender 
# Start time: 11:55:17 on Nov 21,2019
# Loading work.ALU
# Loading work.ALUController
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.CPU_vlg_tst
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:55:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 11:55:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:55:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:23 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 11:55:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:55:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:55:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 11:55:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 11:55:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:23 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:55:23 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:24 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 11:55:24 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:24 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:55:24 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:24 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:55:24 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:24 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:55:24 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:24 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 11:55:24 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 11:55:36 on Nov 21,2019, Elapsed time: 0:00:19
# Errors: 0, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 11:55:36 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:33 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:00:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:33 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:00:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:33 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:00:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:33 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:00:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:33 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:00:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:33 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:00:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:33 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:00:34 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:00:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:00:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:00:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:00:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:00:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:00:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:00:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 12:00:41 on Nov 21,2019, Elapsed time: 0:05:05
# Errors: 0, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 12:00:41 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:13 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:08:13 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:14 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:08:14 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:14 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:08:14 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:14 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:08:14 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:14 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:08:14 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:14 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:08:14 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:14 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:08:14 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:14 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:08:14 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:14 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:08:14 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:14 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:08:14 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:14 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:08:14 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:15 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:08:15 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:15 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:08:15 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:15 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:08:15 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 12:08:19 on Nov 21,2019, Elapsed time: 0:07:38
# Errors: 0, Warnings: 6
# vsim work.CPU_vlg_tst 
# Start time: 12:08:19 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:04 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:09:04 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:04 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:09:04 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:04 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:09:04 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:04 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:09:04 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:05 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:09:05 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:05 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:09:05 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:05 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:09:05 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:05 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:09:05 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:05 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:09:05 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:05 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:09:05 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:05 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:09:05 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:05 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:09:05 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:05 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:09:05 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:05 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:09:05 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 12:09:10 on Nov 21,2019, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
# vsim work.CPU_vlg_tst 
# Start time: 12:09:10 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:11:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:11:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:11:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:11:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:11:33 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:11:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:11:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:11:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:11:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:11:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:11:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:11:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:11:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:11:34 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 12:11:37 on Nov 21,2019, Elapsed time: 0:02:27
# Errors: 0, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 12:11:37 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:13:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:13:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:13:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:13:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:13:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:13:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:13:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:13:06 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:13:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:13:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:13:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:13:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:13:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:07 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:13:07 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 12:13:11 on Nov 21,2019, Elapsed time: 0:01:34
# Errors: 0, Warnings: 2
# vsim work.CPU_vlg_tst 
# Start time: 12:13:11 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:01 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:15:01 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:01 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:15:01 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:01 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:15:01 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:01 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:15:01 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:02 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:15:02 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:02 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:15:02 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:02 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:15:02 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:02 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:15:02 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:02 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:15:02 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:02 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:15:02 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:02 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:15:02 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:02 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:15:02 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:02 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:15:02 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:02 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:15:03 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 12:15:22 on Nov 21,2019, Elapsed time: 0:02:11
# Errors: 0, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 12:15:22 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:24:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:24:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:28 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:24:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:28 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:24:28 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:24:29 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:24:29 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:24:29 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:24:29 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:24:29 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:24:29 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:24:29 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:24:29 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:24:29 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:24:30 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 12:24:33 on Nov 21,2019, Elapsed time: 0:09:11
# Errors: 0, Warnings: 6
# vsim work.CPU_vlg_tst 
# Start time: 12:24:33 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:31:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:31:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:31:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:58 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:31:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:31:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:31:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:31:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:31:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:31:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:31:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:31:59 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:31:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:31:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:31:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 12:32:05 on Nov 21,2019, Elapsed time: 0:07:32
# Errors: 0, Warnings: 6
# vsim work.CPU_vlg_tst 
# Start time: 12:32:05 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:10 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:39:10 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:10 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:39:10 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:10 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:39:10 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:10 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:39:10 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:10 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:39:10 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:10 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:39:11 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:11 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:39:11 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:11 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:39:11 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:11 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:39:11 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:11 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:39:11 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:11 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:39:11 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:11 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:39:11 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:11 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:39:11 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:11 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:39:11 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 12:39:18 on Nov 21,2019, Elapsed time: 0:07:13
# Errors: 0, Warnings: 2
# vsim work.CPU_vlg_tst 
# Start time: 12:39:18 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:40:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:40:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:40:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:48 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:40:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:40:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:40:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:40:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:40:49 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:40:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:40:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:40:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:40:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:40:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:49 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:40:49 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
vsim work.ZeroExtender
# End time: 12:46:40 on Nov 21,2019, Elapsed time: 0:07:22
# Errors: 0, Warnings: 6
# vsim work.ZeroExtender 
# Start time: 12:46:40 on Nov 21,2019
# Loading work.ZeroExtender
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:46 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:46:46 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:46 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 12:46:46 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:46 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:46:46 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:47 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 12:46:47 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:47 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:46:47 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:47 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 12:46:47 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:47 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 12:46:47 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:47 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 12:46:47 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:47 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 12:46:47 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:47 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 12:46:47 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:47 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 12:46:47 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:47 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:46:47 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:47 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 12:46:47 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:48 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 12:46:48 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 12:46:56 on Nov 21,2019, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim work.CPU_vlg_tst 
# Start time: 12:46:56 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:12:42 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 13:12:42 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 13:12:42 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 13:12:42 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 13:12:42 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 13:12:42 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 13:12:42 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 13:12:43 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 13:12:43 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 13:12:43 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 13:12:43 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 13:12:43 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 13:12:43 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 13:12:43 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 13:12:45 on Nov 21,2019, Elapsed time: 0:25:49
# Errors: 0, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 13:12:45 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# ** Error: (vsim-3033) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(23): Instantiation of 'StorageRam' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1 File: C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v
#         Searched libraries:
#             C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/rtl_work
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# Error loading design
# End time: 13:12:47 on Nov 21,2019, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/StorageRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:02 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/StorageRam.v 
# -- Compiling module StorageRam
# 
# Top level modules:
# 	StorageRam
# End time: 13:13:02 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# vsim work.CPU_vlg_tst 
# Start time: 13:13:04 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.StorageRam
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:33:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 13:33:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 13:33:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:25 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 13:33:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 13:33:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:25 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 13:33:25 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 13:33:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 13:33:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 13:33:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 13:33:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 13:33:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 13:33:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 13:33:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/StorageRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/StorageRam.v 
# -- Compiling module StorageRam
# 
# Top level modules:
# 	StorageRam
# End time: 13:33:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 13:33:26 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 13:33:32 on Nov 21,2019, Elapsed time: 0:20:28
# Errors: 0, Warnings: 22
# vsim work.CPU_vlg_tst 
# Start time: 13:33:32 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.StorageRam
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:38:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 13:38:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 13:38:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:59 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 13:38:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 13:38:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 13:38:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 13:38:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 13:38:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 13:39:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 13:39:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 13:39:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 13:39:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 13:39:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/StorageRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:00 on Nov 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/StorageRam.v 
# -- Compiling module StorageRam
# 
# Top level modules:
# 	StorageRam
# End time: 13:39:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:00 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 13:39:00 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 13:39:04 on Nov 21,2019, Elapsed time: 0:05:32
# Errors: 0, Warnings: 4
# vsim work.CPU_vlg_tst 
# Start time: 13:39:04 on Nov 21,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.StorageRam
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(31): [PCDPC] - Port size (16) does not match connection size (1) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
# End time: 13:39:44 on Nov 21,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
