# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Baud_Rate_Gen/Baud_Rate_Gen.srcs/sources_1/new/BaudGenTop.vhd" \
"../../../../../Receiver/Receiver.srcs/sources_1/new/ReceiverTop.vhd" \
"../../../../../Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" \
"../../../../UARTTop.srcs/sources_1/new/UARTTop.vhd" \
"../../../../UARTTop.srcs/sim_1/new/UARTTopTB.vhd" \

# Do not sort compile order
nosort
