{% extends 'File.html' %}
{% block File_content %}
<html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="generator" content="Aspose.Words for .NET 15.1.0.0" /><title></title></head><body><div><h2 style="font-size:22pt; line-height:173%; margin:13pt 0pt; orphans:0; page-break-after:avoid; page-break-inside:avoid; text-align:center; widows:0"><a name="_Toc458009631"><span style="font-family:'Calibri Light'; font-size:22pt; font-weight:bold"> FPGA</span><span style="font-family:宋体; font-size:22pt; font-weight:bold">基础知识介绍</span></a></h2><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">（</span><span style="font-family:Calibri; font-size:10.5pt">Field</span><span style="font-family:宋体; font-size:10.5pt">－</span><span style="font-family:Calibri; font-size:10.5pt">Programmable Gate Array</span><span style="font-family:宋体; font-size:10.5pt">），即现场可编程门阵列，它是在</span><span style="font-family:Calibri; font-size:10.5pt">PAL</span><span style="font-family:宋体; font-size:10.5pt">、</span><span style="font-family:Calibri; font-size:10.5pt">GAL</span><span style="font-family:宋体; font-size:10.5pt">、</span><span style="font-family:Calibri; font-size:10.5pt">CPLD</span><span style="font-family:宋体; font-size:10.5pt">等可编程器件的基础上进一步发展的产物。它是作为专用集成电路（</span><span style="font-family:Calibri; font-size:10.5pt">ASIC</span><span style="font-family:宋体; font-size:10.5pt">）领域中的一种半定制电路而出现的，既解决了定制电路的不足，又克服了原有可编程器件门电路数有限的缺点。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">目前</span><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">的两大主要厂商为</span><span style="font-family:Calibri; font-size:10.5pt">xilinx</span><span style="font-family:宋体; font-size:10.5pt">和</span><span style="font-family:Calibri; font-size:10.5pt">altera</span><span style="font-family:宋体; font-size:10.5pt">。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">Xilinx</span><span style="font-family:宋体; font-size:10.5pt">：公司网址为：</span><a style="color:#0563c1" href="http://www.xilinx.com/"><span style="color:#0563c1; font-family:Calibri; font-size:10.5pt; text-decoration:underline">www.xilinx.com</span></a><span style="font-family:宋体; font-size:10.5pt">。</span><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">市场的龙头老大，市场份额接近</span><span style="font-family:Calibri; font-size:10.5pt">50%</span><span style="font-family:宋体; font-size:10.5pt">，其主要产品包括：</span><span style="font-family:Calibri; font-size:10.5pt">Sparten</span><span style="font-family:宋体; font-size:10.5pt">系列、</span><span style="font-family:Calibri; font-size:10.5pt">Virtex</span><span style="font-family:宋体; font-size:10.5pt">系列、</span><span style="font-family:Calibri; font-size:10.5pt">Artix</span><span style="font-family:宋体; font-size:10.5pt">系列、</span><span style="font-family:Calibri; font-size:10.5pt">Kintex</span><span style="font-family:宋体; font-size:10.5pt">系列、</span><span style="font-family:Calibri; font-size:10.5pt">Virtex</span><span style="font-family:宋体; font-size:10.5pt">系列等</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">开发工具：其第六代及以前的产品的开发工具为</span><span style="font-family:Calibri; font-size:10.5pt">ISE </span><span style="font-family:宋体; font-size:10.5pt">，从第七代产品开始，已全部转移到</span><span style="font-family:Calibri; font-size:10.5pt">vivado</span><span style="font-family:宋体; font-size:10.5pt">平台。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">Altera</span><span style="font-family:宋体; font-size:10.5pt">：公司网址为：</span><a style="color:#0563c1" href="http://www.altera.com/"><span style="color:#0563c1; font-family:Calibri; font-size:10.5pt; text-decoration:underline">www.altera.com</span></a><span style="font-family:宋体; font-size:10.5pt">，</span><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">市场的二当家，市场份额</span><span style="font-family:Calibri; font-size:10.5pt">40%</span><span style="font-family:宋体; font-size:10.5pt">以上，</span><span style="font-family:Calibri; font-size:10.5pt">2015</span><span style="font-family:宋体; font-size:10.5pt">年</span><span style="font-family:Calibri; font-size:10.5pt">6</span><span style="font-family:宋体; font-size:10.5pt">月被</span><span style="font-family:Calibri; font-size:10.5pt">Intel</span><span style="font-family:宋体; font-size:10.5pt">以</span><span style="font-family:Calibri; font-size:10.5pt">167</span><span style="font-family:宋体; font-size:10.5pt">亿美元收购。主要产品包含：</span><span style="font-family:Calibri; font-size:10.5pt">Max</span><span style="font-family:宋体; font-size:10.5pt">系列、</span><span style="font-family:Calibri; font-size:10.5pt">Cyclone</span><span style="font-family:宋体; font-size:10.5pt">系列、</span><span style="font-family:Calibri; font-size:10.5pt">Arria</span><span style="font-family:宋体; font-size:10.5pt">系列、</span><span style="font-family:Calibri; font-size:10.5pt">Stratix</span><span style="font-family:宋体; font-size:10.5pt">系列等。主要开发工具：</span><span style="font-family:Calibri; font-size:10.5pt">Quartus</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">此外，</span><span style="font-family:Calibri; font-size:10.5pt">Lattice</span><span style="font-family:宋体; font-size:10.5pt">、</span><span style="font-family:Calibri; font-size:10.5pt">Actel</span><span style="font-family:宋体; font-size:10.5pt">、</span><span style="font-family:Calibri; font-size:10.5pt">Atmel</span><span style="font-family:宋体; font-size:10.5pt">等公司也有</span><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">产品，由于市场份额小，市面上很少见到，此处不再介绍。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">产品种类多种多样，但原理都是相同的。我们只要理解了其基本结构，学习起来还是非常轻松的。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">在介绍</span><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">之前，先对数字电路中所学的知识做一个简单的回顾。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">现如今的集成电路绝大部分采用</span><span style="font-family:Calibri; font-size:10.5pt">CMOS</span><span style="font-family:宋体; font-size:10.5pt">工艺，</span><span style="font-family:Calibri; font-size:10.5pt">CMOS</span><span style="font-family:宋体; font-size:10.5pt">电路是互补型金属氧化物半导体电路</span><span style="font-family:Calibri; font-size:10.5pt">(Complementary Metal-Oxide-Semiconductor)</span><span style="font-family:宋体; font-size:10.5pt">的英文字头缩写，它由绝缘场效应晶体管组成，由于只有一种载流子，因而是一种单极型晶体管集成电路，其基本结构是一个</span><span style="font-family:Calibri; font-size:10.5pt">N</span><span style="font-family:宋体; font-size:10.5pt">沟道</span><span style="font-family:Calibri; font-size:10.5pt">MOS</span><span style="font-family:宋体; font-size:10.5pt">管和一个</span><span style="font-family:Calibri; font-size:10.5pt">P</span><span style="font-family:宋体; font-size:10.5pt">沟道</span><span style="font-family:Calibri; font-size:10.5pt">MOS</span><span style="font-family:宋体; font-size:10.5pt">管。</span><span style="font-family:Calibri; font-size:10.5pt">NMOS</span><span style="font-family:宋体; font-size:10.5pt">和</span><span style="font-family:Calibri; font-size:10.5pt">PMOS</span><span style="font-family:宋体; font-size:10.5pt">可以认为是两种开关电路，两种电路均包含</span><span style="font-family:Calibri; font-size:10.5pt">G</span><span style="font-family:宋体; font-size:10.5pt">（栅极）、</span><span style="font-family:Calibri; font-size:10.5pt">D</span><span style="font-family:宋体; font-size:10.5pt">（漏极）、</span><span style="font-family:Calibri; font-size:10.5pt">S</span><span style="font-family:宋体; font-size:10.5pt">（源极）三个极：</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">对于</span><span style="font-family:Calibri; font-size:10.5pt">NMOS</span><span style="font-family:宋体; font-size:10.5pt">，当</span><span style="font-family:Calibri; font-size:10.5pt">G</span><span style="font-family:宋体; font-size:10.5pt">为高电平时，</span><span style="font-family:Calibri; font-size:10.5pt">D</span><span style="font-family:宋体; font-size:10.5pt">、</span><span style="font-family:Calibri; font-size:10.5pt">S</span><span style="font-family:宋体; font-size:10.5pt">导通，否则截止</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">对于</span><span style="font-family:Calibri; font-size:10.5pt">PMOS</span><span style="font-family:宋体; font-size:10.5pt">，当</span><span style="font-family:Calibri; font-size:10.5pt">G</span><span style="font-family:宋体; font-size:10.5pt">为低电平时，</span><span style="font-family:Calibri; font-size:10.5pt">D</span><span style="font-family:宋体; font-size:10.5pt">、</span><span style="font-family:Calibri; font-size:10.5pt">S</span><span style="font-family:宋体; font-size:10.5pt">导通，否则截止</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.001.png" width="255" height="98" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">一个</span><span style="font-family:Calibri; font-size:10.5pt">NMOS</span><span style="font-family:宋体; font-size:10.5pt">和一个</span><span style="font-family:Calibri; font-size:10.5pt">PMOS</span><span style="font-family:宋体; font-size:10.5pt">可构成一个</span><span style="font-family:Calibri; font-size:10.5pt">CMOS</span><span style="font-family:宋体; font-size:10.5pt">反相器：</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">vi</span><span style="font-family:宋体; font-size:10.5pt">为高电平时，</span><span style="font-family:Calibri; font-size:10.5pt">PMOS</span><span style="font-family:宋体; font-size:10.5pt">截止，</span><span style="font-family:Calibri; font-size:10.5pt">NMOS</span><span style="font-family:宋体; font-size:10.5pt">导通，</span><span style="font-family:Calibri; font-size:10.5pt">vo</span><span style="font-family:宋体; font-size:10.5pt">输出低电平</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">vi</span><span style="font-family:宋体; font-size:10.5pt">为低电平时，</span><span style="font-family:Calibri; font-size:10.5pt">PMOS</span><span style="font-family:宋体; font-size:10.5pt">导通，</span><span style="font-family:Calibri; font-size:10.5pt">NMOS</span><span style="font-family:宋体; font-size:10.5pt">截止，</span><span style="font-family:Calibri; font-size:10.5pt">vo</span><span style="font-family:宋体; font-size:10.5pt">输出高电平</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.002.png" width="201" height="106" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">其逻辑表达式可写成 ： </span><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.003.png" width="47" height="18" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">同理，可构成</span><span style="font-family:Calibri; font-size:10.5pt">CMOS</span><span style="font-family:宋体; font-size:10.5pt">的与非门、或非门</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">&#xa0;</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.004.png" width="321" height="115" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">通过非门、与非门、或非门可实现所有的组合逻辑电路，多个与非门可组成一个带有复位、置位功能的</span><span style="font-family:Calibri; font-size:10.5pt">D</span><span style="font-family:宋体; font-size:10.5pt">触发器，而</span><span style="font-family:Calibri; font-size:10.5pt">D</span><span style="font-family:宋体; font-size:10.5pt">触发器则是时序逻辑电路的最核心部件。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.005.png" width="251" height="125" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">由此可知，通过非门、与非门、或非门的有序堆叠，可实现任意功能的数字电路，如果有一款电路，其基本单元可配置成各种基本门，则其就具备了硬件编程能力。</span><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">就是这种芯片，它基于查找表（</span><span style="font-family:Calibri; font-size:10.5pt">LUT</span><span style="font-family:宋体; font-size:10.5pt">：</span><span style="font-family:Calibri; font-size:10.5pt">Look Up Table</span><span style="font-family:宋体; font-size:10.5pt">）技术的可编程逻辑器件，通过配置，</span><span style="font-family:Calibri; font-size:10.5pt">LUT</span><span style="font-family:宋体; font-size:10.5pt">可实现与门、或门、与非门、或非门或者其他简单组合逻辑功能，其本质上就是</span><span style="font-family:Calibri; font-size:10.5pt">1bit</span><span style="font-family:宋体; font-size:10.5pt">位宽的</span><span style="font-family:Calibri; font-size:10.5pt">RAM</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">我们以一个</span><span style="font-family:Calibri; font-size:10.5pt">2</span><span style="font-family:宋体; font-size:10.5pt">输入的查找表为例，来做讲解</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.006.png" width="382" height="137" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">以目前比较流行的</span><span style="font-family:Calibri; font-size:10.5pt">Spartan6</span><span style="font-family:宋体; font-size:10.5pt">芯片为例，来说明</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">其最底层便是一个</span><span style="font-family:Calibri; font-size:10.5pt">6</span><span style="font-family:宋体; font-size:10.5pt">输入查找表（可拆成两个</span><span style="font-family:Calibri; font-size:10.5pt">5</span><span style="font-family:宋体; font-size:10.5pt">输入</span><span style="font-family:Calibri; font-size:10.5pt">LUT</span><span style="font-family:宋体; font-size:10.5pt">使用）以及两个</span><span style="font-family:Calibri; font-size:10.5pt">D</span><span style="font-family:宋体; font-size:10.5pt">触发器的结构</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.007.png" width="307" height="164" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">Slice</span><span style="font-family:宋体; font-size:10.5pt">是</span><span style="font-family:Calibri; font-size:10.5pt">Xilinx FPGA</span><span style="font-family:宋体; font-size:10.5pt">的最基本单元，包含</span><span style="font-family:Calibri; font-size:10.5pt">4</span><span style="font-family:宋体; font-size:10.5pt">个</span><span style="font-family:Calibri; font-size:10.5pt">6</span><span style="font-family:宋体; font-size:10.5pt">输入</span><span style="font-family:Calibri; font-size:10.5pt">LUT</span><span style="font-family:宋体; font-size:10.5pt">及</span><span style="font-family:Calibri; font-size:10.5pt">8</span><span style="font-family:宋体; font-size:10.5pt">个</span><span style="font-family:Calibri; font-size:10.5pt">D</span><span style="font-family:宋体; font-size:10.5pt">触发器</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">Xilinx</span><span style="font-family:宋体; font-size:10.5pt">的</span><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">中包含三类</span><span style="font-family:Calibri; font-size:10.5pt">Slice </span><span style="font-family:宋体; font-size:10.5pt">：</span><span style="font-family:Calibri; font-size:10.5pt">SliceL</span><span style="font-family:宋体; font-size:10.5pt">、</span><span style="font-family:Calibri; font-size:10.5pt">SliceM</span><span style="font-family:宋体; font-size:10.5pt">、</span><span style="font-family:Calibri; font-size:10.5pt">SliceX</span><span style="font-family:宋体; font-size:10.5pt">，三类</span><span style="font-family:Calibri; font-size:10.5pt">slice</span><span style="font-family:宋体; font-size:10.5pt">本质上是相同的，只不过在细节上有一些差别，此处不再详细展开。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.008.png" width="262" height="298" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; widows:0"><span style="font-family:Calibri; font-size:10.5pt">CLB</span><span style="font-family:宋体; font-size:10.5pt">（</span><span style="font-family:Calibri; font-size:10.5pt">Configurable Logic Blocks</span><span style="font-family:宋体; font-size:10.5pt">）是</span><span style="font-family:Calibri; font-size:10.5pt">Sparten6 </span><span style="font-family:宋体; font-size:10.5pt">的主要资源，包含两个</span><span style="font-family:Calibri; font-size:10.5pt">Slice</span><span style="font-family:宋体; font-size:10.5pt">，如下图所示：</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.009.png" width="212" height="205" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /><span style="font-family:宋体; font-size:10.5pt">   </span><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.010.png" width="272" height="212" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">多个</span><span style="font-family:Calibri; font-size:10.5pt">CLB</span><span style="font-family:宋体; font-size:10.5pt">再加上丰富的互联开关，便构成了</span><span style="font-family:Calibri; font-size:10.5pt">Xilinx</span><span style="font-family:宋体; font-size:10.5pt">公司</span><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">的最核心框架。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">下图是</span><span style="font-family:Calibri; font-size:10.5pt">xilinx</span><span style="font-family:宋体; font-size:10.5pt">一款型号为</span><span style="font-family:Calibri; font-size:10.5pt">XC6SLC45T</span><span style="font-family:宋体; font-size:10.5pt">的</span><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">在</span><span style="font-family:Calibri; font-size:10.5pt">planAhead</span><span style="font-family:宋体; font-size:10.5pt">中的视图</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.011.png" width="264" height="307" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">从图中可以看出，</span><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">内部，除了大量的</span><span style="font-family:Calibri; font-size:10.5pt">CLB</span><span style="font-family:宋体; font-size:10.5pt">资源，用于实现可编程逻辑外，还有一些其它的硬件资源，包括</span><span style="font-family:Calibri; font-size:10.5pt">block ram</span><span style="font-family:宋体; font-size:10.5pt">、内存控制器、时钟管理（</span><span style="font-family:Calibri; font-size:10.5pt">CMT</span><span style="font-family:宋体; font-size:10.5pt">）单元、数字信号处理（</span><span style="font-family:Calibri; font-size:10.5pt">DSP</span><span style="font-family:宋体; font-size:10.5pt">）端口控制（</span><span style="font-family:Calibri; font-size:10.5pt">IOB</span><span style="font-family:宋体; font-size:10.5pt">）单元等，大大提高了其可编程性，几乎可以实现所有的数字电路功能。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">下面是在</span><span style="font-family:Calibri; font-size:10.5pt">planahead</span><span style="font-family:宋体; font-size:10.5pt">中对</span><span style="font-family:Calibri; font-size:10.5pt">xc6slx4-2tqg144</span><span style="font-family:宋体; font-size:10.5pt">芯片的截图，通过这些图片，可以对其结构有一个整体的了解。更多的细节性问题，需要大家在实际使用过程中逐步掌握。</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.012.png" width="554" height="375" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">输入输出块，包含了焊盘及其相关电路</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.013.png" width="455" height="259" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; widows:0"><span style="font-family:Calibri; font-size:10.5pt">ILOGIC</span><span style="font-family:宋体; font-size:10.5pt">、</span><span style="font-family:Calibri; font-size:10.5pt">OLOGIC</span><span style="font-family:宋体; font-size:10.5pt">、</span><span style="font-family:Calibri; font-size:10.5pt">IODELAY</span><span style="font-family:宋体; font-size:10.5pt">部分</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.014.png" width="554" height="274" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">Slice</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.015.png" width="554" height="505" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">Slice</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.016.png" width="554" height="508" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">block ram</span><span style="font-family:宋体; font-size:10.5pt">资源</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.017.png" width="554" height="586" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">时钟管理单元</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.018.png" width="222" height="318" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:宋体; font-size:10.5pt">时钟驱动电路</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:center; widows:0"><img src="../../static/image/fpga/ce8e1c90-7332-4bc0-8cec-5d1907adcc27.019.png" width="451" height="189" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">FPGA</span><span style="font-family:宋体; font-size:10.5pt">依靠其强大、全方面、多维度的可编程能力，在航空航天、电子通信、银行金融、医疗设备、信息存储、数据处理、</span><span style="font-family:Calibri; font-size:10.5pt">ASIC</span><span style="font-family:宋体; font-size:10.5pt">原型验证等许多行业或领域发挥着极其重要的作用</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">&#xa0;</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">&#xa0;</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">&#xa0;</span></p><p style="font-size:10.5pt; line-height:115%; margin:0pt 0pt 10pt; orphans:0; text-align:justify; widows:0"><span style="font-family:Calibri; font-size:10.5pt">&#xa0;</span></p></div><div class="cnzz" style="display: none;">
	        <script src="https://s23.cnzz.com/z_stat.php?id=1277655852&web_id=1277655852" language="JavaScript"></script>
            </div>

            </body></html>
{% endblock %}