// Seed: 3590502140
module module_0 (
    output tri id_0,
    input wand id_1,
    input supply1 id_2
);
  assign id_0 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    input wire id_0,
    input supply0 id_1,
    input tri0 _id_2,
    output wand id_3,
    output wand id_4,
    output tri0 id_5
);
  wire [id_2 : -1  -  -1] id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
  logic id_8;
  ;
endmodule
module module_2;
endmodule
module module_3 #(
    parameter id_3 = 32'd74
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [|  id_3 : 1  ==  1] id_7;
  ;
  always @(*) begin : LABEL_0
    assign id_4 = -1;
    fork
      @(-1 == 1 - 1);
      id_8(id_1, 1, id_6, id_5, -1);
      \id_9 ((\id_9 ));
    join
    if (-1) assign id_1 = id_6;
    else disable id_10;
  end
  wire id_11;
  module_2 modCall_1 ();
  logic id_12;
endmodule
