Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 00:23:57 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.524        0.000                      0                16052        0.053        0.000                      0                16052        3.500        0.000                       0                  5966  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.524        0.000                      0                16052        0.053        0.000                      0                16052        3.500        0.000                       0                  5966  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 expmod/modulus_block/intermediate_reg[51][21]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/modulus_block/intermediate_reg[20][63]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 3.697ns (40.604%)  route 5.408ns (59.396%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5965, estimated)     1.542     5.050    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  expmod/modulus_block/intermediate_reg[51][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.419     5.469 r  expmod/modulus_block/intermediate_reg[51][21]/Q
                         net (fo=1, estimated)        1.144     6.613    expmod/modulus_block/intermediate_reg_n_0_[51][21]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.299     6.912 r  expmod/modulus_block/intermediate[64][21]_i_15/O
                         net (fo=1, routed)           0.000     6.912    expmod/modulus_block/intermediate[64][21]_i_15_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.124 r  expmod/modulus_block/intermediate_reg[64][21]_i_6/O
                         net (fo=1, estimated)        0.762     7.886    expmod/modulus_block/intermediate_reg[64][21]_i_6_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I1_O)        0.299     8.185 r  expmod/modulus_block/intermediate[64][21]_i_3/O
                         net (fo=1, estimated)        0.823     9.008    expmod/modulus_block/intermediate[64][21]_i_3_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I2_O)        0.124     9.132 r  expmod/modulus_block/intermediate[64][21]_i_2/O
                         net (fo=5, estimated)        0.664     9.796    expmod/modulus_block/intermediate[64][21]_i_2_n_0
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.920 r  expmod/modulus_block/intermediate[64][23]_i_6/O
                         net (fo=1, routed)           0.000     9.920    expmod/modulus_block/intermediate[64][23]_i_6_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.470 r  expmod/modulus_block/intermediate_reg[64][23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.470    expmod/modulus_block/intermediate_reg[64][23]_i_2_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.584 r  expmod/modulus_block/intermediate_reg[64][27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.584    expmod/modulus_block/intermediate_reg[64][27]_i_2_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  expmod/modulus_block/intermediate_reg[64][31]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.698    expmod/modulus_block/intermediate_reg[64][31]_i_2_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.812 r  expmod/modulus_block/intermediate_reg[64][35]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.812    expmod/modulus_block/intermediate_reg[64][35]_i_2_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.926 r  expmod/modulus_block/intermediate_reg[64][39]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.926    expmod/modulus_block/intermediate_reg[64][39]_i_2_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.040 r  expmod/modulus_block/intermediate_reg[64][43]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.040    expmod/modulus_block/intermediate_reg[64][43]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.154 r  expmod/modulus_block/intermediate_reg[64][47]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.154    expmod/modulus_block/intermediate_reg[64][47]_i_2_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.268 r  expmod/modulus_block/intermediate_reg[64][51]_i_2/CO[3]
                         net (fo=1, estimated)        0.009    11.277    expmod/modulus_block/intermediate_reg[64][51]_i_2_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  expmod/modulus_block/intermediate_reg[64][55]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.391    expmod/modulus_block/intermediate_reg[64][55]_i_2_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  expmod/modulus_block/intermediate_reg[64][59]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.505    expmod/modulus_block/intermediate_reg[64][59]_i_2_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.818 r  expmod/modulus_block/intermediate_reg[64][63]_i_5/O[3]
                         net (fo=1, estimated)        0.820    12.638    expmod/modulus_block/p_1_in[63]
    SLICE_X47Y78         LUT3 (Prop_lut3_I0_O)        0.331    12.969 r  expmod/modulus_block/intermediate[64][63]_i_2/O
                         net (fo=64, estimated)       1.186    14.155    expmod/modulus_block/intermediate1_in[63]
    SLICE_X56Y85         FDRE                                         r  expmod/modulus_block/intermediate_reg[20][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5965, estimated)     1.434    14.769    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  expmod/modulus_block/intermediate_reg[20][63]/C
                         clock pessimism              0.182    14.950    
                         clock uncertainty           -0.035    14.915    
    SLICE_X56Y85         FDRE (Setup_fdre_C_D)       -0.236    14.679    expmod/modulus_block/intermediate_reg[20][63]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -14.155    
  -------------------------------------------------------------------
                         slack                                  0.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 expmod/busy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/last_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.304%)  route 0.258ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5965, estimated)     0.559     1.625    expmod/clk_100mhz_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  expmod/busy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  expmod/busy_out_reg/Q
                         net (fo=72, estimated)       0.258     2.024    expmod/expmod_busy
    SLICE_X41Y48         FDRE                                         r  expmod/last_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5965, estimated)     0.835     2.135    expmod/clk_100mhz_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  expmod/last_busy_reg/C
                         clock pessimism             -0.234     1.901    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.070     1.971    expmod/last_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X62Y59   uart_rx_buf0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y59   uart_rx_buf0_reg/C



