AArch64 3.SB+dmb.sy+pola+dmb.sylp
"DMB.SYdWR FrePL PodWRLA FreAL DMB.SYdWRLP Fre"
Cycle=Fre DMB.SYdWR FrePL PodWRLA FreAL DMB.SYdWRLP
Relax=DMB.SYdWRLP PodWRLA
Safe=Fre DMB.SYdWR
Prefetch=0:x=F,0:y=T,1:y=F,1:z=T,2:z=F,2:x=T
Com=Fr Fr Fr
Orig=DMB.SYdWR FrePL PodWRLA FreAL DMB.SYdWRLP Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=z;
2:X1=z; 2:X3=x;
}
 P0          | P1           | P2           ;
 MOV W0,#1   | MOV W0,#1    | MOV W0,#1    ;
 STR W0,[X1] | STLR W0,[X1] | STLR W0,[X1] ;
 DMB SY      | LDAR W2,[X3] | DMB SY       ;
 LDR W2,[X3] |              | LDR W2,[X3]  ;
exists
(0:X2=0 /\ 1:X2=0 /\ 2:X2=0)
