Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.sopcinfo --report-file=html:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.html --report-file=sip:C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/first_nios2_system.sip --report-file=csv:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.csv --report-file=spd:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.spd --report-file=cmp:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.qsys
Progress: Loading fpga/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding grab_if_0 [grab_if 1.0]
Progress: Parameterizing module grab_if_0
Progress: Adding regfile_final_0 [regfile_final 1.0]
Progress: Parameterizing module regfile_final_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.clk_0.clk/regfile_final_0.clock: regfile_final_0.clock requires 1000000Hz, but source has frequency of 100000000Hz
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 33 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 19 modules, 63 connections
Info: merlin_domain_transform: After transform: 38 modules, 156 connections
Info: merlin_router_transform: After transform: 48 modules, 186 connections
Info: merlin_traffic_limiter_transform: After transform: 49 modules, 190 connections
Info: merlin_burst_transform: After transform: 50 modules, 193 connections
Info: reset_adaptation_transform: After transform: 51 modules, 195 connections
Info: merlin_network_to_switch_transform: After transform: 70 modules, 245 connections
Info: merlin_width_transform: After transform: 74 modules, 257 connections
Info: limiter_update_transform: After transform: 74 modules, 258 connections
Info: merlin_mm_transform: After transform: 74 modules, 258 connections
Info: merlin_interrupt_mapper_transform: After transform: 75 modules, 261 connections
Info: onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0008_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0008_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0008_onchip_mem_gen/  ]
Info: onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem: "first_nios2_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'first_nios2_system_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0009_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0009_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0009_cpu_gen/    --bogus  ]
Info: cpu: # 2013.11.05 20:16:10 (*) Starting Nios II generation
Info: cpu: # 2013.11.05 20:16:10 (*)   Checking for plaintext license.
Info: cpu: # 2013.11.05 20:16:11 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.11.05 20:16:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.11.05 20:16:12 (*)   Plaintext license not found.
Info: cpu: # 2013.11.05 20:16:12 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.11.05 20:16:13 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.11.05 20:16:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.11.05 20:16:14 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2013.11.05 20:16:14 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.11.05 20:16:14 (*)   Creating all objects for CPU
Info: cpu: # 2013.11.05 20:16:15 (*)     Pipeline frontend
Info: cpu: # 2013.11.05 20:16:16 (*)   Creating 'C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0009_cpu_gen//first_nios2_system_cpu_nios2_waves.do'
Info: cpu: # 2013.11.05 20:16:16 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.11.05 20:16:20 (*)   Creating encrypted RTL
Info: cpu: # 2013.11.05 20:16:21 (*)   Creating IP functional simulation model
Info: cpu: # 2013.11.05 20:16:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'first_nios2_system_cpu'
Info: cpu: "first_nios2_system" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0010_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0010_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0010_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart: "first_nios2_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0011_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0011_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0011_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer: "first_nios2_system" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: Generating VHDL simulation model
Info: sysid: Generated simulation model first_nios2_system_sysid.vho
Info: sysid: "first_nios2_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: new_sdram_controller_0: Starting RTL generation for module 'first_nios2_system_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=first_nios2_system_new_sdram_controller_0 --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0015_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0015_new_sdram_controller_0_gen//first_nios2_system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0015_new_sdram_controller_0_gen/  ]
Info: new_sdram_controller_0: Done RTL generation for module 'first_nios2_system_new_sdram_controller_0'
Info: new_sdram_controller_0: "first_nios2_system" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: grab_if_0: "first_nios2_system" instantiated grab_if "grab_if_0"
Info: regfile_final_0: "first_nios2_system" instantiated regfile_final "regfile_final_0"
Info: cpu_data_master_translator: "first_nios2_system" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_jtag_debug_module_translator: "first_nios2_system" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_data_master_translator_avalon_universal_master_0_agent: "first_nios2_system" instantiated altera_merlin_master_agent "cpu_data_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "first_nios2_system" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "first_nios2_system" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "first_nios2_system" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: "first_nios2_system" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info: addr_router: "first_nios2_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "first_nios2_system" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "first_nios2_system" instantiated altera_merlin_router "id_router"
Info: id_router_005: "first_nios2_system" instantiated altera_merlin_router "id_router_005"
Info: limiter: "first_nios2_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "first_nios2_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "first_nios2_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model first_nios2_system_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model first_nios2_system_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: Generating VHDL simulation model
Info: cmd_xbar_demux_002: Generated simulation model first_nios2_system_cmd_xbar_demux_002.vho
Info: cmd_xbar_demux_002: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model first_nios2_system_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_005: Generating VHDL simulation model
Info: cmd_xbar_mux_005: Generated simulation model first_nios2_system_cmd_xbar_mux_005.vho
Info: cmd_xbar_mux_005: "first_nios2_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model first_nios2_system_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_005: Generating VHDL simulation model
Info: rsp_xbar_demux_005: Generated simulation model first_nios2_system_rsp_xbar_demux_005.vho
Info: rsp_xbar_demux_005: "first_nios2_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model first_nios2_system_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: width_adapter: "first_nios2_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model first_nios2_system_irq_mapper.vho
Info: irq_mapper: "first_nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info: first_nios2_system: Done first_nios2_system" with 33 modules, 216 files, 11149465 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	24 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system.ipx
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/ --report-file=sopcinfo:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.sopcinfo --report-file=html:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.qsys
Progress: Loading fpga/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding grab_if_0 [grab_if 1.0]
Progress: Parameterizing module grab_if_0
Progress: Adding regfile_final_0 [regfile_final 1.0]
Progress: Parameterizing module regfile_final_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.clk_0.clk/regfile_final_0.clock: regfile_final_0.clock requires 1000000Hz, but source has frequency of 100000000Hz
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: Reading index C:/altera/13.0/ip/altera/altera_components.ipx
Info: C:/altera/13.0/ip/altera/altera_components.ipx described 823 plugins, 0 paths, in 0.14 seconds
Info: C:/altera/13.0/ip/**/* matched 97 files in 0.14 seconds
Info: P:/.altera.quartus/ip/13.0/**/* matched 0 files in 0.02 seconds
Info: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system.ipx
Progress: Loading fpga/comparator_hw.tcl
Progress: Loading fpga/counter_hw.tcl
Progress: Loading fpga/first_nios2_system.qsys
Progress: Loading fpga/grab_if_hw.tcl
Progress: Loading fpga/regfile_final_hw.tcl
Progress: Loading fpga/regfile_hw.tcl
Info: C:/Users/pwhite8/vlsi/fpga/* matched 105 files in 0.15 seconds
Info: C:/Users/pwhite8/vlsi/fpga/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/pwhite8/vlsi/fpga/*/* matched 481 files in 0.06 seconds
Info: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system.ipx described 0 plugins, 3 paths, in 0.22 seconds
Progress: Loading testbench/first_nios2_system_tb.qsys
Info: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/* matched 8 files in 0.22 seconds
Info: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/*/* matched 8 files in 0.00 seconds
Info: Reading index C:/altera/13.0/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/13.0/quartus/sopc_builder/**/* matched 9 files in 0.01 seconds
Info: Reading index C:/altera/13.0/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0.43 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.43 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #6 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #6 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: first_nios2_system
Info: TB_Gen: System design is: first_nios2_system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property grab_if_0_conduit_end EXPORT_OF
Info: get_instance_property grab_if_0 CLASS_NAME
Info: get_instance_assignment grab_if_0 testbench.partner.map.conduit_end
Info: get_interface_property new_sdram_controller_0_wire EXPORT_OF
Info: get_instance_property new_sdram_controller_0 CLASS_NAME
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.map.wire
Info: get_interface_property regfile_final_0_conduit_end EXPORT_OF
Info: get_instance_property regfile_final_0 CLASS_NAME
Info: get_instance_assignment regfile_final_0 testbench.partner.map.conduit_end
Info: send_message Info TB_Gen: Creating testbench system : first_nios2_system_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : first_nios2_system_tb with all standard BFMs
Info: create_system first_nios2_system_tb
Info: add_instance first_nios2_system_inst first_nios2_system 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces first_nios2_system_inst
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst grab_if_0_conduit_end CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst new_sdram_controller_0_wire CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst regfile_final_0_conduit_end CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: add_instance first_nios2_system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property first_nios2_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst clk clockRate
Info: set_instance_parameter_value first_nios2_system_inst_clk_bfm CLOCK_RATE 100000000.0
Info: set_instance_parameter_value first_nios2_system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property first_nios2_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_clk_bfm
Info: get_instance_interface_property first_nios2_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection first_nios2_system_inst_clk_bfm.clk first_nios2_system_inst.clk
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: add_instance first_nios2_system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property first_nios2_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports first_nios2_system_inst reset
Info: get_instance_interface_port_property first_nios2_system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value first_nios2_system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value first_nios2_system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property first_nios2_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_reset_bfm
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property first_nios2_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst reset associatedClock
Info: get_instance_interfaces first_nios2_system_inst_clk_bfm
Info: get_instance_interface_property first_nios2_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: first_nios2_system_inst_reset_bfm is not associated to any clock; connecting first_nios2_system_inst_reset_bfm to 'first_nios2_system_inst_clk_bfm.clk'
Warning: TB_Gen: first_nios2_system_inst_reset_bfm is not associated to any clock; connecting first_nios2_system_inst_reset_bfm to 'first_nios2_system_inst_clk_bfm.clk'
Info: add_connection first_nios2_system_inst_clk_bfm.clk first_nios2_system_inst_reset_bfm.clk
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_reset_bfm
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm clk CLASS_NAME
Info: add_connection first_nios2_system_inst_reset_bfm.reset first_nios2_system_inst.reset
Info: get_instance_interface_property first_nios2_system_inst grab_if_0_conduit_end CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: grab_if_0_conduit_end
Info: TB_Gen: conduit_end found: grab_if_0_conduit_end
Info: get_instance_interface_property first_nios2_system_inst grab_if_0_conduit_end CLASS_NAME
Info: add_instance first_nios2_system_inst_grab_if_0_conduit_end_bfm altera_conduit_bfm 
Info: get_instance_property first_nios2_system_inst_grab_if_0_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst grab_if_0_conduit_end associatedClock
Info: get_instance_interface_parameter_value first_nios2_system_inst grab_if_0_conduit_end associatedReset
Info: get_instance_interface_ports first_nios2_system_inst grab_if_0_conduit_end
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GSSHT ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GSSHT WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GSSHT DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GMODE ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GMODE WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GMODE DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GCONT ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GCONT WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GCONT DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GFMT ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GFMT WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GFMT DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GFSTART ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GFSTART WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GFSTART DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GLPITCH ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GLPITCH WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GLPITCH DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GYSS ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GYSS WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GYSS DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GXSS ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GXSS WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GXSS DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GACTIVE ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GACTIVE WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GACTIVE DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GSPDG ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GSPDG WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_GSPDG DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_DEBUG_GRABIF1 ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_DEBUG_GRABIF1 WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_DEBUG_GRABIF1 DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_DEBUG_GRABIF2 ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_DEBUG_GRABIF2 WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_DEBUG_GRABIF2 DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_vdata ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_vdata WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_vdata DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_gclk ROLE
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_gclk WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst grab_if_0_conduit_end grab_if_0_conduit_end_gclk DIRECTION
Info: set_instance_parameter_value first_nios2_system_inst_grab_if_0_conduit_end_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value first_nios2_system_inst_grab_if_0_conduit_end_bfm ENABLE_RESET 1
Info: set_instance_parameter_value first_nios2_system_inst_grab_if_0_conduit_end_bfm SIGNAL_ROLES GSSHT GMODE GCONT GFMT GFSTART GLPITCH GYSS GXSS GACTIVE GSPDG DEBUG_GRABIF1 DEBUG_GRABIF2 vdata gclk
Info: set_instance_parameter_value first_nios2_system_inst_grab_if_0_conduit_end_bfm SIGNAL_WIDTHS 1 2 1 1 23 23 2 2 1 1 32 32 8 1
Info: set_instance_parameter_value first_nios2_system_inst_grab_if_0_conduit_end_bfm SIGNAL_DIRECTIONS output output output output output output output output input input input input output output
Info: get_instance_property first_nios2_system_inst_grab_if_0_conduit_end_bfm CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_grab_if_0_conduit_end_bfm
Info: get_instance_interface_property first_nios2_system_inst_grab_if_0_conduit_end_bfm clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_grab_if_0_conduit_end_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_grab_if_0_conduit_end_bfm conduit CLASS_NAME
Info: get_instance_property first_nios2_system_inst_grab_if_0_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst grab_if_0_conduit_end associatedClock
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_clk_bfm
Info: get_instance_interface_property first_nios2_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection first_nios2_system_inst_clk_bfm.clk first_nios2_system_inst_grab_if_0_conduit_end_bfm.clk
Info: get_instance_interfaces first_nios2_system_inst_grab_if_0_conduit_end_bfm
Info: get_instance_interface_property first_nios2_system_inst_grab_if_0_conduit_end_bfm clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_grab_if_0_conduit_end_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_grab_if_0_conduit_end_bfm conduit CLASS_NAME
Info: get_instance_property first_nios2_system_inst_grab_if_0_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst grab_if_0_conduit_end associatedReset
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_reset_bfm
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm clk CLASS_NAME
Info: add_connection first_nios2_system_inst_reset_bfm.reset first_nios2_system_inst_grab_if_0_conduit_end_bfm.reset
Info: get_instance_interface_property first_nios2_system_inst grab_if_0_conduit_end CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_grab_if_0_conduit_end_bfm
Info: get_instance_interface_property first_nios2_system_inst_grab_if_0_conduit_end_bfm clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_grab_if_0_conduit_end_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_grab_if_0_conduit_end_bfm conduit CLASS_NAME
Info: add_connection first_nios2_system_inst_grab_if_0_conduit_end_bfm.conduit first_nios2_system_inst.grab_if_0_conduit_end
Info: get_instance_interface_property first_nios2_system_inst new_sdram_controller_0_wire CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: new_sdram_controller_0_wire
Info: TB_Gen: conduit_end found: new_sdram_controller_0_wire
Info: get_instance_interface_property first_nios2_system_inst new_sdram_controller_0_wire CLASS_NAME
Info: add_instance first_nios2_system_inst_new_sdram_controller_0_wire_bfm altera_conduit_bfm 
Info: get_instance_property first_nios2_system_inst_new_sdram_controller_0_wire_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst new_sdram_controller_0_wire associatedClock
Info: get_instance_interface_parameter_value first_nios2_system_inst new_sdram_controller_0_wire associatedReset
Info: get_instance_interface_ports first_nios2_system_inst new_sdram_controller_0_wire
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_addr ROLE
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_addr WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_addr DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_ba ROLE
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_ba WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_ba DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_cas_n ROLE
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_cas_n WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_cas_n DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_cke ROLE
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_cke WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_cke DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_cs_n ROLE
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_cs_n WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_cs_n DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_dq ROLE
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_dq WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_dq DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_dqm ROLE
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_dqm WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_dqm DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_ras_n ROLE
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_ras_n WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_ras_n DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_we_n ROLE
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_we_n WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst new_sdram_controller_0_wire new_sdram_controller_0_wire_we_n DIRECTION
Info: set_instance_parameter_value first_nios2_system_inst_new_sdram_controller_0_wire_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value first_nios2_system_inst_new_sdram_controller_0_wire_bfm ENABLE_RESET 0
Info: set_instance_parameter_value first_nios2_system_inst_new_sdram_controller_0_wire_bfm SIGNAL_ROLES addr ba cas_n cke cs_n dq dqm ras_n we_n
Info: set_instance_parameter_value first_nios2_system_inst_new_sdram_controller_0_wire_bfm SIGNAL_WIDTHS 12 2 1 1 1 16 2 1 1
Info: set_instance_parameter_value first_nios2_system_inst_new_sdram_controller_0_wire_bfm SIGNAL_DIRECTIONS input input input input input bidir input input input
Info: get_instance_property first_nios2_system_inst_new_sdram_controller_0_wire_bfm CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst new_sdram_controller_0_wire CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_new_sdram_controller_0_wire_bfm
Info: get_instance_interface_property first_nios2_system_inst_new_sdram_controller_0_wire_bfm conduit CLASS_NAME
Info: add_connection first_nios2_system_inst_new_sdram_controller_0_wire_bfm.conduit first_nios2_system_inst.new_sdram_controller_0_wire
Info: get_instance_interface_property first_nios2_system_inst regfile_final_0_conduit_end CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: regfile_final_0_conduit_end
Info: TB_Gen: conduit_end found: regfile_final_0_conduit_end
Info: get_instance_interface_property first_nios2_system_inst regfile_final_0_conduit_end CLASS_NAME
Info: add_instance first_nios2_system_inst_regfile_final_0_conduit_end_bfm altera_conduit_bfm 
Info: get_instance_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst regfile_final_0_conduit_end associatedClock
Info: get_instance_interface_parameter_value first_nios2_system_inst regfile_final_0_conduit_end associatedReset
Info: get_instance_interface_ports first_nios2_system_inst regfile_final_0_conduit_end
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GSSHT ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GSSHT WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GSSHT DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GSPDG ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GSPDG WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GSPDG DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GACTIVE ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GACTIVE WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GACTIVE DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GFMT ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GFMT WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GFMT DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GMODE ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GMODE WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GMODE DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GXSS ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GXSS WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GXSS DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GYSS ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GYSS WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GYSS DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GFSTART ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GFSTART WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GFSTART DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GLPITCH ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GLPITCH WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_GLPITCH DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_SOFIEN ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_SOFIEN WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_SOFIEN DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_SOFISTS ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_SOFISTS WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_SOFISTS DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_EOFIEN ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_EOFIEN WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_EOFIEN DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_EOFISTS ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_EOFISTS WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_EOFISTS DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMAEN ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMAEN WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMAEN DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMALR ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMALR WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMALR DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMAFSTART ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMAFSTART WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMAFSTART DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMALPITCH ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMALPITCH WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMALPITCH DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMAXSIZE ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMAXSIZE WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_DMAXSIZE DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VGAHZOOM ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VGAHZOOM WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VGAHZOOM DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VGAVZOOM ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VGAVZOOM WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VGAVZOOM DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_PFMT ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_PFMT WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_PFMT DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HTOTAL ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HTOTAL WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HTOTAL DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HSSYNC ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HSSYNC WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HSSYNC DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HESYNC ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HESYNC WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HESYNC DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HSVALID ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HSVALID WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HSVALID DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HEVALID ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HEVALID WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_HEVALID DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VTOTAL ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VTOTAL WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VTOTAL DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VSSYNC ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VSSYNC WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VSSYNC DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VESYNC ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VESYNC WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VESYNC DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VSVALID ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VSVALID WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VSVALID DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VEVALID ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VEVALID WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_final_0_conduit_end regfile_final_0_conduit_end_VEVALID DIRECTION
Info: set_instance_parameter_value first_nios2_system_inst_regfile_final_0_conduit_end_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value first_nios2_system_inst_regfile_final_0_conduit_end_bfm ENABLE_RESET 1
Info: set_instance_parameter_value first_nios2_system_inst_regfile_final_0_conduit_end_bfm SIGNAL_ROLES GSSHT GSPDG GACTIVE GFMT GMODE GXSS GYSS GFSTART GLPITCH SOFIEN SOFISTS EOFIEN EOFISTS DMAEN DMALR DMAFSTART DMALPITCH DMAXSIZE VGAHZOOM VGAVZOOM PFMT HTOTAL HSSYNC HESYNC HSVALID HEVALID VTOTAL VSSYNC VESYNC VSVALID VEVALID
Info: set_instance_parameter_value first_nios2_system_inst_regfile_final_0_conduit_end_bfm SIGNAL_WIDTHS 1 1 1 1 2 2 2 23 23 1 1 1 1 1 1 23 23 16 2 2 2 16 16 16 16 16 16 16 16 16 16
Info: set_instance_parameter_value first_nios2_system_inst_regfile_final_0_conduit_end_bfm SIGNAL_DIRECTIONS input input input input input input input input input input input input input input input input input input input input input input input input input input input input input input input
Info: get_instance_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_regfile_final_0_conduit_end_bfm
Info: get_instance_interface_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm conduit CLASS_NAME
Info: get_instance_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst regfile_final_0_conduit_end associatedClock
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_clk_bfm
Info: get_instance_interface_property first_nios2_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection first_nios2_system_inst_clk_bfm.clk first_nios2_system_inst_regfile_final_0_conduit_end_bfm.clk
Info: get_instance_interfaces first_nios2_system_inst_regfile_final_0_conduit_end_bfm
Info: get_instance_interface_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm conduit CLASS_NAME
Info: get_instance_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst regfile_final_0_conduit_end associatedReset
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_reset_bfm
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm clk CLASS_NAME
Info: add_connection first_nios2_system_inst_reset_bfm.reset first_nios2_system_inst_regfile_final_0_conduit_end_bfm.reset
Info: get_instance_interface_property first_nios2_system_inst regfile_final_0_conduit_end CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_regfile_final_0_conduit_end_bfm
Info: get_instance_interface_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_final_0_conduit_end_bfm conduit CLASS_NAME
Info: add_connection first_nios2_system_inst_regfile_final_0_conduit_end_bfm.conduit first_nios2_system_inst.regfile_final_0_conduit_end
Info: send_message Info TB_Gen: Saving testbench system: first_nios2_system_tb.qsys
Info: TB_Gen: Saving testbench system: first_nios2_system_tb.qsys
Info: save_system first_nios2_system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb.qsys --report-file=csv:C:/Users/pwhite8/vlsi/fpga/first_nios2_system_tb.csv --report-file=spd:C:/Users/pwhite8/vlsi/fpga/first_nios2_system_tb.spd
Progress: Loading testbench/first_nios2_system_tb.qsys
Progress: Reading input file
Progress: Adding first_nios2_system_inst [first_nios2_system 1.0]
Progress: Parameterizing module first_nios2_system_inst
Progress: Adding first_nios2_system_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module first_nios2_system_inst_clk_bfm
Progress: Adding first_nios2_system_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module first_nios2_system_inst_reset_bfm
Progress: Adding first_nios2_system_inst_grab_if_0_conduit_end_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module first_nios2_system_inst_grab_if_0_conduit_end_bfm
Progress: Adding first_nios2_system_inst_new_sdram_controller_0_wire_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module first_nios2_system_inst_new_sdram_controller_0_wire_bfm
Progress: Adding first_nios2_system_inst_regfile_final_0_conduit_end_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module first_nios2_system_inst_regfile_final_0_conduit_end_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system_tb.first_nios2_system_inst.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system_tb.first_nios2_system_inst.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system_tb.first_nios2_system_inst.clk_0.clk/regfile_final_0.clock: regfile_final_0.clock requires 1000000Hz, but source has frequency of 100000000Hz
Info: first_nios2_system_tb.first_nios2_system_inst_clk_bfm: Elaborate: altera_clock_source
Info: first_nios2_system_tb.first_nios2_system_inst_clk_bfm:            $Revision: #1 $
Info: first_nios2_system_tb.first_nios2_system_inst_clk_bfm:            $Date: 2013/02/11 $
Info: first_nios2_system_tb.first_nios2_system_inst_reset_bfm: Elaborate: altera_reset_source
Info: first_nios2_system_tb.first_nios2_system_inst_reset_bfm:            $Revision: #1 $
Info: first_nios2_system_tb.first_nios2_system_inst_reset_bfm:            $Date: 2013/02/11 $
Info: first_nios2_system_tb.first_nios2_system_inst_reset_bfm: Reset is negatively asserted.
Info: first_nios2_system_tb: Generating first_nios2_system_tb "first_nios2_system_tb" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 6 modules, 10 connections
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 33 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 19 modules, 63 connections
Info: merlin_domain_transform: After transform: 38 modules, 156 connections
Info: merlin_router_transform: After transform: 48 modules, 186 connections
Info: merlin_traffic_limiter_transform: After transform: 49 modules, 190 connections
Info: merlin_burst_transform: After transform: 50 modules, 193 connections
Info: reset_adaptation_transform: After transform: 51 modules, 195 connections
Info: merlin_network_to_switch_transform: After transform: 70 modules, 245 connections
Info: merlin_width_transform: After transform: 74 modules, 257 connections
Info: limiter_update_transform: After transform: 74 modules, 258 connections
Info: merlin_mm_transform: After transform: 74 modules, 258 connections
Info: merlin_interrupt_mapper_transform: After transform: 75 modules, 261 connections
Info: first_nios2_system_inst: "first_nios2_system_tb" instantiated first_nios2_system "first_nios2_system_inst"
Info: first_nios2_system_inst_clk_bfm: "first_nios2_system_tb" instantiated altera_avalon_clock_source "first_nios2_system_inst_clk_bfm"
Info: first_nios2_system_inst_reset_bfm: "first_nios2_system_tb" instantiated altera_avalon_reset_source "first_nios2_system_inst_reset_bfm"
Warning: first_nios2_system_inst_grab_if_0_conduit_end_bfm: No files generated for fileset SIM_VHDL
Info: first_nios2_system_inst_grab_if_0_conduit_end_bfm: "first_nios2_system_tb" instantiated altera_conduit_bfm "first_nios2_system_inst_grab_if_0_conduit_end_bfm"
Warning: first_nios2_system_inst_new_sdram_controller_0_wire_bfm: No files generated for fileset SIM_VHDL
Info: first_nios2_system_inst_new_sdram_controller_0_wire_bfm: "first_nios2_system_tb" instantiated altera_conduit_bfm "first_nios2_system_inst_new_sdram_controller_0_wire_bfm"
Warning: first_nios2_system_inst_regfile_final_0_conduit_end_bfm: No files generated for fileset SIM_VHDL
Info: first_nios2_system_inst_regfile_final_0_conduit_end_bfm: "first_nios2_system_tb" instantiated altera_conduit_bfm "first_nios2_system_inst_regfile_final_0_conduit_end_bfm"
Info: onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0080_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0080_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0080_onchip_mem_gen/  ]
Info: onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem: "first_nios2_system_inst" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'first_nios2_system_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0081_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0081_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0081_cpu_gen/    --bogus  ]
Info: cpu: # 2013.11.05 20:17:56 (*) Starting Nios II generation
Info: cpu: # 2013.11.05 20:17:56 (*)   Checking for plaintext license.
Info: cpu: # 2013.11.05 20:17:56 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.11.05 20:17:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.11.05 20:17:58 (*)   Plaintext license not found.
Info: cpu: # 2013.11.05 20:17:58 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.11.05 20:17:58 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.11.05 20:17:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.11.05 20:18:01 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2013.11.05 20:18:01 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.11.05 20:18:01 (*)   Creating all objects for CPU
Info: cpu: # 2013.11.05 20:18:01 (*)     Pipeline frontend
Info: cpu: # 2013.11.05 20:18:03 (*)   Creating 'C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0081_cpu_gen//first_nios2_system_cpu_nios2_waves.do'
Info: cpu: # 2013.11.05 20:18:03 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.11.05 20:18:07 (*)   Creating encrypted RTL
Info: cpu: # 2013.11.05 20:18:08 (*)   Creating IP functional simulation model
Info: cpu: # 2013.11.05 20:18:18 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'first_nios2_system_cpu'
Info: cpu: "first_nios2_system_inst" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0082_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0082_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0082_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart: "first_nios2_system_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0083_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0083_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0083_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer: "first_nios2_system_inst" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: Generating VHDL simulation model
Info: sysid: Generated simulation model first_nios2_system_sysid.vho
Info: sysid: "first_nios2_system_inst" instantiated altera_avalon_sysid_qsys "sysid"
Info: new_sdram_controller_0: Starting RTL generation for module 'first_nios2_system_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=first_nios2_system_new_sdram_controller_0 --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0087_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0087_new_sdram_controller_0_gen//first_nios2_system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0087_new_sdram_controller_0_gen/  ]
Info: new_sdram_controller_0: Done RTL generation for module 'first_nios2_system_new_sdram_controller_0'
Info: new_sdram_controller_0: "first_nios2_system_inst" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: grab_if_0: "first_nios2_system_inst" instantiated grab_if "grab_if_0"
Info: regfile_final_0: "first_nios2_system_inst" instantiated regfile_final "regfile_final_0"
Info: cpu_data_master_translator: "first_nios2_system_inst" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_jtag_debug_module_translator: "first_nios2_system_inst" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_data_master_translator_avalon_universal_master_0_agent: "first_nios2_system_inst" instantiated altera_merlin_master_agent "cpu_data_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "first_nios2_system_inst" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "first_nios2_system_inst" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "first_nios2_system_inst" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: "first_nios2_system_inst" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info: addr_router: "first_nios2_system_inst" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "first_nios2_system_inst" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "first_nios2_system_inst" instantiated altera_merlin_router "id_router"
Info: id_router_005: "first_nios2_system_inst" instantiated altera_merlin_router "id_router_005"
Info: limiter: "first_nios2_system_inst" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "first_nios2_system_inst" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "first_nios2_system_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model first_nios2_system_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "first_nios2_system_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model first_nios2_system_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "first_nios2_system_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: Generating VHDL simulation model
Info: cmd_xbar_demux_002: Generated simulation model first_nios2_system_cmd_xbar_demux_002.vho
Info: cmd_xbar_demux_002: "first_nios2_system_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model first_nios2_system_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "first_nios2_system_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_005: Generating VHDL simulation model
Info: cmd_xbar_mux_005: Generated simulation model first_nios2_system_cmd_xbar_mux_005.vho
Info: cmd_xbar_mux_005: "first_nios2_system_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model first_nios2_system_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "first_nios2_system_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_005: Generating VHDL simulation model
Info: rsp_xbar_demux_005: Generated simulation model first_nios2_system_rsp_xbar_demux_005.vho
Info: rsp_xbar_demux_005: "first_nios2_system_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model first_nios2_system_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "first_nios2_system_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: width_adapter: "first_nios2_system_inst" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model first_nios2_system_irq_mapper.vho
Info: irq_mapper: "first_nios2_system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: first_nios2_system_tb: Done first_nios2_system_tb" with 39 modules, 219 files, 11185271 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/Users/pwhite8/vlsi/fpga/first_nios2_system_tb.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/
Info: Doing: ip-make-simscript --spd=C:/Users/pwhite8/vlsi/fpga/first_nios2_system_tb.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	27 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/ --report-file=bsf:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.qsys
Progress: Loading fpga/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding grab_if_0 [grab_if 1.0]
Progress: Parameterizing module grab_if_0
Progress: Adding regfile_final_0 [regfile_final 1.0]
Progress: Parameterizing module regfile_final_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.clk_0.clk/regfile_final_0.clock: regfile_final_0.clock requires 1000000Hz, but source has frequency of 100000000Hz
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.sopcinfo --report-file=html:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.html --report-file=qip:C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.qip --report-file=cmp:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.qsys --language=VHDL
Progress: Loading fpga/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding grab_if_0 [grab_if 1.0]
Progress: Parameterizing module grab_if_0
Progress: Adding regfile_final_0 [regfile_final 1.0]
Progress: Parameterizing module regfile_final_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.clk_0.clk/regfile_final_0.clock: regfile_final_0.clock requires 1000000Hz, but source has frequency of 100000000Hz
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 33 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 19 modules, 63 connections
Info: merlin_domain_transform: After transform: 38 modules, 156 connections
Info: merlin_router_transform: After transform: 48 modules, 186 connections
Info: merlin_traffic_limiter_transform: After transform: 49 modules, 190 connections
Info: merlin_burst_transform: After transform: 50 modules, 193 connections
Info: reset_adaptation_transform: After transform: 51 modules, 195 connections
Info: merlin_network_to_switch_transform: After transform: 70 modules, 245 connections
Info: merlin_width_transform: After transform: 74 modules, 257 connections
Info: limiter_update_transform: After transform: 74 modules, 258 connections
Info: merlin_mm_transform: After transform: 74 modules, 258 connections
Info: merlin_interrupt_mapper_transform: After transform: 75 modules, 261 connections
Info: onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0147_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0147_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem: "first_nios2_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'first_nios2_system_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0148_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0148_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2013.11.05 20:19:17 (*) Starting Nios II generation
Info: cpu: # 2013.11.05 20:19:17 (*)   Checking for plaintext license.
Info: cpu: # 2013.11.05 20:19:18 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.11.05 20:19:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.11.05 20:19:19 (*)   Plaintext license not found.
Info: cpu: # 2013.11.05 20:19:19 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.11.05 20:19:19 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.11.05 20:19:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.11.05 20:19:21 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2013.11.05 20:19:21 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.11.05 20:19:21 (*)   Creating all objects for CPU
Info: cpu: # 2013.11.05 20:19:22 (*)     Pipeline frontend
Info: cpu: # 2013.11.05 20:19:23 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.11.05 20:19:26 (*)   Creating encrypted RTL
Info: cpu: # 2013.11.05 20:19:26 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'first_nios2_system_cpu'
Info: cpu: "first_nios2_system" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0149_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0149_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart: "first_nios2_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0150_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0150_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer: "first_nios2_system" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "first_nios2_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: new_sdram_controller_0: Starting RTL generation for module 'first_nios2_system_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=first_nios2_system_new_sdram_controller_0 --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0152_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt6015_6828574874199462126.dir/0152_new_sdram_controller_0_gen//first_nios2_system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'first_nios2_system_new_sdram_controller_0'
Info: new_sdram_controller_0: "first_nios2_system" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: grab_if_0: "first_nios2_system" instantiated grab_if "grab_if_0"
Info: regfile_final_0: "first_nios2_system" instantiated regfile_final "regfile_final_0"
Info: cpu_data_master_translator: "first_nios2_system" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_jtag_debug_module_translator: "first_nios2_system" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_data_master_translator_avalon_universal_master_0_agent: "first_nios2_system" instantiated altera_merlin_master_agent "cpu_data_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "first_nios2_system" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "first_nios2_system" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "first_nios2_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "first_nios2_system" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "first_nios2_system" instantiated altera_merlin_router "id_router"
Info: id_router_005: "first_nios2_system" instantiated altera_merlin_router "id_router_005"
Info: limiter: "first_nios2_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "first_nios2_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "first_nios2_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_005: "first_nios2_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_005: "first_nios2_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "first_nios2_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "first_nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info: first_nios2_system: Done first_nios2_system" with 31 modules, 155 files, 3407864 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
