// Seed: 1386005208
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input tri id_2
    , id_6,
    output wor id_3,
    output supply0 id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  always @(id_2 or posedge 1) id_1 <= id_0;
  final $display(1, id_6);
endmodule
