{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port PS_ADC_ADDR -pg 1 -y 1360 -defaultsOSRD
preplace port sys_clk_n -pg 1 -y 2250 -defaultsOSRD
preplace port mdio_io -pg 1 -y 20 -defaultsOSRD
preplace port sys_clk_p -pg 1 -y 2230 -defaultsOSRD
preplace port BIST_END -pg 1 -y 1720 -defaultsOSRD
preplace port txd_n -pg 1 -y 2250 -defaultsOSRD
preplace port txd_p -pg 1 -y 2230 -defaultsOSRD
preplace port RXD_N -pg 1 -y 1560 -defaultsOSRD
preplace port iic_main -pg 1 -y 1010 -defaultsOSRD
preplace port DDR3 -pg 1 -y 2170 -defaultsOSRD
preplace port rs232_uart -pg 1 -y 1160 -defaultsOSRD
preplace port EXT_RST -pg 1 -y 1440 -defaultsOSRD
preplace port mdio_mdc -pg 1 -y 630 -defaultsOSRD
preplace port gmii -pg 1 -y 650 -defaultsOSRD
preplace port rxclk_320_n -pg 1 -y 2110 -defaultsOSRD
preplace port RXD_P -pg 1 -y 1540 -defaultsOSRD
preplace port BIST_OK -pg 1 -y 1620 -defaultsOSRD
preplace port rxclk_320_p -pg 1 -y 2090 -defaultsOSRD
preplace port CALIB_ADC_ADDR -pg 1 -y 1380 -defaultsOSRD
preplace port BIST_START -pg 1 -y 1320 -defaultsOSRD
preplace port reset -pg 1 -y 2050 -defaultsOSRD
preplace portBus phy_reset_out -pg 1 -y 710 -defaultsOSRD
preplace inst tx_controller_hier -pg 1 -lvl 10 -y 1370 -defaultsOSRD
preplace inst S_to_diff_0 -pg 1 -lvl 11 -y 2240 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 10 -y 1030 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 7 -y 1580 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 8 -y 1590 -defaultsOSRD
preplace inst S_to_diff_1 -pg 1 -lvl 11 -y 2110 -defaultsOSRD
preplace inst axi_clock_converter_1 -pg 1 -lvl 7 -y 1760 -defaultsOSRD
preplace inst rst_clk_wiz_0_125M -pg 1 -lvl 11 -y 1960 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 10 -y 2240 -defaultsOSRD
preplace inst AP_Generator_0 -pg 1 -lvl 9 -y 1420 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 9 -y 1780 -defaultsOSRD
preplace inst DIFF_To_single_0 -pg 1 -lvl 1 -y 1550 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -y 2080 -defaultsOSRD
preplace inst inverse_reverse_RX -pg 1 -lvl 3 -y 1860 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 5 -y 2170 -defaultsOSRD
preplace inst TX_SERIALIZER -pg 1 -lvl 10 -y 2000 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 6 -y 1220 -defaultsOSRD
preplace inst RX_deSERIALIZER -pg 1 -lvl 2 -y 1890 -defaultsOSRD
preplace inst rx_controller_0 -pg 1 -lvl 8 -y 1790 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 2 -y 1760 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 6 -y 1740 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 7 -y 900 -defaultsOSRD
preplace inst bit_slip -pg 1 -lvl 8 -y 1960 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 6 -y 490 -defaultsOSRD
preplace inst bitslip_Generator_0 -pg 1 -lvl 4 -y 1850 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 4 -y 2170 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -y 860 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 11 -y 890 -defaultsOSRD
preplace inst axis_clock_converter_1 -pg 1 -lvl 8 -y 1430 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 7 -y 660 -defaultsOSRD
preplace inst F1_F2_FILTER_0 -pg 1 -lvl 5 -y 1830 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 7 -y 500 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 11 -y 1660 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 8 -y 650 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 10 -y 1170 -defaultsOSRD
preplace inst FIFO -pg 1 -lvl 7 -y 1410 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -y 2040 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 2130 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -y 270 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 10 -y 650 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -y 890 -defaultsOSRD
preplace inst inverse_reverse_TX -pg 1 -lvl 9 -y 1640 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 9 -y 800 -defaultsOSRD
preplace inst success -pg 1 -lvl 7 -y 1230 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 8 -y 390 -defaultsOSRD
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 8 2 3190 570 3810J
preplace netloc axi_ethernet_0_dma_m_axi_sg 1 8 1 3120
preplace netloc axi_timer_0_interrupt 1 5 3 1710 370 NJ 370 2500
preplace netloc axi_bram_ctrl_0_bram_porta 1 10 1 N
preplace netloc microblaze_0_axi_periph_m02_axi 1 6 4 N 1120 NJ 1120 NJ 1120 3810J
preplace netloc S_to_diff_1_out_n 1 11 1 4640J
preplace netloc AP_Generator_0_data_out 1 9 2 3810 1510 N
preplace netloc axi_ethernet_0_dma_m_axis_mm2s 1 8 2 3120 550 3810J
preplace netloc axi_bram_ctrl_0_bram_portb 1 10 1 N
preplace netloc Receiver_logic_success 1 4 7 1330 1910 NJ 1910 NJ 1910 2480 1270 NJ 1270 3660J 1750 NJ
preplace netloc axi_clock_converter_0_M_AXI 1 7 1 2550
preplace netloc xlconstant_3_dout 1 2 1 620J
preplace netloc Transmitter_logic_data_out_to_pins 1 10 1 4230
preplace netloc S_to_diff_1_out_p 1 11 1 4640J
preplace netloc axi_iic_0_IIC 1 10 2 NJ 1010 NJ
preplace netloc axi_ethernet_0_gmii 1 10 2 NJ 650 NJ
preplace netloc F1_F2_IN 1 3 8 990 1930 NJ 1930 1670J 1890 NJ 1890 2570 1540 NJ 1540 3620J 1570 N
preplace netloc microblaze_0_intc_axi 1 6 1 2050
preplace netloc CLK_40mhZ 1 1 10 260 2000 650 1950 1000 1940 1300 1920 1660 1850 2020 1900 2610 1640 3170 1330 3630 1540 4220J
preplace netloc S_to_diff_0_out_n 1 11 1 NJ
preplace netloc microblaze_0_axi_periph_m01_axi 1 6 1 2060
preplace netloc inverse_reverse_TX_data_out 1 9 2 3720 1630 4240J
preplace netloc tx_controller_hier_PS_ADC_ADDR 1 10 2 NJ 1360 NJ
preplace netloc S_to_diff_0_out_p 1 11 1 NJ
preplace netloc Receiver_logic_data_in_to_device 1 2 1 630
preplace netloc Receiver_logic_M_AXIS 1 6 1 2010
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 8 2 3170 690 3790J
preplace netloc bitslip_signal 1 1 10 280 1980 660J 1960 NJ 1960 1320 1960 NJ 1960 NJ 1960 2580J 1530 NJ 1530 3650J 1580 4220
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 5 4 1690 200 NJ 200 NJ 200 3110
preplace netloc mig_7series_0_ddr3 1 10 2 4220J 2310 4640J
preplace netloc axi_ethernet_0_dma_m_axis_cntrl 1 8 2 3210 580 NJ
preplace netloc Receiver_logic_dv 1 5 6 1650 1880 NJ 1880 2530J 1260 NJ 1260 3680J 1590 N
preplace netloc microblaze_0_axi_periph_M14_AXI 1 6 1 2050
preplace netloc S01_AXI_1 1 8 1 3140
preplace netloc tx_controller_hier_INV_RX 1 2 9 670 1970 NJ 1970 NJ 1970 NJ 1970 NJ 1970 2590J 1650 3220J 1500 3700J 1530 4230
preplace netloc proc_sys_reset_1_bus_struct_reset 1 2 7 630J 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 3120
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 10 270 1990 NJ 1990 NJ 1990 NJ 1990 NJ 1990 NJ 1990 2620J 1880 NJ 1880 NJ 1880 4170
preplace netloc microblaze_0_axi_periph_M12_AXI 1 6 4 N 1320 NJ 1320 NJ 1320 NJ
preplace netloc microblaze_0_axi_periph_M08_AXI 1 6 1 2090
preplace netloc rx_controller_0_data_out 1 4 7 1340 2060 NJ 2060 NJ 2060 2590J 2140 3100 1840 3810J 1810 N
preplace netloc proc_sys_reset_1_mb_reset 1 2 6 620J 720 NJ 720 NJ 720 NJ 720 2060 720 2510J
preplace netloc xlconstant_1_dout 1 8 1 3140J
preplace netloc microblaze_0_interrupt 1 7 1 2580
preplace netloc microblaze_0_dlmb 1 8 1 3160
preplace netloc tx_controller_hier_BIST_START_0 1 10 2 4280 1320 NJ
preplace netloc mdm_1_debug_sys_rst 1 1 7 250 760 NJ 760 NJ 760 NJ 760 1650J 770 NJ 770 2480
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 2 7 NJ 880 NJ 880 NJ 880 1660 180 NJ 180 NJ 180 3230J
preplace netloc axi_iic_0_iic2intc_irpt 1 5 6 1670 220 NJ 220 NJ 220 3240J 530 3610J 470 4200
preplace netloc mig_7series_0_ui_addn_clk_0 1 9 2 3810 960 4210
preplace netloc microblaze_0_axi_periph_M13_AXI 1 6 4 2100 1310 2520J 1290 NJ 1290 3740J
preplace netloc mig_7series_0_ui_addn_clk_1 1 0 11 10 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 3210 1910 NJ 1910 4180
preplace netloc microblaze_0_axi_periph_m04_axi 1 6 4 N 1160 NJ 1160 NJ 1160 3720J
preplace netloc F1_F2_OUT 1 5 6 1680 1860 NJ 1860 2540J 1520 3210J 1510 3670J 1550 N
preplace netloc tx_controller_hier_BIST_end_to_processor 1 10 1 4270
preplace netloc axi_clock_converter_1_M_AXI 1 7 1 N
preplace netloc xlslice_0_Dout 1 8 1 3190J
preplace netloc microblaze_0_Clk 1 1 10 270 770 NJ 770 NJ 770 NJ 770 1640 780 2110 380 2610 230 3220 620 3770 1620 4190
preplace netloc RXD_P_1 1 0 1 NJ
preplace netloc axi_ethernet_0_m_axis_rxd 1 7 4 2620 10 NJ 10 NJ 10 4190
preplace netloc rx_controller_0_buffer_3 1 8 3 3110 1830 NJ 1830 NJ
preplace netloc axi_ethernet_0_mdio1 1 10 2 NJ 630 NJ
preplace netloc axi_mem_intercon_m01_axi 1 9 1 3800
preplace netloc tx_controller_hier_INV_TX 1 8 3 3250 1550 3640J 1560 4260
preplace netloc axi_ethernet_0_dma_m_axi_s2mm 1 8 1 3200
preplace netloc microblaze_0_axi_periph_M10_AXI 1 6 4 2080 1300 NJ 1300 NJ 1300 NJ
preplace netloc microblaze_0_axi_periph_M11_AXI 1 6 1 2060
preplace netloc tx_controller_hier_EXT_RST 1 10 2 4250 1440 NJ
preplace netloc BIST_OK_0_1 1 0 10 0J 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 2030J 1850 2490J 1250 NJ 1250 3760J
preplace netloc TX_CONTROLLER_0_data_out 1 8 3 3240 1520 NJ 1520 4170
preplace netloc microblaze_0_axi_periph_M09_AXI 1 6 4 2070 1670 2510J 1280 NJ 1280 NJ
preplace netloc axi_ethernet_0_dma_m_axi_mm2s 1 8 1 3210
preplace netloc microblaze_0_axi_dp 1 5 4 1720 750 NJ 750 NJ 750 3100
preplace netloc axi_uartlite_0_uart 1 10 2 NJ 1160 NJ
preplace netloc RXD_N_1 1 0 1 NJ
preplace netloc axi_ethernet_0_interrupt 1 5 6 1700 760 NJ 760 NJ 760 3110J 710 3780J 820 4170
preplace netloc clk_wiz_0_locked 1 9 2 3800 1890 4250J
preplace netloc Receiver_logic_gpio_io_o1 1 3 8 1010 1950 NJ 1950 NJ 1950 NJ 1950 2600J 1890 3180 1730 NJ 1730 N
preplace netloc DIFF_To_single_0_RXD 1 1 1 250
preplace netloc axi_ethernet_0_phy_rst_n 1 10 2 NJ 710 NJ
preplace netloc output_fifo_AXI_STR_TXD 1 7 1 2580
preplace netloc microblaze_0_axi_periph_m03_axi 1 6 2 2010 320 NJ
preplace netloc clk_wiz_1_clk_out1 1 1 9 250 2100 NJ 2100 NJ 2100 NJ 2100 NJ 2100 NJ 2100 2530J 2130 3200J 1960 3610J
preplace netloc microblaze_0_axi_periph_M06_AXI 1 6 1 2140
preplace netloc clk_wiz_1_clk_out2 1 1 10 NJ 2120 NJ 2120 NJ 2120 NJ 2120 NJ 2120 NJ 2120 2490J 2150 3250J 2110 NJ 2110 N
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 2 8 640 1770 1010 1770 1320 1750 1670 820 2120 400 2560 550 3230 600 3730
preplace netloc axi_mem_intercon_m00_axi 1 9 1 3710
preplace netloc axis_clock_converter_0_m_axis_tvalid 1 8 1 3120
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 8 2 3200 660 NJ
preplace netloc axi_uartlite_0_interrupt 1 5 6 1690 2160 NJ 2160 NJ 2160 3240J 2100 NJ 2100 4200
preplace netloc clk_wiz_0_clk_out1 1 9 2 3750 1870 4270J
preplace netloc sys_clk_p_1 1 0 10 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ
preplace netloc microblaze_0_axi_periph_M07_AXI 1 6 4 2090 1010 NJ 1010 NJ 1010 NJ
preplace netloc axi_ethernet_0_m_axis_rxs 1 7 4 2620 540 NJ 540 3630J 480 4170
preplace netloc xlconstant_0_dout 1 8 2 3140J 1340 3610
preplace netloc axis_clock_converter_0_m_axis_tdata 1 7 2 2620 1340 3100
preplace netloc microblaze_0_M_AXI_DC 1 8 1 3130
preplace netloc bitslip_Generator_0_busy 1 4 7 1310J 1940 NJ 1940 NJ 1940 2520J 1870 NJ 1870 3740J 1770 N
preplace netloc mdm_1_MBDEBUG_0 1 7 1 N
preplace netloc microblaze_0_ilmb 1 8 1 3150
preplace netloc BIST_END_0_1 1 0 11 10J 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 2040J 1870 2500J 1230 NJ 1230 3690 1650 NJ
preplace netloc tx_controller_hier_CALIB_ADC_ADDR 1 10 2 NJ 1380 NJ
preplace netloc microblaze_0_intr 1 6 1 2060
preplace netloc microblaze_0_axi_periph_M05_AXI 1 6 1 2130
preplace netloc reset_1 1 0 11 0 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 3230 1980 3810 1920 4220J
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 5 4 1720 240 NJ 240 NJ 240 3100
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 8 2 3180 680 NJ
preplace netloc sys_clk_n_1 1 0 10 NJ 2250 NJ 2250 NJ 2250 NJ 2250 NJ 2250 NJ 2250 NJ 2250 NJ 2250 NJ 2250 NJ
preplace netloc rst_clk_wiz_0_125M_peripheral_aresetn 1 11 1 N
levelinfo -pg 1 -20 130 450 840 1160 1490 1870 2310 2860 3460 3990 4470 4660 -top 0 -bot 2360
",
}
0
