

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_132_3'
================================================================
* Date:           Thu Oct  2 22:23:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.630 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      772|      772|  3.088 us|  3.088 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_3  |      770|      770|         4|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|      160|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       35|     -|
|Register             |        -|      -|      149|        4|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      149|      217|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-------------------------------------+---------+----+---+-----+-----+
    |                  Instance                 |                Module               | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------------+-------------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_primitive_dsp_1_U1358  |fadd_32ns_32ns_32_1_primitive_dsp_1  |        0|   1|  0|    0|    0|
    |sparsemux_33_4_32_1_1_U1359                |sparsemux_33_4_32_1_1                |        0|   0|  0|  160|    0|
    +-------------------------------------------+-------------------------------------+---------+----+---+-----+-----+
    |Total                                      |                                     |        0|   1|  0|  160|    0|
    +-------------------------------------------+-------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln132_fu_510_p2        |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln132_fu_516_p2       |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  18|          22|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i       |  16|          2|   10|         20|
    |gmem0_blk_n_R            |   1|          2|    1|          2|
    |i_6_fu_164               |  16|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  35|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_reg_911                                |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |gmem0_addr_read_reg_900                    |  32|   0|   32|          0|
    |i_6_fu_164                                 |  10|   0|   10|          0|
    |i_reg_801                                  |  10|   0|   10|          0|
    |lshr_ln4_reg_895                           |   7|   0|    7|          0|
    |lshr_ln4_reg_895_pp0_iter2_reg             |   7|   0|    7|          0|
    |tmp_5_reg_905                              |  32|   0|   32|          0|
    |trunc_ln132_1_reg_811                      |   3|   0|    3|          0|
    |trunc_ln132_1_reg_811                      |   8|   4|    3|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 149|   4|  144|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_132_3|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_132_3|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_132_3|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_132_3|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_132_3|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_132_3|  return value|
|m_axi_gmem0_0_AWVALID                          |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWREADY                          |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWADDR                           |  out|   64|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWID                             |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWLEN                            |  out|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE                           |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWBURST                          |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK                           |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE                          |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWPROT                           |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWQOS                            |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWREGION                         |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_AWUSER                           |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_WVALID                           |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_WREADY                           |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_WDATA                            |  out|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_WSTRB                            |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_WLAST                            |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_WID                              |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_WUSER                            |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARVALID                          |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARREADY                          |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARADDR                           |  out|   64|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARID                             |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARLEN                            |  out|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE                           |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARBURST                          |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK                           |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE                          |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARPROT                           |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARQOS                            |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARREGION                         |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_ARUSER                           |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_RVALID                           |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_RREADY                           |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_RDATA                            |   in|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_RLAST                            |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_RID                              |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM                         |   in|   13|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_RUSER                            |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_RRESP                            |   in|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_BVALID                           |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_BREADY                           |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_BRESP                            |   in|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_BID                              |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_0_BUSER                            |   in|    1|       m_axi|                                  gmem0|       pointer|
|sext_ln100                                     |   in|   62|     ap_none|                             sext_ln100|        scalar|
|layer_output_address0                          |  out|    7|   ap_memory|                           layer_output|         array|
|layer_output_ce0                               |  out|    1|   ap_memory|                           layer_output|         array|
|layer_output_we0                               |  out|    1|   ap_memory|                           layer_output|         array|
|layer_output_d0                                |  out|   32|   ap_memory|                           layer_output|         array|
|current_token_address0                         |  out|    6|   ap_memory|                          current_token|         array|
|current_token_ce0                              |  out|    1|   ap_memory|                          current_token|         array|
|current_token_q0                               |   in|   32|   ap_memory|                          current_token|         array|
|current_token_19_address0                      |  out|    6|   ap_memory|                       current_token_19|         array|
|current_token_19_ce0                           |  out|    1|   ap_memory|                       current_token_19|         array|
|current_token_19_q0                            |   in|   32|   ap_memory|                       current_token_19|         array|
|current_token_20_address0                      |  out|    6|   ap_memory|                       current_token_20|         array|
|current_token_20_ce0                           |  out|    1|   ap_memory|                       current_token_20|         array|
|current_token_20_q0                            |   in|   32|   ap_memory|                       current_token_20|         array|
|current_token_21_address0                      |  out|    6|   ap_memory|                       current_token_21|         array|
|current_token_21_ce0                           |  out|    1|   ap_memory|                       current_token_21|         array|
|current_token_21_q0                            |   in|   32|   ap_memory|                       current_token_21|         array|
|current_token_22_address0                      |  out|    6|   ap_memory|                       current_token_22|         array|
|current_token_22_ce0                           |  out|    1|   ap_memory|                       current_token_22|         array|
|current_token_22_q0                            |   in|   32|   ap_memory|                       current_token_22|         array|
|current_token_23_address0                      |  out|    6|   ap_memory|                       current_token_23|         array|
|current_token_23_ce0                           |  out|    1|   ap_memory|                       current_token_23|         array|
|current_token_23_q0                            |   in|   32|   ap_memory|                       current_token_23|         array|
|current_token_24_address0                      |  out|    6|   ap_memory|                       current_token_24|         array|
|current_token_24_ce0                           |  out|    1|   ap_memory|                       current_token_24|         array|
|current_token_24_q0                            |   in|   32|   ap_memory|                       current_token_24|         array|
|current_token_25_address0                      |  out|    6|   ap_memory|                       current_token_25|         array|
|current_token_25_ce0                           |  out|    1|   ap_memory|                       current_token_25|         array|
|current_token_25_q0                            |   in|   32|   ap_memory|                       current_token_25|         array|
|current_token_26_address0                      |  out|    6|   ap_memory|                       current_token_26|         array|
|current_token_26_ce0                           |  out|    1|   ap_memory|                       current_token_26|         array|
|current_token_26_q0                            |   in|   32|   ap_memory|                       current_token_26|         array|
|current_token_27_address0                      |  out|    6|   ap_memory|                       current_token_27|         array|
|current_token_27_ce0                           |  out|    1|   ap_memory|                       current_token_27|         array|
|current_token_27_q0                            |   in|   32|   ap_memory|                       current_token_27|         array|
|p_ZZ11llama_layerE13current_token_10_address0  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_ce0       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_q0        |   in|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_11_address0  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_ce0       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_q0        |   in|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_12_address0  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_ce0       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_q0        |   in|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_13_address0  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_ce0       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_q0        |   in|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_14_address0  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_ce0       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_q0        |   in|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_15_address0  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_ce0       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_q0        |   in|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_15|         array|
|layer_output_28_address0                       |  out|    7|   ap_memory|                        layer_output_28|         array|
|layer_output_28_ce0                            |  out|    1|   ap_memory|                        layer_output_28|         array|
|layer_output_28_we0                            |  out|    1|   ap_memory|                        layer_output_28|         array|
|layer_output_28_d0                             |  out|   32|   ap_memory|                        layer_output_28|         array|
|layer_output_29_address0                       |  out|    7|   ap_memory|                        layer_output_29|         array|
|layer_output_29_ce0                            |  out|    1|   ap_memory|                        layer_output_29|         array|
|layer_output_29_we0                            |  out|    1|   ap_memory|                        layer_output_29|         array|
|layer_output_29_d0                             |  out|   32|   ap_memory|                        layer_output_29|         array|
|layer_output_30_address0                       |  out|    7|   ap_memory|                        layer_output_30|         array|
|layer_output_30_ce0                            |  out|    1|   ap_memory|                        layer_output_30|         array|
|layer_output_30_we0                            |  out|    1|   ap_memory|                        layer_output_30|         array|
|layer_output_30_d0                             |  out|   32|   ap_memory|                        layer_output_30|         array|
|layer_output_31_address0                       |  out|    7|   ap_memory|                        layer_output_31|         array|
|layer_output_31_ce0                            |  out|    1|   ap_memory|                        layer_output_31|         array|
|layer_output_31_we0                            |  out|    1|   ap_memory|                        layer_output_31|         array|
|layer_output_31_d0                             |  out|   32|   ap_memory|                        layer_output_31|         array|
|layer_output_32_address0                       |  out|    7|   ap_memory|                        layer_output_32|         array|
|layer_output_32_ce0                            |  out|    1|   ap_memory|                        layer_output_32|         array|
|layer_output_32_we0                            |  out|    1|   ap_memory|                        layer_output_32|         array|
|layer_output_32_d0                             |  out|   32|   ap_memory|                        layer_output_32|         array|
|layer_output_33_address0                       |  out|    7|   ap_memory|                        layer_output_33|         array|
|layer_output_33_ce0                            |  out|    1|   ap_memory|                        layer_output_33|         array|
|layer_output_33_we0                            |  out|    1|   ap_memory|                        layer_output_33|         array|
|layer_output_33_d0                             |  out|   32|   ap_memory|                        layer_output_33|         array|
|layer_output_34_address0                       |  out|    7|   ap_memory|                        layer_output_34|         array|
|layer_output_34_ce0                            |  out|    1|   ap_memory|                        layer_output_34|         array|
|layer_output_34_we0                            |  out|    1|   ap_memory|                        layer_output_34|         array|
|layer_output_34_d0                             |  out|   32|   ap_memory|                        layer_output_34|         array|
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+

