 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : motion_estimator
Version: I-2013.12-SP2
Date   : Sun Dec 18 15:21:04 2016
****************************************

Operating Conditions: ff0p85v125c   Library: saed32hvt_ff0p85v125c
Wire Load Model Mode: enclosed

  Startpoint: u9/Rpipe_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u10/Rpipe_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  motion_estimator   8000                  saed32hvt_ff0p85v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u9/Rpipe_reg[7]/CLK (DFFX1_LVT)          0.00       0.00 r
  u9/Rpipe_reg[7]/Q (DFFX1_LVT)            0.07       0.07 r
  u9/Rpipe[7] (PE_6)                       0.00       0.07 r
  u10/R[7] (PE_5)                          0.00       0.07 r
  u10/Rpipe_reg[7]/D (DFFX1_LVT)           0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u10/Rpipe_reg[7]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: u6/Rpipe_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u7/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  motion_estimator   8000                  saed32hvt_ff0p85v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u6/Rpipe_reg[0]/CLK (DFFX1_LVT)          0.00       0.00 r
  u6/Rpipe_reg[0]/Q (DFFX1_LVT)            0.07       0.07 r
  u6/Rpipe[0] (PE_9)                       0.00       0.07 r
  u7/R[0] (PE_8)                           0.00       0.07 r
  u7/Rpipe_reg[0]/D (DFFX1_LVT)            0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u7/Rpipe_reg[0]/CLK (DFFX1_LVT)          0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: u10/Rpipe_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u11/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  motion_estimator   8000                  saed32hvt_ff0p85v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u10/Rpipe_reg[0]/CLK (DFFX1_LVT)         0.00       0.00 r
  u10/Rpipe_reg[0]/Q (DFFX1_LVT)           0.07       0.07 r
  u10/Rpipe[0] (PE_5)                      0.00       0.07 r
  u11/R[0] (PE_4)                          0.00       0.07 r
  u11/Rpipe_reg[0]/D (DFFX1_LVT)           0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u11/Rpipe_reg[0]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: u9/Rpipe_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u10/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  motion_estimator   8000                  saed32hvt_ff0p85v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u9/Rpipe_reg[0]/CLK (DFFX1_LVT)          0.00       0.00 r
  u9/Rpipe_reg[0]/Q (DFFX1_LVT)            0.07       0.07 r
  u9/Rpipe[0] (PE_6)                       0.00       0.07 r
  u10/R[0] (PE_5)                          0.00       0.07 r
  u10/Rpipe_reg[0]/D (DFFX1_LVT)           0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u10/Rpipe_reg[0]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: u12/Rpipe_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u13/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  motion_estimator   8000                  saed32hvt_ff0p85v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u12/Rpipe_reg[0]/CLK (DFFX1_LVT)         0.00       0.00 r
  u12/Rpipe_reg[0]/Q (DFFX1_LVT)           0.07       0.07 r
  u12/Rpipe[0] (PE_3)                      0.00       0.07 r
  u13/R[0] (PE_2)                          0.00       0.07 r
  u13/Rpipe_reg[0]/D (DFFX1_LVT)           0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u13/Rpipe_reg[0]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: u5/Rpipe_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u6/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  motion_estimator   8000                  saed32hvt_ff0p85v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/Rpipe_reg[0]/CLK (DFFX1_LVT)          0.00       0.00 r
  u5/Rpipe_reg[0]/Q (DFFX1_LVT)            0.07       0.07 r
  u5/Rpipe[0] (PE_10)                      0.00       0.07 r
  u6/R[0] (PE_9)                           0.00       0.07 r
  u6/Rpipe_reg[0]/D (DFFX1_LVT)            0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u6/Rpipe_reg[0]/CLK (DFFX1_LVT)          0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: u1/Rpipe_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  motion_estimator   8000                  saed32hvt_ff0p85v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/Rpipe_reg[0]/CLK (DFFX1_LVT)          0.00       0.00 r
  u1/Rpipe_reg[0]/Q (DFFX1_LVT)            0.07       0.07 r
  u1/Rpipe[0] (PE_14)                      0.00       0.07 r
  u2/R[0] (PE_13)                          0.00       0.07 r
  u2/Rpipe_reg[0]/D (DFFX1_LVT)            0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u2/Rpipe_reg[0]/CLK (DFFX1_LVT)          0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: u7/Rpipe_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u8/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  motion_estimator   8000                  saed32hvt_ff0p85v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u7/Rpipe_reg[0]/CLK (DFFX1_LVT)          0.00       0.00 r
  u7/Rpipe_reg[0]/Q (DFFX1_LVT)            0.07       0.07 r
  u7/Rpipe[0] (PE_8)                       0.00       0.07 r
  u8/R[0] (PE_7)                           0.00       0.07 r
  u8/Rpipe_reg[0]/D (DFFX1_LVT)            0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u8/Rpipe_reg[0]/CLK (DFFX1_LVT)          0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: u11/Rpipe_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u12/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  motion_estimator   8000                  saed32hvt_ff0p85v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u11/Rpipe_reg[0]/CLK (DFFX1_LVT)         0.00       0.00 r
  u11/Rpipe_reg[0]/Q (DFFX1_LVT)           0.07       0.07 r
  u11/Rpipe[0] (PE_4)                      0.00       0.07 r
  u12/R[0] (PE_3)                          0.00       0.07 r
  u12/Rpipe_reg[0]/D (DFFX1_LVT)           0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u12/Rpipe_reg[0]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: u13/Rpipe_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u14/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  motion_estimator   8000                  saed32hvt_ff0p85v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u13/Rpipe_reg[0]/CLK (DFFX1_LVT)         0.00       0.00 r
  u13/Rpipe_reg[0]/Q (DFFX1_LVT)           0.07       0.07 r
  u13/Rpipe[0] (PE_2)                      0.00       0.07 r
  u14/R[0] (PE_1)                          0.00       0.07 r
  u14/Rpipe_reg[0]/D (DFFX1_LVT)           0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u14/Rpipe_reg[0]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


1
