# Modules

## Control Units
- [x] [Opcode Control Unit](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/cu/mods/control_unit.vhd)

## Generator
- [x] [Element Generator](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/gen/mods/generator.vhd)

## Galois Operations
- [x] [Addition / Subtraction](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/ops/mods/addsub.vhd)
- [x] [Multiplication](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/ops/mods/mul.vhd)
- [x] [Division](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/ops/mods/div.vhd)
- [x] [Output Select](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/ops/mods/outselect.vhd)
- [x] [Output Converter](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/ops/mods/outconvert.vhd)
- [x] [Operators Top](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/ops/mods/operators.vhd)

## Binary Arithmetic Logic Units
- [x] [Two's Complement](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/alu/mods/twoscmp.vhd)
- [x] [Variable Mask](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/alu/mods/varmask.vhd)
- [x] [Masked Two's Complement](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/alu/mods/maskedtwoscmp.vhd)
- [x] [Order and Most Significant Bit Indices](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/alu/mods/indices.vhd)
- [x] [Null Exception](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/alu/mods/usnull.vhd)
- [x] [Membership Exception](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/alu/mods/ismember.vhd)

## Memory
- [ ] [Memory Wrapper](https://github.com/sabbirahm3d/GFAU/blob/master/design/vhdl/mem/mods/memory.vhd)
