/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [31:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_1z;
  wire [39:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_1z ? in_data[27] : celloutsig_0_1z);
  assign celloutsig_1_13z = !(celloutsig_1_1z[3] ? celloutsig_1_9z[2] : celloutsig_1_4z[2]);
  assign celloutsig_1_14z = !(celloutsig_1_3z ? celloutsig_1_2z[35] : celloutsig_1_3z);
  assign celloutsig_0_6z = !(celloutsig_0_4z ? celloutsig_0_3z : celloutsig_0_1z);
  assign celloutsig_0_10z = !(in_data[76] ? celloutsig_0_4z : celloutsig_0_8z);
  assign celloutsig_0_13z = !(celloutsig_0_5z ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_0_15z = !(celloutsig_0_8z ? celloutsig_0_10z : celloutsig_0_10z);
  assign celloutsig_0_18z = !(celloutsig_0_11z[4] ? celloutsig_0_16z : celloutsig_0_14z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? in_data[95] : in_data[40]);
  assign celloutsig_0_23z = !(celloutsig_0_19z ? celloutsig_0_14z : celloutsig_0_18z);
  assign celloutsig_1_3z = !(celloutsig_1_2z[6] ? celloutsig_1_2z[35] : in_data[157]);
  assign celloutsig_1_9z = celloutsig_1_2z[19:15] + { celloutsig_1_5z[1:0], celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_0z[2], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z } + { celloutsig_1_0z[3:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_9z[3:2], celloutsig_1_1z, celloutsig_1_5z } + { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_9z = { in_data[56:27], celloutsig_0_3z, celloutsig_0_4z } + { in_data[60:52], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_21z = { celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z } + celloutsig_0_9z[20:11];
  assign celloutsig_1_4z = in_data[104:102] + celloutsig_1_2z[27:25];
  reg [6:0] _17_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 7'h00;
    else _17_ <= { celloutsig_0_21z[1:0], celloutsig_0_17z };
  assign out_data[38:32] = _17_;
  assign celloutsig_0_0z = in_data[28:4] && in_data[46:22];
  assign celloutsig_1_18z = { celloutsig_1_4z[2:1], celloutsig_1_9z } && { celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_4z = { in_data[4:1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } && in_data[28:22];
  assign celloutsig_0_7z = in_data[76:71] * { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_9z[15:13], celloutsig_0_5z } * celloutsig_0_9z[3:0];
  assign celloutsig_1_0z = in_data[175:171] * in_data[105:101];
  assign celloutsig_1_1z = { celloutsig_1_0z[3:1], celloutsig_1_0z } * in_data[110:103];
  assign celloutsig_1_5z = { celloutsig_1_1z[7:6], celloutsig_1_3z } * celloutsig_1_0z[4:2];
  assign celloutsig_0_11z = { celloutsig_0_9z[7:5], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z } | in_data[84:79];
  assign celloutsig_0_17z = { celloutsig_0_9z[24:21], celloutsig_0_15z } | { celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_1_2z = { in_data[168:158], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } | { in_data[183:157], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = | { celloutsig_1_1z[5:1], celloutsig_1_5z };
  assign celloutsig_0_1z = | in_data[2:0];
  assign celloutsig_0_16z = | in_data[43:34];
  assign celloutsig_0_19z = | in_data[12:7];
  assign celloutsig_1_8z = celloutsig_1_5z[1] & celloutsig_1_4z[0];
  assign celloutsig_0_5z = celloutsig_0_4z & celloutsig_0_0z;
  assign celloutsig_0_8z = celloutsig_0_6z & celloutsig_0_2z;
  assign celloutsig_0_14z = celloutsig_0_13z & celloutsig_0_4z;
  assign { out_data[97], out_data[102:98] } = { celloutsig_1_13z, celloutsig_1_12z[5:4], celloutsig_1_4z } | { celloutsig_1_8z, celloutsig_1_12z[9:6], celloutsig_1_3z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, out_data[97], celloutsig_0_23z };
endmodule
