<dec f='linux/arch/x86/events/perf_event.h' l='237' type='struct event_constraint *'/>
<offset>38080</offset>
<doc f='linux/arch/x86/events/perf_event.h' l='234'>/*
	 * manage exclusive counter access between hyperthread
	 */</doc>
<doc f='linux/arch/x86/events/perf_event.h' l='237'>/* in enable order */</doc>
<use f='linux/arch/x86/events/intel/core.c' l='2679' u='r' c='intel_get_excl_constraints'/>
<use f='linux/arch/x86/events/intel/core.c' l='3274' u='w' c='intel_pmu_cpu_prepare'/>
<use f='linux/arch/x86/events/intel/core.c' l='3275' u='r' c='intel_pmu_cpu_prepare'/>
<use f='linux/arch/x86/events/intel/core.c' l='3288' u='r' c='intel_pmu_cpu_prepare'/>
<use f='linux/arch/x86/events/intel/core.c' l='3289' u='w' c='intel_pmu_cpu_prepare'/>
<use f='linux/arch/x86/events/intel/core.c' l='3379' u='r' c='free_excl_cntrs'/>
<use f='linux/arch/x86/events/intel/core.c' l='3380' u='w' c='free_excl_cntrs'/>
