Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Oct  7 22:26:58 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.331        0.000                      0                  544        0.094        0.000                      0                  544        4.238        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              7.331        0.000                      0                  544        0.094        0.000                      0                  544        4.238        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 1.267ns (62.574%)  route 0.758ns (37.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.758     2.132    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[28]
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.055    10.055    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X7Y18        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[28])
                                                     -0.557     9.463    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.465ns (67.543%)  route 0.704ns (32.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[6])
                                                      1.275     1.381 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[6]
                         net (fo=1, routed)           0.194     1.575    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[6]
    SLICE_X28Y46         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     1.765 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_30/O
                         net (fo=1, routed)           0.510     2.275    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[6]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[6])
                                                     -0.381     9.631    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                          -2.275    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 1.486ns (69.667%)  route 0.647ns (30.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[7])
                                                      1.266     1.372 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=1, routed)           0.321     1.693    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[7]
    SLICE_X27Y44         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.220     1.913 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_29/O
                         net (fo=1, routed)           0.326     2.239    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[7]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[7])
                                                     -0.391     9.621    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.536ns (74.203%)  route 0.534ns (25.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.316     1.422 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, routed)           0.242     1.664    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[1]
    SLICE_X27Y45         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.220     1.884 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_35/O
                         net (fo=1, routed)           0.292     2.176    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[1]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[1])
                                                     -0.450     9.562    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                          -2.176    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.609ns (78.911%)  route 0.430ns (21.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     1.488 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.247     1.735    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[0]
    SLICE_X27Y46         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     1.962 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_36/O
                         net (fo=1, routed)           0.183     2.145    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[0]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[0])
                                                     -0.464     9.548    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -2.145    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.267ns (64.223%)  route 0.706ns (35.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.706     2.080    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[29]
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.055    10.055    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X7Y18        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.522     9.498    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.498    
                         arrival time                          -2.080    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.462ns (70.765%)  route 0.604ns (29.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[10])
                                                      1.274     1.380 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[10]
                         net (fo=1, routed)           0.431     1.811    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[10]
    SLICE_X27Y44         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.999 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_26/O
                         net (fo=1, routed)           0.173     2.172    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[10]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[10])
                                                     -0.387     9.625    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 1.376ns (72.042%)  route 0.534ns (27.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[15])
                                                      1.244     1.350 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[15]
                         net (fo=1, routed)           0.348     1.698    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[15]
    SLICE_X27Y46         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.132     1.830 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_21/O
                         net (fo=1, routed)           0.186     2.016    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[15]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[15])
                                                     -0.522     9.490    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.490    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.490ns (73.363%)  route 0.541ns (26.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[5])
                                                      1.273     1.379 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=1, routed)           0.242     1.621    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[5]
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.217     1.838 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_31/O
                         net (fo=1, routed)           0.299     2.137    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[5]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.400     9.612    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.612    
                         arrival time                          -2.137    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 1.297ns (67.728%)  route 0.618ns (32.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.104     0.104    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/ap_clk
    RAMB18_X0Y19         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[5])
                                                      1.297     1.401 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/DOUTADOUT[5]
                         net (fo=1, routed)           0.618     2.019    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/B[5]
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.055    10.055    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X7Y18        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.508     9.512    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                  7.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.107ns (74.422%)  route 0.037ns (25.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_clk
    SLICE_X27Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[7]/Q
                         net (fo=6, routed)           0.029     0.127    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_9
    SLICE_X27Y50         LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.023     0.150 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/flow_control_loop_pipe_sequential_init_U/i_fu_40[8]_i_2/O
                         net (fo=1, routed)           0.008     0.158    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/add_ln29_fu_96_p2[8]
    SLICE_X27Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_clk
    SLICE_X27Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y50         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     0.064    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.082ns (53.947%)  route 0.070ns (46.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=1, routed)           0.070     0.166    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_enable_reg_pp0_iter1
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.021     0.021    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.000     0.021    
    SLICE_X29Y44         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     0.066    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.104ns (67.022%)  route 0.051ns (32.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 f  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, routed)           0.028     0.125    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TVALID
    SLICE_X31Y46         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     0.146 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state[1]_i_1/O
                         net (fo=1, routed)           0.023     0.169    bd_0_i/hls_inst/inst/regslice_both_output_r_U/state[1]_i_1_n_2
    SLICE_X31Y46         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y46         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[1]/C
                         clock pessimism              0.000     0.021    
    SLICE_X31Y46         FDSE (Hold_GFF_SLICEM_C_D)
                                                      0.044     0.065    bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.121ns (78.248%)  route 0.034ns (21.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_clk
    SLICE_X27Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[2]/Q
                         net (fo=8, routed)           0.027     0.125    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/flow_control_loop_pipe_sequential_init_U/i_fu_40_reg[2]
    SLICE_X27Y50         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     0.162 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/flow_control_loop_pipe_sequential_init_U/i_fu_40[3]_i_1/O
                         net (fo=1, routed)           0.007     0.169    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/add_ln29_fu_96_p2[3]
    SLICE_X27Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_clk
    SLICE_X27Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y50         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     0.064    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.105ns (68.286%)  route 0.049ns (31.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_clk
    SLICE_X27Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[5]/Q
                         net (fo=8, routed)           0.031     0.129    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/flow_control_loop_pipe_sequential_init_U/i_fu_40_reg[5]_2
    SLICE_X27Y49         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.021     0.150 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/flow_control_loop_pipe_sequential_init_U/i_fu_40[5]_i_1/O
                         net (fo=1, routed)           0.018     0.168    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/add_ln29_fu_96_p2[5]
    SLICE_X27Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_clk
    SLICE_X27Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y49         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     0.063    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/i_fu_40_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.104ns (66.170%)  route 0.053ns (33.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, routed)           0.030     0.127    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TVALID
    SLICE_X31Y46         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     0.148 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state[0]_i_1/O
                         net (fo=1, routed)           0.023     0.171    bd_0_i/hls_inst/inst/regslice_both_output_r_U/state[0]_i_1_n_2
    SLICE_X31Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                         clock pessimism              0.000     0.021    
    SLICE_X31Y46         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     0.065    bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.104ns (65.559%)  route 0.055ns (34.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.032     0.129    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/flow_control_loop_pipe_sequential_init_U/Q[2]
    SLICE_X29Y44         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.021     0.150 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.023     0.173    bd_0_i/hls_inst/inst/ap_NS_fsm[3]
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     0.021    
    SLICE_X29Y44         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     0.065    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.103ns (63.871%)  route 0.058ns (36.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/ap_clk
    SLICE_X28Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[8]/Q
                         net (fo=5, routed)           0.034     0.130    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/flow_control_loop_pipe_sequential_init_U/i_fu_28_reg[8]
    SLICE_X28Y47         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.021     0.151 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/flow_control_loop_pipe_sequential_init_U/i_fu_28[8]_i_2/O
                         net (fo=1, routed)           0.024     0.175    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/add_ln33_fu_77_p2[8]
    SLICE_X28Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.021     0.021    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/ap_clk
    SLICE_X28Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[8]/C
                         clock pessimism              0.000     0.021    
    SLICE_X28Y47         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     0.065    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.103ns (63.226%)  route 0.060ns (36.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/ap_clk
    SLICE_X29Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[4]/Q
                         net (fo=6, routed)           0.036     0.132    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/flow_control_loop_pipe_sequential_init_U/i_fu_28_reg[4]
    SLICE_X29Y49         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.021     0.153 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/flow_control_loop_pipe_sequential_init_U/i_fu_28[4]_i_1/O
                         net (fo=1, routed)           0.024     0.177    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/add_ln33_fu_77_p2[4]
    SLICE_X29Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.021     0.021    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/ap_clk
    SLICE_X29Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[4]/C
                         clock pessimism              0.000     0.021    
    SLICE_X29Y49         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     0.065    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.124ns (75.318%)  route 0.041ns (24.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/ap_clk
    SLICE_X29Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[1]/Q
                         net (fo=9, routed)           0.031     0.128    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/flow_control_loop_pipe_sequential_init_U/i_fu_28_reg[1]
    SLICE_X29Y50         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.041     0.169 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/flow_control_loop_pipe_sequential_init_U/i_fu_28[2]_i_1/O
                         net (fo=1, routed)           0.010     0.179    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/add_ln33_fu_77_p2[2]
    SLICE_X29Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.021     0.021    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/ap_clk
    SLICE_X29Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[2]/C
                         clock pessimism              0.000     0.021    
    SLICE_X29Y50         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.045     0.066    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81/i_fu_28_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y18   bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB18_X0Y18   bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB18_X0Y19   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/CLKARDCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X29Y43   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X28Y44   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/icmp_ln29_reg_166_pp0_iter1_reg_reg[0]_srl2/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X7Y18  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X30Y46   bd_0_i/hls_inst/inst/FIR_accu32_loc_fu_48_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X30Y47   bd_0_i/hls_inst/inst/FIR_accu32_loc_fu_48_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X30Y47   bd_0_i/hls_inst/inst/FIR_accu32_loc_fu_48_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X30Y48   bd_0_i/hls_inst/inst/FIR_accu32_loc_fu_48_reg[18]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y43   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y43   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y44   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/icmp_ln29_reg_166_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y44   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/icmp_ln29_reg_166_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y18   bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y18   bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y18   bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y18   bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y19   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y19   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y43   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y43   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y44   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/icmp_ln29_reg_166_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y44   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/icmp_ln29_reg_166_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y18   bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y18   bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y18   bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y18   bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y19   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y19   bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X28Y45         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.159    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.157    output_r_tdata[0]
                                                                      r  output_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.157    output_r_tvalid
                                                                      r  output_r_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[6]
                                                                      r  output_r_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X30Y48         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X30Y48         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[5]
                                                                      r  output_r_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[6]
                                                                      r  output_r_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X28Y45         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.097    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X31Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.097    output_r_tvalid
                                                                      r  output_r_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X30Y48         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X30Y48         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.804ns  (logic 0.152ns (18.910%)  route 0.652ns (81.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X27Y45         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.152     0.152 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.652     0.804    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.804ns  (logic 0.152ns (18.910%)  route 0.652ns (81.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X27Y45         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.152     0.152 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.652     0.804    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[4]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.083ns (10.456%)  route 0.711ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X28Y45         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     0.083 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1__0/O
                         net (fo=16, routed)          0.711     0.794    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.083ns (10.456%)  route 0.711ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X28Y45         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     0.083 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1__0/O
                         net (fo=16, routed)          0.711     0.794    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.790ns  (logic 0.152ns (19.238%)  route 0.638ns (80.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X27Y45         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.152     0.152 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.638     0.790    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X28Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X28Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[6]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.790ns  (logic 0.152ns (19.238%)  route 0.638ns (80.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X27Y45         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.152     0.152 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.638     0.790    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X28Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X28Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[9]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.083ns (10.652%)  route 0.696ns (89.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X28Y45         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     0.083 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1__0/O
                         net (fo=16, routed)          0.696     0.779    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.083ns (10.652%)  route 0.696ns (89.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X28Y45         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     0.083 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1__0/O
                         net (fo=16, routed)          0.696     0.779    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.769ns  (logic 0.152ns (19.756%)  route 0.617ns (80.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X27Y45         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.152     0.152 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.617     0.769    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.769ns  (logic 0.152ns (19.756%)  route 0.617ns (80.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X27Y45         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.152     0.152 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.617     0.769    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[0] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[0]
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 input_r_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[10] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[10]
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 input_r_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[13] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[13]
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 input_r_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[14] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[14]
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_r_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[15] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[15]
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 input_r_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[1] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[1]
    SLICE_X27Y45         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y45         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 input_r_tdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[2] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[2]
    SLICE_X27Y45         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y45         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[2]/C

Slack:                    inf
  Source:                 input_r_tdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[3] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[3]
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/C

Slack:                    inf
  Source:                 input_r_tdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[4] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[4]
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/C

Slack:                    inf
  Source:                 input_r_tdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[5] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[5]
    SLICE_X27Y45         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y45         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/C





