/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/lib_fifo_v1_0_11
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap lib_fifo_v1_0_11 /home/feilong/Storages/fpga/000_vivado_sim_linux32/lib_fifo_v1_0_11
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work lib_fifo_v1_0_11 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/lib_fifo_v1_0_11/.cxl.vhdl.lib_fifo_v1_0_11.lib_fifo_v1_0_11.lin64.cmf
