{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574217926754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574217926768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 20:45:26 2019 " "Processing started: Tue Nov 19 20:45:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574217926768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217926768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217926769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574217930869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574217930869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217968801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217968801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextendertb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitextendertb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitextenderTB " "Found entity 1: bitextenderTB" {  } { { "bitextenderTB.sv" "" { Text "F:/MinComputerARMv4-master/Processor/bitextenderTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217968873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217968873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N flag_generator.sv(1) " "Verilog HDL Declaration information at flag_generator.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "flag_generator.sv" "" { Text "F:/MinComputerARMv4-master/Processor/flag_generator.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574217968923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator " "Found entity 1: flag_generator" {  } { { "flag_generator.sv" "" { Text "F:/MinComputerARMv4-master/Processor/flag_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217968959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217968959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Substractor " "Found entity 1: Substractor" {  } { { "Substractor.sv" "" { Text "F:/MinComputerARMv4-master/Processor/Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969039 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EnemiesRegister.sv(10) " "Verilog HDL warning at EnemiesRegister.sv(10): extended using \"x\" or \"z\"" {  } { { "EnemiesRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/EnemiesRegister.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574217969077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemiesregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemiesregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EnemiesRegister " "Found entity 1: EnemiesRegister" {  } { { "EnemiesRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/EnemiesRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969114 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMem.sv(7) " "Verilog HDL warning at dataMem.sv(7): extended using \"x\" or \"z\"" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574217969153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "F:/MinComputerARMv4-master/Processor/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condLogic " "Found entity 1: condLogic" {  } { { "condLogic.sv" "" { Text "F:/MinComputerARMv4-master/Processor/condLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condCheck " "Found entity 1: condCheck" {  } { { "condCheck.sv" "" { Text "F:/MinComputerARMv4-master/Processor/condCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "F:/MinComputerARMv4-master/Processor/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BombRegister.sv(13) " "Verilog HDL warning at BombRegister.sv(13): extended using \"x\" or \"z\"" {  } { { "BombRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/BombRegister.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574217969566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BombRegister " "Found entity 1: BombRegister" {  } { { "BombRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/BombRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armstruct.sv 1 1 " "Found 1 design units, including 1 entities, in source file armstruct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMStruct " "Found entity 1: ARMStruct" {  } { { "ARMStruct.sv" "" { Text "F:/MinComputerARMv4-master/Processor/ARMStruct.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressingdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressingdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressingDecoder " "Found entity 1: addressingDecoder" {  } { { "addressingDecoder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/addressingDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "instructionMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/instructionMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file regdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regDecoder " "Found entity 1: regDecoder" {  } { { "regDecoder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/regDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217969949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217969949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bitextender.sv(11) " "Verilog HDL warning at bitextender.sv(11): extended using \"x\" or \"z\"" {  } { { "bitextender.sv" "" { Text "F:/MinComputerARMv4-master/Processor/bitextender.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574217969992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextender.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitextender " "Found entity 1: bitextender" {  } { { "bitextender.sv" "" { Text "F:/MinComputerARMv4-master/Processor/bitextender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217970043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217970043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(43) " "Verilog HDL warning at decoder.sv(43): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/decoder.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574217970078 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(74) " "Verilog HDL warning at decoder.sv(74): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/decoder.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574217970083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217970145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217970145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217970256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217970256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217971235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217971235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_nBits " "Found entity 1: mux2x1_nBits" {  } { { "mux2x1_nBits.sv" "" { Text "F:/MinComputerARMv4-master/Processor/mux2x1_nBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217972863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217972863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.sv" "" { Text "F:/MinComputerARMv4-master/Processor/mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217973789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217973789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574217973869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217973932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217973932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "F:/MinComputerARMv4-master/Processor/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217974072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217974072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "mux_not.sv" "" { Text "F:/MinComputerARMv4-master/Processor/mux_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217974226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217974226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.sv" "" { Text "F:/MinComputerARMv4-master/Processor/mux_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217974362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217974362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.sv" "" { Text "F:/MinComputerARMv4-master/Processor/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217974464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217974464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar.sv 1 1 " "Found 1 design units, including 1 entities, in source file sar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "sar.sv" "" { Text "F:/MinComputerARMv4-master/Processor/sar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217974645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217974645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "sc.sv" "" { Text "F:/MinComputerARMv4-master/Processor/sc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217974784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217974784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.sv" "" { Text "F:/MinComputerARMv4-master/Processor/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217974895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217974895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "slr.sv" "" { Text "F:/MinComputerARMv4-master/Processor/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217975040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217975040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.sv" "" { Text "F:/MinComputerARMv4-master/Processor/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217975190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217975190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.sv" "" { Text "F:/MinComputerARMv4-master/Processor/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217975334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217975334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bankreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file bankreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bankReg " "Found entity 1: bankReg" {  } { { "bankReg.sv" "" { Text "F:/MinComputerARMv4-master/Processor/bankReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217975492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217975492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toptb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toptb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topTB " "Found entity 1: topTB" {  } { { "topTB.sv" "" { Text "F:/MinComputerARMv4-master/Processor/topTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217975632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217975632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboarddriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboarddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardDriver " "Found entity 1: KeyboardDriver" {  } { { "KeyboardDriver.sv" "" { Text "F:/MinComputerARMv4-master/Processor/KeyboardDriver.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217975783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217975783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboarddriver_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboarddriver_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardDriver_testbench " "Found entity 1: KeyboardDriver_testbench" {  } { { "KeyboardDriver_testbench.sv" "" { Text "F:/MinComputerARMv4-master/Processor/KeyboardDriver_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217975950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217975950 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyboardRegister.sv(7) " "Verilog HDL warning at KeyboardRegister.sv(7): extended using \"x\" or \"z\"" {  } { { "KeyboardRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/KeyboardRegister.sv" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574217976049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboardregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardRegister " "Found entity 1: KeyboardRegister" {  } { { "KeyboardRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/KeyboardRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217976119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217976119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.sv" "" { Text "F:/MinComputerARMv4-master/Processor/mux4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574217976284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217976284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1selector.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux4x1selector.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217976439 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.sv(22) " "Verilog HDL Instantiation warning at top.sv(22): instance has no name" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1574217976450 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.sv(24) " "Verilog HDL Instantiation warning at top.sv(24): instance has no name" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1574217976451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574217976662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARMStruct ARMStruct:arm " "Elaborating entity \"ARMStruct\" for hierarchy \"ARMStruct:arm\"" {  } { { "top.sv" "arm" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217976857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ARMStruct:arm\|ControlUnit:controller " "Elaborating entity \"ControlUnit\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\"" {  } { { "ARMStruct.sv" "controller" { Text "F:/MinComputerARMv4-master/Processor/ARMStruct.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217977063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder ARMStruct:arm\|ControlUnit:controller\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|decoder:dec\"" {  } { { "ControlUnit.sv" "dec" { Text "F:/MinComputerARMv4-master/Processor/ControlUnit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217977411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condLogic ARMStruct:arm\|ControlUnit:controller\|condLogic:cl " "Elaborating entity \"condLogic\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\"" {  } { { "ControlUnit.sv" "cl" { Text "F:/MinComputerARMv4-master/Processor/ControlUnit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217977579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|FlipFlop:flagreg1 " "Elaborating entity \"FlipFlop\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|FlipFlop:flagreg1\"" {  } { { "condLogic.sv" "flagreg1" { Text "F:/MinComputerARMv4-master/Processor/condLogic.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217977781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condCheck ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|condCheck:cc " "Elaborating entity \"condCheck\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|condCheck:cc\"" {  } { { "condLogic.sv" "cc" { Text "F:/MinComputerARMv4-master/Processor/condLogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217978044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath ARMStruct:arm\|datapath:Datapath " "Elaborating entity \"datapath\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\"" {  } { { "ARMStruct.sv" "Datapath" { Text "F:/MinComputerARMv4-master/Processor/ARMStruct.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217978230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_nBits ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:pcmux " "Elaborating entity \"mux2x1_nBits\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217978450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop ARMStruct:arm\|datapath:Datapath\|FlipFlop:pcreg " "Elaborating entity \"FlipFlop\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|FlipFlop:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217978646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ARMStruct:arm\|datapath:Datapath\|fulladder:pcadd1 " "Elaborating entity \"fulladder\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|fulladder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217978823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_nBits ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:ra1mux " "Elaborating entity \"mux2x1_nBits\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217979043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bankReg ARMStruct:arm\|datapath:Datapath\|bankReg:rf " "Elaborating entity \"bankReg\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|bankReg:rf\"" {  } { { "datapath.sv" "rf" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217979257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextender ARMStruct:arm\|datapath:Datapath\|bitextender:ext " "Elaborating entity \"bitextender\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|bitextender:ext\"" {  } { { "datapath.sv" "ext" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217979493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARMStruct:arm\|datapath:Datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217979879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate ARMStruct:arm\|datapath:Datapath\|ALU:alu\|and_gate:and_module " "Elaborating entity \"and_gate\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|and_gate:and_module\"" {  } { { "ALU.sv" "and_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217980225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate ARMStruct:arm\|datapath:Datapath\|ALU:alu\|or_gate:or_module " "Elaborating entity \"or_gate\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|or_gate:or_module\"" {  } { { "ALU.sv" "or_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217980526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate ARMStruct:arm\|datapath:Datapath\|ALU:alu\|xor_gate:xor_module " "Elaborating entity \"xor_gate\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|xor_gate:xor_module\"" {  } { { "ALU.sv" "xor_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217980844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not ARMStruct:arm\|datapath:Datapath\|ALU:alu\|mux_not:mux_not_module " "Elaborating entity \"mux_not\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|mux_not:mux_not_module\"" {  } { { "ALU.sv" "mux_not_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217981175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ARMStruct:arm\|datapath:Datapath\|ALU:alu\|fulladder:fulladder_module " "Elaborating entity \"fulladder\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|fulladder:fulladder_module\"" {  } { { "ALU.sv" "fulladder_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217981534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr ARMStruct:arm\|datapath:Datapath\|ALU:alu\|slr:slr_module " "Elaborating entity \"slr\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|slr:slr_module\"" {  } { { "ALU.sv" "slr_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217981852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sll:sll_module " "Elaborating entity \"sll\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sll:sll_module\"" {  } { { "ALU.sv" "sll_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217982190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result ARMStruct:arm\|datapath:Datapath\|ALU:alu\|mux_result:mux_result_module " "Elaborating entity \"mux_result\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|mux_result:mux_result_module\"" {  } { { "ALU.sv" "mux_result_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217982500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_generator ARMStruct:arm\|datapath:Datapath\|ALU:alu\|flag_generator:flag_generator_module " "Elaborating entity \"flag_generator\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|flag_generator:flag_generator_module\"" {  } { { "ALU.sv" "flag_generator_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217982810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sar:sar_module " "Elaborating entity \"sar\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sar:sar_module\"" {  } { { "ALU.sv" "sar_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217983126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sc:sc_module " "Elaborating entity \"sc\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sc:sc_module\"" {  } { { "ALU.sv" "sc_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217983449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem instructionMem:imem " "Elaborating entity \"instructionMem\" for hierarchy \"instructionMem:imem\"" {  } { { "top.sv" "imem" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217983778 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:\\Users\\user\\Downloads\\ist.dat instructionMem.sv(8) " "Verilog HDL File I/O error at instructionMem.sv(8): can't open Verilog Design File \"C:\\Users\\user\\Downloads\\ist.dat\"" {  } { { "instructionMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/instructionMem.sv" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217983783 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructionMem:imem " "Can't elaborate user hierarchy \"instructionMem:imem\"" {  } { { "top.sv" "imem" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 12 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574217983784 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/MinComputerARMv4-master/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file F:/MinComputerARMv4-master/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217989774 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574217999649 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 19 20:46:39 2019 " "Processing ended: Tue Nov 19 20:46:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574217999649 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574217999649 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574217999649 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574217999649 ""}
