# Verilog_hdl
some practices on verilog
