[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of П131E61 production of 2PAI SEMICONDUCTOR from the text:200Mbps Triple -Channel Digital  IsolatorsEnhanced ESD, 3 .0 kV rms/ 5.0 kV rms  \n \nData Sheet  π130E/π131E \nFEATURES \nUltra -low power consumption  (1Mbps) : 0.58mA/Channel  \nHigh d ata rate:  200Mbps \nHigh common -mode tra nsient immunity:  \nπ13xx3x: 75  kV/µs typical  \nπ13xx6x: 120  kV/µs typical  \nHigh robustness to radiated and conducted noise  \nLow propagation delay : 9 ns typical  \nIsolation voltage s:  \nπ13xx3x: AC 3000Vrms  \nπ13xx6x: AC 5000Vrms  \nHigh ESD rating:  \nESDA/JEDEC JS -001-2017  \nHuman body model (HBM) ± 8kV \nSafety and regulatory approvals ： \nUL certificate number: E494497  \n3000Vrms/ 5000Vrms for 1 minute per UL 1577  \nCSA Component Acceptance Notice 5A  \nVDE certificate number: 40053041 /40052896 \nDIN VDE V 0884 -11:2017 -01 \nVIORM =565V peak/1200 V peak  \nCQC certification per GB4943.1 -2011  \n3 V to 5 .5 V level translation  \nAEC-Q100 qualification  \nWide temperature range : -40°C to 125°C  \nRoHS -compliant, NB SOIC -16, WB SOIC -16 and \nSSOP16 package  \nAPPLICATIONS \nGeneral -purpose multichannel isolation \nIndustrial field bus isolation  \nIsolation Industrial automation systems  \nIsolated switch mode supplies  \nIsolated ADC, DAC  \nMotor control   \nGENERAL DESCRIPTION  \nThe π1xxxxx  is a 2PaiSemi  digital isolators product family that \nincludes over hundreds of digital isolator products.  By using \nmaturated standard semiconductor CMOS technology and 2PaiSemi  \niDivider®  technology, these isolation components provide \noutstanding performance characteristics and reliability superior to \nalternatives such as optocoupler devices and other integrated \nisolators.  \nIntelligent voltage divider technology ( iDivider®  technology) is a  new \ngeneration digital isolator technology invented by 2PaiSemi . It uses the principle of capacitor voltage divider to transmit voltage signal \ndirectly cross the isolator capacitor without signal modulation and \ndemodulation.   \n The π1xxxxx isolator  data c hannels are independent and are \navailable in a variety of configurations with a withstand voltage \nrating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to \n600Mbps (see the Ordering Guide). The devices operate with the \nsupply voltage on either sid e ranging from 3.0 V to 5.5 V, providing \ncompatibility with lower voltage systems as well as enabling voltage \ntranslation functionality across the isolation barrier. The fail -safe \nstate is available in which the outputs transition to a preset state \nwhen th e input power supply is not applied.  \nFUNCTIONAL BLOCK DIAGRAMS \nGND 2\nGND 23\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VDD1\nGND 1\nVIA\nVIB\nVOC\nNC\nGND 1NCVDD2\nVOA\nVOB\nVIC\nNC\nNCπ131 X3X\n3\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VDD1\nGND 1\nVIA\nVIB\nVOC\nGND 1VDD2\nGND 2\nVOA\nVOB\nVIC\nGND 2GND 2\nGND 23\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VDD1\nGND 1\nVIA\nVIB\nVIC\nGND 1VDD2\nVOA\nVOB\nVOC\nNC\nEN1EN2\nEN2GND 2\nGND 23\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VDD1\nGND 1\nVIA\nVIB\nVIC\nNC\nGND 1NCVDD2\nVOA\nVOB\nVOC\nNC\nNCπ130 X3X π130X6X\nNC NC\nπ131X6X\nNC NC\nFigure 1.π130xxx/π131xxx functional Block Diagram\nVDD1\nGND 1VDD1\nCIN\n0.1uF\nGND 1\nVIA VIN_A\nVIB\nVICVIN_B\nVIN_C\nNC\nNC8321\n54\n76VDD2\nGND 2VDD2\n0.1uF\nGND 2\nVOA VOUT _A\nVOB\nVOCVOUT _B\nVOUT _C\nNC\nNC9141516\n1213\n1011COUT\nGND 1 GND 2\nFigure 2.π130x3x Typical Application Circuit\nRev.1.9\nInformation furnished by 2Pai Semi is believed to be accurate and reliable. However, no responsibility \nis assumed by 2Pai  semi for its use, nor for any infringements of patents or other rights of third parties \nthat may result from its use. Specifications subject to change without notice. No license is granted by \nimplication or otherwise under any patent or patent rights of 2PaiSemi. \nTrademarks and registered trademarks are the property of their respective owners. Room 30 7-309, No.22, Boxia Road, Pudong  New District, Shanghai, 201203, China  \n021-50850681\n2Pai  Semiconductor  Co., Limited.  All rights reserved.\nhttp://www.rpsemi.com/\n2Pai Semi  \n\nData Sheet  π130E/π131E  \nRev.1. 9 | Page 2 of 19  PIN CONFIGURATIONS AND FUNCTIONS  \nTable 1.π130Exx Pin Function Descriptions   \nPin No.  Name  Description  \n1 VDD1 Supply Voltage for Isolator Side 1.  \n2 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n3 VIA Logic Input A.  \n4 VIB Logic Input B.  \n5 VIC Logic Input C.  \n6 NC No connect . \n7 NC No connect .  \n8 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n10 NC/EN2  No connect for π130E3X.                                                         \nOutput enable for π130E6X. Output pins on side 2 are \nenabled when EN2 is high or open and in high -impedance \nstate when EN2 is low.  \n11 NC No connect . \n12 VOC Logic Output C.  \n13 VOB Logic Output B.  \n14 VOA Logic Output A.  \n15 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n16 VDD2 Supply Voltage for Isolator Side 2.  \nTable 2.π131Exx Pin Function Descriptions  \nPin No.  Name  Description  \n1 VDD1 Supply Voltage for Isolator Side 1.  \n2 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n3 VIA Logic Input A.  \n4 VIB Logic Input B.  \n5 VOC Logic Output C.  \n6 NC No connect . \n7 NC/EN1  No connect for π131E3X. \nOutput enable for π131E6X. Output pins on side 1 are \nenabled when EN1 is high or open and in high -impedance \nstate when EN1 is low.  \n8 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n10 NC/EN2  No connect for π131E3X.  \nOutput enable for π131E6X. Output pins on side 2 are \nenabled when EN2 is high or open and in high -impedance \nstate when EN2 is low.  \n11 NC No connect . \n12 VIC Logic Input C.  \n13 VOB Logic Output B.  \n14 VOA Logic Output A.  \n15 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n16 VDD2 Supply Voltage for Isolator Side 2.   \nFigure 3.π130Exx Pin Configuration  \n \nFigure 4.π131Exx Pin Configuration  \n\nData Sheet  π130E/π131E  \nRev.1. 9 | Page 3 of 19  ABSOLUTE MAXIMUM RATINGS  \nTable 3.Absolute Maximum Ratings4  \nTA = 25°C, unless otherwise noted.  \nParameter  Rating  \nSupply Voltages (V DD1-GND 1, VDD2-GND 2) −0.5 V ~ +7.0 V  \nInput Voltages (V IA, VIB)1 −0.5 V ~ VDDx + 0.5 V   \nOutput Voltages (V OA, VOB)1 −0.5 V ~ VDDx + 0.5 V  \nAverage Output Current per Pin2 Side 1 Output Current (I O1) −10 mA ~ +10 mA  \nAverage Output Current per Pin2 Side 2 Output Current (I O2) −10 mA ~ +10 mA  \nCommon -Mode Transients Immunity 3 −200 kV/µs ~ +200 kV/µs  \nStorage Temperature (T ST) Range  −65° C ~ +150° C  \nAmbient Operating Temperature (T A) Range  −40° C ~ +125° C  \nNotes:  \n1 VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n2 See Figure 5 for the maximum rated current values for various temperatures.  \n3 See Figure 1 8 for Common -mode transient immunity (CMTI) measurement.  \n4 Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are s tress rating only; functional operation of \nthe device at these or any other conditions above those indicated in the operational section of this specification is not imp lied. Operation beyond the maximum \noperating conditions for extended periods may affect product reliability.  \n \nRECOMMENDED OPERATING CONDITIONS  \nTable 4.Recommended Operating Conditions  \nParameter  Symbol  Min Typ Max  Unit  \nSupply Voltage  VDDx 1 3   5.5 V \nHigh Level Input Signal Voltage  VIH 0.7*V DDx1   VDDx1 V \nLow Level Input Signal Voltage  VIL 0   0.3*V DDx1 V \nHigh Level Output Current  IOH -6    mA \nLow Level Output Current  IOL    6 mA \nData Rate   0  200 Mbps  \nJunction Temperature  TJ -40  150 °C \nAmbient Operating Temperature  TA -40   125 °C \nNotes:  \n1 VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n \nTruth Tables  \nTable 5.π130E3x/π131E3x Truth Table  \nVIx Input1 VDDI State1 VDDO State1 Default Low  Default High  Test Conditions /Comments  VOx Output1 VOx Output1 \nLow Powered2 Powered2 Low Low Normal operation   \nHigh  Powered2 Powered2 High  High  Normal operation   \nOpen  Powered2 Powered2 Low High  Default output  \nDon’t Care4 Unpowered3 Powered2 Low High  Default output5 \nDon’t Care4 Powered2 Unpowered3 High Impedance  High Impedance    \nNotes:  \n1 VIx/VOx are the input/output sig nals of a given channel (A  or B). V DDI/VDDO are the supply voltages on the input/output signal sides of this given channel.  \n2 Powered means  VDDx≥ 2.9 5 V \n3 Unpowered means  VDDx < 2.30V \n4 Input signal (V Ix) must be in a low state to avoid powering the given V DDI1 through its ESD protection circuitry.  \n5 If the V DDI goes into unpowered status, the channel outputs the default logic signal after around 1us.  If the V DDI goes into powered status, the channel outputs the \ninput status logic signal after around 3us. \n\nData Sheet  π130E/π131E  \nRev.1. 9 | Page 4 of 19  Table 6.π130E6x/π131E6x Truth Table  \nVIx Input1 EN1/2 State  VDDI State1 VDDO State1 Default Low  Default High  Test Conditions /Comments  VOx Output1 VOx Output1 \nLow High or NC  Powered2 Powered2 Low Low Normal operation  \nHigh  High or NC  Powered2 Powered2 High  High  Normal operation  \nDon’t Care4 L Powered2 Powered2 High Impedance  High Impedance  Disabled  \nOpen  High or NC  Powered2 Powered2 Low High  Default output5 \nDon’t Care4 High or NC  Unpowered3 Powered2 Low High  Default output5 \nDon’t Care4 L Unpowered3 Powered2 High Impedance  High Impedance   \nDon’t Care4 Don’t Care4 Powered2 Unpowered3 High Impedance  High Impedance   \nNotes:  \n1VIx/VOx are the input/output sig nals of a given channel (A  or B). V DDI/VDDO are the supply voltages on the input/output signal sides of this given channel.  \n2Powered means  VDDx≥ 2.9 5 V \n3Unpowered means  VDDx < 2.30V \n4Input signal (V Ix) must be in a low state to avoid powering the given V DDI1 through its ESD protection circuitry.  \n5If the V DDI goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V DDI goes into powered status, the channel outputs the \ninput status logic s ignal after around 3us. \nSPECIFICATIONS  \nELECTRICAL CHARACTERISTICS  \nTable 7. π13xE3x  Switching  Specifications  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25°C, unless otherwise noted.  \nParameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nMinimum Pulse Width  PW   5 ns Within pulse width distortion (PWD) limit  \nMaximum Data Rate    200   Mbps  Within pulse width distortion (PWD) limit  \nPropagation Delay Time1 tpHL, tpLH 5.5 8 12.5  ns @ 5V DC supply  \n6.5 9 13.5  ns @ 3.3V DC supply  \nPulse Width Distortion  PWD   0.3 3.0 ns The max different time between t pHL and t pLH@ \n5VDC supply. And The value is | t pHL - tpLH |  \n 0.4 3.0 ns The max different time between t pHL and t pLH@ \n3.3V DC supply. And The value is | t pHL - tpLH | \nPart to Part Propagation Delay \nSkew  tPSK   2 ns The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 5V DC supply  \n  2 ns The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 3.3V DC supply  \nChannel to Channel Propagation \nDelay Skew  tCSK  0 1.8 ns The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 5V DC supply.  \n 0 2 ns The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 3.3V DC supply  \nOutput Signal Rise/Fall Time4  tr/tf  1.5  ns See  Figure 9 . \nDynamic Input Supply Current per \nChannel  IDDI (D)    9  µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF @ 5V DC Supply  \nDynamic Output Supply Current \nper Channel  IDDO (D)    38  µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF @ 5V DC Supply  \nDynamic Input Supply Current per \nChannel  IDDI (D)    5  µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF @ 3.3V DC Supply  \nDynamic Output Supply Current \nper Channel  IDDO (D)    23  µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF @ 3.3V DC Supply  \n\nData Sheet  π130E/π131E  \nRev.1. 9 | Page 5 of 19  Parameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nCommon -Mode Transient \nImmunity3  CMTI   75  kV/µs  VIN = V DDx2 or 0V, V CM = 1000 V  \nJitter    \n   120  ps p-p See the Jitter Measurement section    20  ps rms  \nESD (HBM - Human body model ) ESD  ±8  kV  \nNotes:  \n1 tpLH = low -to-high propagation delay time, t pHL = high -to-low propagation delay time. See Figure 10 . \n2 VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n3 See Figure 1 8 for Common -mode transient immunity (CMTI) measurement.  \n4 tr means  is the time from 10% amplitude to 90% amplitude of the rising edge of the signal ，tf means  is the time from 90% amplitude to 10% amplitude of the falling \nedge of the signal.  \n \nTable 8. π13xE 6x Switching Specifications  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25°C, unless otherwise noted.  \nParameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nMinimum Pulse Width  PW   5 ns Within pulse width distortion (PWD) limit  \nMaximum Data Rate    200   Mbps  Within pulse width distortion (PWD) limit  \nPropagation Delay Time1 tpHL, tpLH  12 16 ns @ 5V DC supply  \n 14 18.5 ns @ 3.3V DC supply  \nPulse Width Distortion  PWD   0.3 3.0 ns The max different time between t pHL and t pLH@ \n5VDC supply. And The value is | t pHL - tpLH |  \n 0.4 3.0 ns The max different time between t pHL and t pLH@ \n3.3V DC supply. And The value is | t pHL - tpLH | \nPart to Part Propagation Delay \nSkew  tPSK   2 ns The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 5V DC supply  \n  2 ns The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 3.3V DC supply  \nChannel to Channel Propagation \nDelay Skew  tCSK  0 1.8 ns The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 5V DC supply.  \n 0 2 ns The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 3.3V DC supply  \nOutput Signal Rise/Fall Time4  tr/tf  1.5   ns See Figure 9 . \nDisable propagation delay, high -\nto-high impedance output5 tPHZ  20 41 ns @ 5VDC supply   \n 24 50 ns @ 3.3V DC supply  \nDisable propagation delay, low -\nto-high impedance output  tPLZ  20 41 ns @ 5VDC supply   \n 24 50 ns @ 3.3V DC supply  \nEnable propagation delay, high \nimpedance -to-high output  tPZH  12 25 ns @ 5VDC supply , for π13xE61 \n 16 33 ns @ 3.3V DC supply , for π13xE61 \n 1.7 5.7 us @ 5VDC supply , for π13xE60   \n 1.1 4.4 us @ 3.3V DC supply , for π13xE60 \nEnable propagation delay, high \nimpedance -to-low output  tPZL  1.7 5.7 us @ 5VDC supply , for π13xE61 \n 1.1 4.4 us @ 3.3V DC supply , for π13xE61 \n 12 25 ns @ 5VDC supply , for π13xE60   \n 16 33 ns @ 3.3V DC supply , for π13xE60 \nDynamic Input Supply Current per \nChannel  IDDI (D)    10   µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF @ 5V DC Supply  \n\nData Sheet  π130E/π131E  \nRev.1. 9 | Page 6 of 19  Parameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nDynamic Output Supply Current \nper Channel  IDDO (D)    45   µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF @ 5V DC Supply  \nDynamic Input Supply Current per \nChannel  IDDI (D)    9   µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF @ 3.3V DC Supply  \nDynamic Output Supply Current \nper Channel  IDDO (D)    28   µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF @ 3.3V DC Supply  \nCommon -Mode Transient \nImmunity3  CMTI   120   kV/µs  VIN = V DDx2 or 0V, V CM = 1000 V  \nJitter    \n   180   ps p-p See the Jitter Measurement section    30   ps rms  \nESD (HBM - Human body model ) ESD  ±8  kV  \nNotes:  \n1tpLH = low -to-high propagation delay time, t pHL = high -to-low propagation delay time. See  Figure 10 . \n2VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n3See Figure 1 8 for Common -mode transient immunity (CMTI) measurement.  \n4 tr means  is the time from 10% amplitude to 90% amplitude of the rising edge of the signal ，tf means  is the time from 90% amplitude to 10% amplitude of the falling \nedge of the signal.  \n5See Figure 1 1, Figure 1 2 for tPLZ,tPZL measurement , see Figure 1 3, Figure 1 4 for tPHZ,tPZH measurement . \n \nTable 9.DC Specifications  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25°C, unless otherwise noted.   \n  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nRising Input Signal Voltage Threshold  VIT+  \n0.6*V DDx1 0.7*V DDx1 V   \nFalling Input Signal Voltage Threshold  VIT- 0.3* V DDX1 0.4* V DDX1  \nV   \nHigh Level Output Voltage  VOH 1 VDDx − 0.1  VDDx  V −20 µA output current  \nVDDx − 0.2  VDDx − 0.1   V −2 mA output current  \nLow Level Output Voltage  VOL  0 0.1 V 20 µA output current  \n 0.1 0.2 V 2 mA output current  \nInput Current per Signal Channel  IIN −10 0.5 10 µA 0 V ≤ Signal voltage ≤ VDDX1 \nVDDx1 Undervoltage Rising Threshold  VDDxUV+  2.45  2.75  2.95  V   \nVDDx1 Undervoltage Falling Threshold  VDDxUV−  2.30  2.60  2.75  V   \nVDDx1 Hysteresis  VDDxUVH   0.15   V   \nNotes:  \n1 VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n \nTable 10.Quiescent  Supply Current  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25°C,  CL = 0 pF,  unless otherwise noted.  \nPart  Symbol  Min Typ Max  Unit  Test Conditions  \nSupply voltage  Input signal  \nπ130E3x   IDD1 (Q)  0.13  0.16  0.20  mA \n5VDC VI=0V for π13xEx0  \nVI=5V for π13xEx1  IDD2 (Q)  1.25  1.56  2.03  mA \nIDD1 (Q)  0.31  0.39  0.50  mA VI=5V for π13xEx0  \nVI=0V for π13xEx1  IDD2 (Q)  1.18  1.48  1.92  mA \nIDD1 (Q)  0.12  0.15  0.20  mA \n3.3V DC VI=0V for π13xEx0  \nVI=3.3V for π13xEx1  IDD2 (Q)  1.24  1.54  2.01  mA \nIDD1 (Q)  0.23  0.29  0.37  mA VI=3.3V for π13xEx0  \nVI=0V for π13xEx1  IDD2 (Q)  1.13  1.42  1.84  mA \nπ131E3x  IDD1 (Q)  0.48  0.60  0.78  mA \n5VDC VI=0V for π13xEx0  \nVI=5V for π13xEx1  IDD2 (Q)  0.89  1.11  1.44  mA \nIDD1 (Q)  0.59  0.74  0.96  mA VI=5V for π13xEx0  \n\nData Sheet  π130E/π131E  \nRev.1. 9 | Page 7 of 19  Part  Symbol  Min Typ Max  Unit  Test Conditions  \nSupply voltage  Input signal  \nIDD2 (Q)  0.88  1.10  1.43  mA VI=0V for π13xEx1  \nIDD1 (Q)  0.47  0.59  0.77  mA \n3.3V DC VI=0V for π13xEx0  \nVI=3.3V for π13xEx1  IDD2 (Q)  0.88  1.10  1.43  mA \nIDD1 (Q)  0.52  0.65  0.85  mA VI=3.3V for π13xEx0  \nVI=0V for π13xEx1  IDD2 (Q)  0.83  1.04  1.35  mA \nπ130E6x   IDD1 (Q)  0.10 0.12  0.20  mA \n5VDC VI=0V for π13xEx0  \nVI=5V for π13xEx1  IDD2 (Q)  1.25  1.65  2.23  mA \nIDD1 (Q)  0.31  0.44  0.61  mA VI=5V for π13xEx0  \nVI=0V for π13xEx1  IDD2 (Q)  1.18  1.52  2.06  mA \nIDD1 (Q)  0.09 0.11  0.20  mA \n3.3V DC VI=0V for π13xEx0  \nVI=3.3V for π13xEx1  IDD2 (Q)  1.24  1.60  2.17  mA \nIDD1 (Q)  0.23  0.28  0.38  mA VI=3.3V for π13xEx0  \nVI=0V for π13xEx1  IDD2 (Q)  1.13  1.47  1.98  mA \nπ131E6x  IDD1 (Q)  0.48  0.61  0.80  mA \n5VDC VI=0V for π13xEx0  \nVI=5V for π13xEx1  IDD2 (Q)  0.89  1.09  1.42  mA \nIDD1 (Q)  0.59  0.80  1.04  mA VI=5V for π13xEx0  \nVI=0V for π13xEx1  IDD2 (Q)  0.88  1.06  1.38  mA \nIDD1 (Q)  0.47 0.59  0.77  mA \n3.3V DC VI=0V for π13xEx0  \nVI=3.3V for π13xEx1  IDD2 (Q)  0.88  1.08  1.41  mA \nIDD1 (Q)  0.52  0.68  0.89  mA VI=3.3V for π13xEx0  \nVI=0V for π13xEx1  IDD2 (Q)  0.83  1.00  1.30  mA \n \nTable 11.Total Supply Current vs. Data Throughput (CL = 0 pF)  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25°C, C L = 0 pF, unless otherwise noted.  \nPart  Symbol  2 Mbps  20 Mbps  200 Mbps  Unit  Supply \nvoltage  Min Typ Max  Min Typ Max  Min Typ Max  \nπ130E3x                           IDD1  0.42  0.67   0.88  1.41   5.74  9.18  mA 5VDC IDD2  1.79  2.87   4.23  6.77   26.16  41.86  \nIDD1  0.30  0.48   0.68  1.09   3.38  5.41  mA 3.3V DC IDD2  1.71  2.73   3.44  5.50   17.00  27.20  \nπ131E3x                                        IDD1  0.85  1.36   1.90  3.03   12.42  19.87  mA 5VDC IDD2  1.43  2.28   2.64  4.22   19.36  30.98  \nIDD1  0.75  1.20   1.51  2.41   7.80  12.48  mA 3.3V DC IDD2  1.29  2.06   1.96  3.13   12.44  19.90  \nπ130E6x                           IDD1  0.47  0.74   1.52  2.43   13.10  20.96  mA 5VDC IDD2  1.88  3.01   4.34  6.94   29.24  46.78  \nIDD1  0.29  0.46   0.94  1.50   7.66  12.26  mA 3.3V DC IDD2  1.78  2.85   3.54  5.66   19.84  31.74  \nπ131E6x                                        IDD1  0.95  1.52   2.48  3.97   19.26  30.82  mA 5VDC IDD2  1.46  2.34   2.80  4.47   23.88  38.21  \nIDD1  0.78  1.25   1.86  2.98   11.94  19.10  mA 3.3V DC IDD2  1.29  2.06   2.06  3.30   16.08  25.73  \n \nINSULATION AND SAFETY RELATED SPECIFICATIONS  \nTable 12.Insulation Specifications  \nParameter  Symbol  Value  \nUnit  Test Conditions/C omments  \nπ13xE3x π13xE6x \n\nData Sheet  π130E/π131E  \nRev.1. 9 | Page 8 of 19  Rated Dielectric Insulation Voltage   3000  5000  V rms  1-minute duration  \nMinimum External Air Gap \n(Clearance)  L (CLR)  ≥4 ≥8 mm Measured from input terminals to output terminals, \nshortest distance through air  \nMinimum External Tracking \n(Creepage)  L (CRP)  ≥4 ≥8 mm Measured from input terminals to output terminals, \nshortest distance path along body  \nMinimum Internal Gap (Internal \nClearance)   ≥11 ≥21 µm Insulation distance through insulation  \nTracking Resistance (Comparative \nTracking Index)  CTI >400  >400  V DIN EN 60112 (VDE 0303 -11):2010 -05 \nMaterial Group   II II  IEC 60112:2003 + A1:2009  \n \nPACKAGE CHARACTERISTICS  \nTable 13.Package Characteristics  \nParameter  Symbol  Typical Value  \nUnit  Test Conditions/Comments  \nπ13xE3x π13xE6x \nResistance (Input to Output)1 RIO 10 11 10 11 Ω   \nCapacitance (Input to Output)1   CIO 1.5 1.5 pF @1MHz  \nInput Capacitance2  CI 3 3 pF @1MHz  \nIC Junction to Ambient Thermal \nResistance  θJA 100 45 ° C/W  Thermocouple located at center of \npackage underside  \nNotes:  \n1The device is considered a 2 -terminal device;  Short -circuit all terminals on the VDD1 side as one terminal, and short -circuit all terminals on the VDD2 side as the other \nterminal.   \n2Testing  from the input  signal  pin to ground.   \n \nREGULATORY INFORMATION  \nSee Table 14 for details regarding recommended maximum working voltages for specific cross  isolation waveforms and insulation \nlevels.  \nTable 14.Regulatory  \nRegulatory  π13xE3x π13xE6x \nUL Recognized under UL 1577  Recognized under UL 1577  \nComponent Recognition Program1  Component Recognition Program1  \nSingle Protection, 3000 V rms Isolation Voltage  Single Protection, 5000 V rms Isolation Voltage  \nFile (E494497)  File ( E494497 ) \nVDE DIN VDE V 0884 -11:2017 -012  DIN VDE V 0884 -11:2017 -012  \nBasic insulation, V IORM = 565V peak, V IOSM = 3615 V peak  Basic insulation, V IORM = 1200 V peak, V IOSM = 5000 V peak  \nFile (40053041)  File (40052896)  \nCQC Certified under CQC11 -471543 -2012 and GB4943.1 -2011  Certified under CQC11 -471543 -2012 and GB4943.1 -2011  \nBasic insulation at 500 V rms (707 V peak) working voltage  Basic insulation at 845 V rms (1200 V peak) working voltage  \nReinforced insulation at 250 V rms (353 V peak)  Reinforced insulation at 422 V rms (600 V peak)  \nNB SOIC -16 File (CQC20001260212 ) \nSSOP16 File  (CQC20001260213)  WB SOIC -16 File (CQC20001260258)  \nNotes:  \n1 In accordance with UL 1577, each π130E3X/π131E3X is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec; each π130E6X/π131E6X is proof tested \nby applying an insulation  test voltage ≥ 6000 V rms for 1 sec  \n2 In accordance with DIN V VDE V 0884 -11, each π130E3X/π131E3X is proof tested by applying an insulation test voltage ≥ 848 V peak for 1 sec (partial di scharge \ndetection limit = 5 pC); each π130E6X/π131E6X is proof tested by ≥ 1800 V peak for 1 sec.   \n \nDIN V VDE V 0884 -11 (VDE V 0884 -11) INSULATION CHARACTERISTICS  \nTable 15.VDE Insulation Characteristics  \n\nData Sheet  π130E/π131E  \nRev.1. 9 | Page 9 of 19  Description  Test Conditions/Comments  Symbol  Characteristic  Unit  π13xE3x π13xE6x \nInstallation Classification per DIN VDE 0110          \nFor Rated Mains Voltage ≤ 150 V rms     I to IV  I to IV   \nFor Rated Mains Voltage ≤ 300 V rms     I to III  I to III   \nFor Rated Mains Voltage ≤ 400 V rms     I to III  I to III   \nClimatic Classification     40/105/21  40/105/21   \nPollution Degree per DIN VDE 0110, Table 1     2 2  \nMaximum repetitive peak isolation voltage   VIORM 565 1200  V peak  \nInput to Output Test Voltage, Method B1   VIORM × 1.5 = V pd (m) , 100% production \ntest, t ini = tm = 1 sec, partial discharge < \n5 pC  Vpd (m) 848 1800  V peak  \nInput to Output Test Voltage, Method A        \n    After Environmental Tests Subgroup 1  VIORM × 1.3 = V pd (m) , tini = 60 sec, t m = 10 \nsec, partial discharge < 5 pC  Vpd (m) 735 1560 V peak  \n    After Input and/or Safety Test Subgroup 2 \nand Subgroup 3  VIORM × 1.2 = V pd (m) , tini = 60 sec, t m = 10 \nsec, partial discharge < 5 pC  Vpd (m) 678 1440  V peak  \nHighest Allowable Overvoltage     VIOTM 4200  7071  V peak  \nSurge Isolation Voltage Basic  Basic insulation, 1.2/50 µs combination \nwave , VTEST = 1.3 × VIOSM \n(qualification)1 VIOSM 3615  5000  V peak  \nSafety Limiting Values  Maximum value allowed in the event of \na failure (see Figure 5)        \nMaximum safety  Temperature    TS 150 150 °C \nMaximum Power Dissipation at 25° C    PS 1.67 2.78  W \nInsulation Resistance at T S   VIO = 500 V  RS >109  >109  Ω \nNotes:  \n1In accordance with DIN V VDE V 0884 -11, π1xxx3x is proof tested by applying a surge isolation voltage 4700 V, π1xxx6x is proof tested by applying a surge isolation voltage \n6500 V.  \n \n \n \n \n \nTypical Thermal Characteristic  \n \n \nFigure 5.Thermal Derating Curve, Dependence of Safety Limiting Values  with Ambient Temperature per VDE (left: π13xE3x; right: π13xE6x) \n \n\nData Sheet  π130E/π131E  \nRev.1. 9 | Page 10 of 19           \n \n \n \nTiming  test information  \n 2.202.302.402.502.602.702.802.903.00\n-40 -25 -10 520 35 50 65 80 95110 125Power Supply Undervoltage \nThreshold(V)\nFree -Air Temperature  ( ℃)VDDxUV+(V)\nVDDxUV-(V)\n0.02.04.06.08.010.012.0\n-40 -25 -10 520 35 50 65 80 95110 125Propagation Delay Time(nS)\nFree -Air Temperature  ( ℃)tpHL(ns)@3.3V\ntpLH(ns)@3.3V\ntpHL(ns)@5.0V\ntpLH(ns)@5.0V\n0.02.04.06.08.010.012.014.016.018.0\n-40 -25 -10 520 35 50 65 80 95110 125Propagation Delay Time(ns)\nFree -Air Temperature  ( ℃)tpHL(ns)@3.3V\ntpLH(ns)@3.3V\ntpHL(ns)@5.0V\ntpLH(ns)@5.0V\nFigure 6.UVLO vs. F ree-Air Temperature  \n Figure 7.π13xE3x  Propagat ion Delay Time vs. F ree-Air Temperature  \nFigure 8.π13xM6x Propagation Delay Time vs. F ree-Air Temperature  \nFigure 9.Transition time w aveform measurement  Figure 10. Propagation delay time waveform measurement  \n\nData Sheet  π130E/π131E  \nRev.1. 9 | Page 11 of 19                                       \n    \n   \n                 \nSiO 2 \n Isolation B arrier ENVI VO\n50Ω Input \nGenerator\n(Internal 50Ω)Control \nSignalRL  \n1KΩ±5% \nCL \n15pF±20% VDDx\nVEN\nVOVDDx\n0V\nVOH\nVOL50%0.5VtPZL tPLZ50% 50%\nSiO 2 \n Isolation B arrier ENVI VO\n50Ω Input \nGenerator\n(Internal 50Ω)Control \nSignalRL  \n1KΩ±5% CL \n15pF±20% \nVEN\nVOVDDx\n0V\nVOH\n0V50%0.5VtPZH\ntPHZ50% 50%Figure 11.tPZL/tPLZ test circuit  Figure 12. tPZL/tPLZ measurement waveform  \n \nFigure 13. tPZH/tPHZ test circuit  Figure 14. tPZH/tPHZ measurement  waveform  \n \n\nData Sheet           π130E/π131E  \nRev.1. 9 | Page 12 of 19  APPLICATIONS INFORMATION  \nOVERVIEW  \nThe π1xxxxx are 2PaiSemi digital isolators product family based on \n2PaiSemi  unique iDivider®  technology.  Intelligent voltage Divider  \ntechnology ( iDivider®  technology) is a new generation digital isolator \ntechnology invented by 2PaiSemi . It uses the principle of capacitor \nvoltage divider to transmit signal directly cross the isolator capacitor \nwithout signal modulation and demodulation. Compare to t he \ntraditional Opto -couple technology, icoupler technology, OOK \ntechnology, iDivider®  is a more essential and concise isolation signal \ntransmit technology which leads to greatly simplification on circuit \ndesign and therefore significantly improves device p erformance, such \nas lower power consumption, faster speed, enhanced anti -\ninterference ability, lower noise.   \nBy using maturated standard semiconductor CMOS technology and \nthe innovative iDivider®  design, these isolation components provide \noutstanding perfo rmance characteristics and reliability superior to \nalternatives such as optocoupler devices and other integrated \nisolators. The π1xxxxx isolator data channels are independent and are \navailable in a variety of configurations with a withstand voltage rating \nof 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 600Mbps \n(see the Ordering Guide).  \nThe π130Exx/π131Exx are the outsta nding 200Mbps Triple -channel \ndigital isolators with  the enhanced E SD capability . the devices \ntransmit data across an isolation barrier by layers of silicon dioxi de \nisolation.  \nThe devices operate with the supply voltage on either side ranging \nfrom 3.0 V to 5.5 V, offering voltage translation of 3.3 V, and 5 V logic.  \nThe π130Exx/π131Exx have very low propagation delay and high \nspeed. The input/output design techniqu es allow logic and supply \nvoltages over a wide range from 3.0 V to 5.5 V, offering voltage \ntranslation of 3.3 V and 5 V logic. The architecture is designed for high \ncommon -mode transient immunity and high immunity to electrical \nnoise and magnetic interfere nce. \nSee the Ordering Guide for the model numbers that have the fail -safe \noutput state of low or high.  \nPCB LAYOUT  \nThe low -ESR ceramic bypass capacitors must be connected between \nVDD1 and GND 1 and between V DD2 and GND 2. The bypass capacitors are \nplaced on  the PCB as close to the isolator device as possible. The \nrecommended bypass capacitor value is between 0.1 μF and 1 0 μF. \nThe user may also include resistors (50 –300 Ω) in series with the \ninputs and outputs if the system is excessively noisy, or i n order to \nenhance the anti ESD ability of the system.  \nAvoid reducing the isolation capability, Keep the space underneath \nthe isolator device free from metal such as planes, pads, traces and \nvias.  \nTo minimize the impedance of the signal return loop, keep t he solid \nground plane directly underneath the high -speed signal path, the \ncloser the better. The return path will couple between the nearest \nground plane to the signal path. Keep suitable trace width for \ncontrolled impedance transmission lines interconnect . \nTo reduce the rise time degradation, keep the length of input /output \nsignal traces as short as possible, and route low inductance loop for \nthe signal path and It’s return path .   \nFigure 15.Recommended Printed Circuit Board Layout  \nJITTER MEASUREMENT  \nThe eye diagram shown in the Figure 16 provides the jitter \nmeasurement result for the π130Exx/π131Exx. The Keysight \n81160A pu lse function arbitrary generator works as the data source \nfor the π130Exx/π131Exx, which generates 100Mbps pseudo \nrandom bit sequence (PRBS ). The Keysight DSOS104A digital \nstorage oscilloscope captures the π130Exx/π131Exx output \nwaveform and recoveries the eye diagram with the SDA tools and \neye diagram analysis tools. The result shows a typical measurement \njitter data .   \n \nFigure 16.π130Exx/π131Exx Eye Diagram   \nCMTI MEASUREMENT  \nTo measure the Common -Mode Transient Immunity (CMTI) of π1xxxxx \nisolator under specified common -mode pulse magnitude (VCM) and \nspecified slew rate of the common -mode pulse (dVCM/dt) and other \nspecified test or ambient conditions, The common -mode pulse \ngenerator (G1) will be capable of providing fast rise and fal l pulses of \nspecified magnitude and duration of the common -mode pulse \n(VCM),such that the maximum common -mode slew rates (dVCM/dt) \ncan be applied to π1xxxxx isolator coupler under measurement. The \ncommon -mode pulse is applied between one side ground GND1 a nd \nthe other side ground GND2 of π1xxxxx isolator, and shall be capable \nof providing positive transients as well as negative transients.  \n \nFigure 17.Common -mode transient immunity (CMTI) measurement  \n \n\nData Sheet           π130E/π131E  \nRev.1. 9 | Page 13 of 19  OUTLINE DIMENSIONS  \n \nFigure 18. 16-Lead Narrow Body SOIC [NB SOIC -16] Outline Package –dimension unit(mm)  \n \nFigure 19.16-Lead Wide Body SOIC [WB SOIC -16] Outline Package –dimension unit(mm)  \n\nData Sheet           π130E/π131E  \nRev.1. 9 | Page 14 of 19   \nSymbol  Dimensions In Millimeters  Dimensions In Inches  \nMin Max Min Max \nA 1.350  1.750  0.053  0.069  \nA1 0.100  0.250  0.004  0.010  \nA2 1.350  1.550  0.053  0.061  \nb 0.200  0.300  0.008  0.012  \nc 0.170  0.250  0.007  0.010  \nD 4.700  5.100  0.185  0.200  \nE 3.800  4.000  0.150  0.157  \nE1 5.800  6.200  0.228  0.244  \ne 0.635(BSC)  0.025(BSC)  \nL 0.400  1.270  0.016  0.050  \nθ 0° 8° 0° 8° \nFigure 20.16-Lead SSOP [SSOP16] Outline Package  \n \nLand Patterns  \n16-Lead Narrow Body SOIC [NB SOIC -16] \nThe figure below illustrates the recommended land pattern details for the π1xxxxx in a 16 -pin narrow -body SOIC. The table below lists the \nvalues for the dimensions shown in the illustration.  \n \nFigure 21.16-Lead Narrow Body SOIC [NB SOIC -16] Land Pattern  \nTable 16.16-Lead Narrow Body SOIC [NB SOIC -16] Land Pattern Dimensions  \nDimension  Feature  Parameter  Unit  \nC1 Pad column spacing  5.40  mm \nE Pad row pitch  1.27  mm \nX1 Pad width  0.60  mm \nY1 Pad length  1.55  mm \nNote：  \n1.This land pattern design is based on IPC -7351  \n2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.  \n \n\nData Sheet           π130E/π131E  \nRev.1. 9 | Page 15 of 19  16-Lead Wide Body SOIC [WB SOIC -16] \nThe figure below illustrates the recommended land pattern details for the π1xxxxx in a 16 -pin wide -body SOIC package. The table lists the \nvalues for the dimensions shown in the illustration.  \n \nFigure 22. 16-Lead Wide Body SOIC [WB SOIC -16] Land Pattern  \nTable 17. 16-Lead Wide Body SOIC [WB SOIC -16] Land Pattern Dimensions  \nDimension  Feature  Parameter  Unit  \nC1 Pad column spacing  9.40  mm \nE Pad row pitch  1.27  mm \nX1 Pad width  0.60  mm \nY1 Pad length  1.90  mm \nNote：  \n1.This land pattern design is based on IPC -7351  \n2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.  \n \n16-Lead SSOP  \nThe figure below illustrates the recommended land pattern details for the π1xxxxx in a 16-Lead SSOP  package. The table lists the values for the \ndimensions shown in the illustration.  \n \nFigure 23. 16-Lead SSOP  Land Pattern  \nTable 18. 16-Lead SSOP Land Pattern Dimensions  \nDimension  Feature  Parameter  Unit  \nC1 Pad column spacing  5.40  mm \nE Pad row pitch  0.635  mm \nX1 Pad width  0.40  mm \nY1 Pad length  1.55  mm \nNote：  \n1.This land pattern design is based on IPC -7351  \n2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.  \n \n\nData Sheet           π130E/π131E  \nRev.1. 9 | Page 16 of 19  Top Marking  \n \nLine 1  πXXXXX X=Product name  \nLine 2  YY = Work Year  \nWW = Work Week  \nZZ=Manufacturing code from assembly house  \nLine 3  XXXXX, no special meaning  \nFigure 24. Top marking  \n \nREEL INFORMATION  \n16-Lead Narrow Body SOIC [NB SOIC -16] \n \nNote：The Pin 1 of the chip is in the quadrant Q1  \nFigure 25. 16-Lead Narrow Body SOIC [NB SOIC -16] Reel Information –dimension unit(mm)  \n \n16-Lead Wide Body SOIC [WB SOIC -16] \n \n\nData Sheet           π130E/π131E  \nRev.1. 9 | Page 17 of 19   \nNote：The Pin 1of the chip is in the quadrant Q1  \nFigure 26. 16-Lead Wide Body SOIC [WB SOIC -16] Reel Information  \n \n16-Lead SSOP  \n \n \nFigure 27. 16-Lead SSOP Reel Information –dimension unit(mm)  \nORDERING GUIDE  \nTable 19. Ordering Guide  \nModel \nName  Temperature \nRange  No. of \nInputs, V DD1 \nSide  No. of Inputs, \nVDD2 Side  Withstand \nVoltage Rating \n(kV rms)  Fail-Safe \nOutput \nState  Package \nDescription  MSL Peak Temp 2 Quantity \nper reel  \nπ130E31  −40 to 125° C  3 0 3 High  NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ130E30  −40 to 125° C  3 0 3 Low NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ131E31  −40 to 125° C  2 1 3 High  NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ131E30  −40 to 125° C  2 1 3 Low NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ130E61 −40 to 125° C  3 0 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ130E61Q  −40 to 125° C  3 0 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ130E60 −40 to 125° C  3 0 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ130E60Q  −40 to 125° C  3 0 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ131E61 −40 to 125° C  2 1 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ131E61Q −40 to 125° C  2 1 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ131E60 −40 to 125° C  2 1 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ131E60Q −40 to 125° C  2 1 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ130E31S  −40 to 125° C  3 0 3 High  16-Lead SSOP  Level -3-260C -168 HR  4000  \nπ130E30S  −40 to 125° C  3 0 3 Low 16-Lead SSOP  Level -3-260C -168 HR  4000  \nπ131E31S  −40 to 125° C  2 1 3 High  16-Lead SSOP  Level -3-260C -168 HR  4000  \nπ131E30S  −40 to 125° C  2 1 3 Low 16-Lead SSOP  Level -3-260C -168 HR  4000  \nNote： \n1. Pai1xxxxx is equals to π1xxxxx in the customer  BOM . \n2. MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  \n\nData Sheet           π130E/π131E  \nRev.1. 9 | Page 18 of 19  3. MOQ, minimum ordering quantity.  \n \nPART NUMBER NAMED RULE  \n \nNotes:  \nPai1 xxxxx is equals to π1xxxxx in the customer  BOM  \nFigure 28. Part Number Named Rule  \n \nIMPORTANT NOTICE AND DISCLAIMER  \n2Pai  semi  intends to provide customers with the latest, accurate, and in -depth documentation. However, no responsibility is assumed by 2Pai  \nsemi for its use, nor for any infringements of patents or o ther rights of third parties that may result from its use. Characterization data, available \nmodules, and "Typical" parameters provided can and do vary in different applications.  Application examples described herein are for illustrative \npurposes only.  2Pai semi  reserves the right to make changes without further notice and limitation to product information, specifications, and \ndescriptions herein, and does not give warranties as to the accuracy or completeness of the included information. 2Pai  semi  shall h ave no liability \nfor the consequences of use of the information supplied herein.  \nTrademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright licenses \ngranted hereunder to design or f abricate any integrated circuits.   \nRoom 30 7-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021 -50850681  \n2Pai Semiconductor Co., Limited.  All rights reserved.  \nhttp://www.rpsemi.com/  \n  \nπ (1)(2)(0)(A)(3)(0)(S)\nSeries Number:1\nTotal Channel Amount:1,2,3,4,6              \nData Rate:\nIsolation Voltages:\n1:1.5kVrms AC\n6:5.0kVrms ACReverse Channel Amount:0,1,2,3              \nFail-Safe Output State:\n0=Logic Low\n1=Logic High3:3.0kVrms AC\nOptional:\nS:SSOP package\nQ:AEC -Q100 qualified\nR:Digital OptoCouplerE=200Mbps  \nM= 10Mbps  \nU=150kbps  A=600Mbps  \n\nData Sheet           π130E/π131E  \nRev.1. 9 | Page 19 of 19  REVISION HISTORY  \nRevision  Date  Page  Change Record  \n1.0 2018/09/17  All Initial version  \n1.1 2018/11/28  P11 Changed the recommended bypass capacitor value.  \n1.2 2019/09/08  Page1  Changed  the contact address.  \nAdd iDivider  technology description  in General  Description.  \nChanged propagation delay time, CMTI and HBM ESD.  \nAdded WB SOIC -16 Lead information.  \n1.3 2019/12/20  Page 1,11,14  Changed description of π1xxx6x. \n1.4 2020/02/16  Page1  Changed  propagation delay time.  \n1.5 2020/02/25  Page5  Changed Pulse Width Distortion.  \n1.6 2020/ 03/16 Page6  Changed VDDx Undervoltage Threshold and R egulatory  Information . \nAdded information of Land Patterns and Top Marking  \n1.7 2020/04/16  Page12  Optimize description and format to make it consistent with the Chinese version.  \n1.8 2021/05/17  Page1,5~10  Changed R egulatory  Information.  \nAdded propagation delay time and supply current of π1xxE6x.  \n1.9 2021/12/06  Page5,7,11, \n16,17  Added  Enable and Disable  propagation delay time . \nUpdated Total Supply Current vs. Data Throughput . \nChanged  Top Marking  Information.  \nChanged MSL Peak Temp . \n \n\n'}]
!==============================================================================!
### Component Summary: π131E61 from 2Pai Semiconductor

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage: 3.0 V to 5.5 V
  - Isolation Voltage: 5000 Vrms (1 minute)
- **Current Ratings**: 
  - Average Output Current per Pin: ±10 mA
- **Power Consumption**: 
  - Ultra-low power consumption: 0.58 mA/channel at 1 Mbps
- **Operating Temperature Range**: 
  - -40°C to 125°C
- **Package Type**: 
  - WB SOIC -16
- **Special Features**: 
  - High common-mode transient immunity: 120 kV/µs typical
  - Low propagation delay: 9 ns typical
  - Enhanced ESD protection: ±8 kV (HBM)
  - AEC-Q100 qualified
- **Moisture Sensitive Level (MSL)**: 
  - Level 2, 260°C, 1 year

#### Description:
The π131E61 is a triple-channel digital isolator designed for high-speed data transmission across an isolation barrier. Utilizing 2PaiSemi's innovative iDivider® technology, it transmits voltage signals directly across the isolator capacitor without the need for signal modulation and demodulation. This results in lower power consumption, faster speeds, and improved noise immunity compared to traditional optocouplers.

#### Typical Applications:
- **General-purpose multichannel isolation**: Used in various electronic systems requiring isolation between different voltage domains.
- **Industrial field bus isolation**: Ensures reliable communication in industrial automation systems.
- **Isolation in switch mode power supplies**: Provides safety and signal integrity in power management applications.
- **Isolated ADC/DAC**: Facilitates safe data conversion in mixed-signal applications.
- **Motor control**: Enhances safety and performance in motor drive systems.

This component is particularly suited for applications where high data rates, robust isolation, and low power consumption are critical, making it ideal for modern industrial and automotive systems.