<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3597" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3597{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3597{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3597{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3597{left:70px;bottom:561px;letter-spacing:0.13px;}
#t5_3597{left:152px;bottom:561px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3597{left:70px;bottom:537px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#t7_3597{left:70px;bottom:520px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t8_3597{left:70px;bottom:452px;letter-spacing:0.16px;}
#t9_3597{left:151px;bottom:452px;letter-spacing:0.2px;}
#ta_3597{left:150px;bottom:426px;letter-spacing:0.2px;word-spacing:-0.01px;}
#tb_3597{left:70px;bottom:401px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tc_3597{left:132px;bottom:408px;}
#td_3597{left:147px;bottom:401px;letter-spacing:-0.31px;}
#te_3597{left:181px;bottom:408px;}
#tf_3597{left:197px;bottom:401px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3597{left:70px;bottom:384px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_3597{left:70px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_3597{left:70px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_3597{left:70px;bottom:334px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_3597{left:70px;bottom:317px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tl_3597{left:70px;bottom:300px;letter-spacing:-0.17px;}
#tm_3597{left:142px;bottom:299px;}
#tn_3597{left:151px;bottom:300px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#to_3597{left:70px;bottom:283px;}
#tp_3597{left:79px;bottom:283px;}
#tq_3597{left:90px;bottom:283px;letter-spacing:-0.12px;}
#tr_3597{left:229px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#ts_3597{left:324px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tt_3597{left:74px;bottom:1048px;letter-spacing:-0.13px;}
#tu_3597{left:204px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#tv_3597{left:258px;bottom:1048px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tw_3597{left:420px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tx_3597{left:74px;bottom:1025px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_3597{left:157px;bottom:1032px;}
#tz_3597{left:70px;bottom:645px;letter-spacing:-0.14px;}
#t10_3597{left:70px;bottom:626px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t11_3597{left:204px;bottom:1025px;letter-spacing:-0.11px;}
#t12_3597{left:420px;bottom:1025px;letter-spacing:-0.12px;}
#t13_3597{left:74px;bottom:1002px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t14_3597{left:204px;bottom:1002px;letter-spacing:-0.11px;}
#t15_3597{left:420px;bottom:1002px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t16_3597{left:420px;bottom:985px;letter-spacing:-0.11px;}
#t17_3597{left:420px;bottom:969px;letter-spacing:-0.11px;}
#t18_3597{left:204px;bottom:946px;letter-spacing:-0.11px;}
#t19_3597{left:258px;bottom:946px;letter-spacing:-0.13px;}
#t1a_3597{left:420px;bottom:946px;letter-spacing:-0.12px;}
#t1b_3597{left:420px;bottom:929px;letter-spacing:-0.11px;}
#t1c_3597{left:204px;bottom:906px;letter-spacing:-0.11px;}
#t1d_3597{left:258px;bottom:906px;letter-spacing:-0.13px;}
#t1e_3597{left:420px;bottom:906px;letter-spacing:-0.12px;}
#t1f_3597{left:420px;bottom:889px;letter-spacing:-0.11px;}
#t1g_3597{left:204px;bottom:866px;letter-spacing:-0.11px;}
#t1h_3597{left:258px;bottom:866px;letter-spacing:-0.12px;}
#t1i_3597{left:420px;bottom:866px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_3597{left:420px;bottom:849px;letter-spacing:-0.1px;}
#t1k_3597{left:204px;bottom:826px;letter-spacing:-0.11px;}
#t1l_3597{left:258px;bottom:826px;letter-spacing:-0.12px;}
#t1m_3597{left:420px;bottom:826px;letter-spacing:-0.12px;}
#t1n_3597{left:420px;bottom:810px;letter-spacing:-0.1px;}
#t1o_3597{left:204px;bottom:787px;letter-spacing:-0.12px;}
#t1p_3597{left:420px;bottom:787px;letter-spacing:-0.13px;}
#t1q_3597{left:204px;bottom:764px;letter-spacing:-0.16px;}
#t1r_3597{left:258px;bottom:764px;letter-spacing:-0.12px;}
#t1s_3597{left:420px;bottom:764px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#t1t_3597{left:420px;bottom:747px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_3597{left:420px;bottom:730px;letter-spacing:-0.11px;}
#t1v_3597{left:204px;bottom:707px;letter-spacing:-0.13px;}
#t1w_3597{left:258px;bottom:707px;letter-spacing:-0.13px;}
#t1x_3597{left:420px;bottom:707px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#t1y_3597{left:420px;bottom:690px;letter-spacing:-0.11px;}
#t1z_3597{left:420px;bottom:674px;letter-spacing:-0.11px;}

.s1_3597{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3597{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3597{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3597{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3597{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3597{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3597{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s8_3597{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3597{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3597{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sb_3597{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_3597{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3597" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3597Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3597" style="-webkit-user-select: none;"><object width="935" height="1210" data="3597/3597.svg" type="image/svg+xml" id="pdf3597" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3597" class="t s1_3597">Vol. 3B </span><span id="t2_3597" class="t s1_3597">17-15 </span>
<span id="t3_3597" class="t s2_3597">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3597" class="t s3_3597">17.5.3 </span><span id="t5_3597" class="t s3_3597">Home Agent Machine Check Errors </span>
<span id="t6_3597" class="t s4_3597">Memory errors from the first memory controller may be logged in the IA32_MC7_{STATUS,ADDR,MISC} registers, </span>
<span id="t7_3597" class="t s4_3597">while the second memory controller logs errors to the IA32_MC8_{STATUS,ADDR,MISC} registers. </span>
<span id="t8_3597" class="t s5_3597">17.6 </span><span id="t9_3597" class="t s5_3597">INCREMENTAL DECODING INFORMATION: INTEL® XEON® PROCESSOR E5 </span>
<span id="ta_3597" class="t s5_3597">V3 FAMILY, MACHINE ERROR CODES FOR MACHINE CHECK </span>
<span id="tb_3597" class="t s4_3597">The Intel </span>
<span id="tc_3597" class="t s6_3597">® </span>
<span id="td_3597" class="t s4_3597">Xeon </span>
<span id="te_3597" class="t s6_3597">® </span>
<span id="tf_3597" class="t s4_3597">processor E5 v3 family is based on the Haswell-E microarchitecture and can be identified with </span>
<span id="tg_3597" class="t s4_3597">CPUID DisplayFamily_DisplaySignature 06_3FH. Incremental error codes for internal machine check errors from </span>
<span id="th_3597" class="t s4_3597">the PCU controller are reported in the register bank IA32_MC4. Table 17-20 lists model-specific fields to interpret </span>
<span id="ti_3597" class="t s4_3597">error codes applicable to IA32_MC4_STATUS. Incremental MC error codes related to the Intel QPI links are </span>
<span id="tj_3597" class="t s4_3597">reported in the register banks IA32_MC5, IA32_MC20, and IA32_MC21. Table 17-21 contains information for QPI </span>
<span id="tk_3597" class="t s4_3597">MC error codes. Incremental error codes for the memory controller unit are reported in the register banks </span>
<span id="tl_3597" class="t s4_3597">IA32_MC9</span><span id="tm_3597" class="t s7_3597">−</span><span id="tn_3597" class="t s4_3597">IA32_MC16. Table 17-22 lists model-specific error codes that apply to IA32_MCi_STATUS, where i = </span>
<span id="to_3597" class="t s4_3597">9</span><span id="tp_3597" class="t s8_3597">—</span><span id="tq_3597" class="t s4_3597">16. </span>
<span id="tr_3597" class="t s9_3597">Table 17-19. </span><span id="ts_3597" class="t s9_3597">Intel IMC MC Error Codes for IA32_MCi_MISC (i= 9—16) </span>
<span id="tt_3597" class="t sa_3597">Type </span><span id="tu_3597" class="t sa_3597">Bit No. </span><span id="tv_3597" class="t sa_3597">Bit Function </span><span id="tw_3597" class="t sa_3597">Bit Description </span>
<span id="tx_3597" class="t s8_3597">MCA Addr Info </span>
<span id="ty_3597" class="t sb_3597">1 </span>
<span id="tz_3597" class="t sc_3597">NOTES: </span>
<span id="t10_3597" class="t s8_3597">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t11_3597" class="t s8_3597">8:0 </span><span id="t12_3597" class="t s8_3597">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t13_3597" class="t s8_3597">Model Specific Errors </span><span id="t14_3597" class="t s8_3597">13:9 </span><span id="t15_3597" class="t s8_3597">If the error logged is a MCWrDataPar error or a MCWrBEPar error, this field </span>
<span id="t16_3597" class="t s8_3597">is the WDB ID that has the parity error; OR if the second error logged is a </span>
<span id="t17_3597" class="t s8_3597">correctable read error, MC logs the second error device in this field. </span>
<span id="t18_3597" class="t s8_3597">29:14 </span><span id="t19_3597" class="t s8_3597">ErrMask_1stErrDev </span><span id="t1a_3597" class="t s8_3597">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log first-device </span>
<span id="t1b_3597" class="t s8_3597">error bit mask. </span>
<span id="t1c_3597" class="t s8_3597">45:30 </span><span id="t1d_3597" class="t s8_3597">ErrMask_2ndErrDev </span><span id="t1e_3597" class="t s8_3597">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log second- </span>
<span id="t1f_3597" class="t s8_3597">device error bit mask. </span>
<span id="t1g_3597" class="t s8_3597">50:46 </span><span id="t1h_3597" class="t s8_3597">FailRank_1stErrDev </span><span id="t1i_3597" class="t s8_3597">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log first-device </span>
<span id="t1j_3597" class="t s8_3597">error failing rank. </span>
<span id="t1k_3597" class="t s8_3597">55:51 </span><span id="t1l_3597" class="t s8_3597">FailRank_2ndErrDev </span><span id="t1m_3597" class="t s8_3597">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log second- </span>
<span id="t1n_3597" class="t s8_3597">device error failing rank. </span>
<span id="t1o_3597" class="t s8_3597">61:56 </span><span id="t1p_3597" class="t s8_3597">Reserved </span>
<span id="t1q_3597" class="t s8_3597">62 </span><span id="t1r_3597" class="t s8_3597">Valid_1stErrDev </span><span id="t1s_3597" class="t s8_3597">When MSR_ERROR_CONTROL.[1] is set, indicates the iMC has logged valid </span>
<span id="t1t_3597" class="t s8_3597">data from a correctable error from memory read associated with first </span>
<span id="t1u_3597" class="t s8_3597">error device. </span>
<span id="t1v_3597" class="t s8_3597">63 </span><span id="t1w_3597" class="t s8_3597">Valid_2ndErrDev </span><span id="t1x_3597" class="t s8_3597">When MSR_ERROR_CONTROL.[1] is set, indicates the iMC has logged valid </span>
<span id="t1y_3597" class="t s8_3597">data due to a second correctable error in a memory device. Use this </span>
<span id="t1z_3597" class="t s8_3597">information only after there is valid first error info indicated by bit 62. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
