{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 20 13:26:27 2012 " "Info: Processing started: Fri Jul 20 13:26:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pwm_bdf -c pwm_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pwm_bdf -c pwm_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "pwm_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/pwm_bdf.bdf" { { 104 -32 136 120 "clk_in" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_ll_pwm " "Info: Detected ripple clock \"clock:inst\|clk_ll_pwm\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_ll_pwm" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register pwm:inst2\|sw_sig\[0\] register pwm:inst2\|sw_sig\[7\] 163.43 MHz 6.119 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 163.43 MHz between source register \"pwm:inst2\|sw_sig\[0\]\" and destination register \"pwm:inst2\|sw_sig\[7\]\" (period= 6.119 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.410 ns + Longest register register " "Info: + Longest register to register delay is 5.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm:inst2\|sw_sig\[0\] 1 REG LC_X10_Y8_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y8_N9; Fanout = 6; REG Node = 'pwm:inst2\|sw_sig\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm:inst2|sw_sig[0] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(0.978 ns) 3.536 ns pwm:inst2\|sw_sig\[1\]~13 2 COMB LC_X5_Y10_N1 2 " "Info: 2: + IC(2.558 ns) + CELL(0.978 ns) = 3.536 ns; Loc. = LC_X5_Y10_N1; Fanout = 2; COMB Node = 'pwm:inst2\|sw_sig\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.536 ns" { pwm:inst2|sw_sig[0] pwm:inst2|sw_sig[1]~13 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.659 ns pwm:inst2\|sw_sig\[2\]~11 3 COMB LC_X5_Y10_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.659 ns; Loc. = LC_X5_Y10_N2; Fanout = 2; COMB Node = 'pwm:inst2\|sw_sig\[2\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pwm:inst2|sw_sig[1]~13 pwm:inst2|sw_sig[2]~11 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.782 ns pwm:inst2\|sw_sig\[3\]~9 4 COMB LC_X5_Y10_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.782 ns; Loc. = LC_X5_Y10_N3; Fanout = 2; COMB Node = 'pwm:inst2\|sw_sig\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pwm:inst2|sw_sig[2]~11 pwm:inst2|sw_sig[3]~9 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.043 ns pwm:inst2\|sw_sig\[4\]~7 5 COMB LC_X5_Y10_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 4.043 ns; Loc. = LC_X5_Y10_N4; Fanout = 3; COMB Node = 'pwm:inst2\|sw_sig\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { pwm:inst2|sw_sig[3]~9 pwm:inst2|sw_sig[4]~7 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 5.410 ns pwm:inst2\|sw_sig\[7\] 6 REG LC_X5_Y10_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(1.367 ns) = 5.410 ns; Loc. = LC_X5_Y10_N7; Fanout = 2; REG Node = 'pwm:inst2\|sw_sig\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { pwm:inst2|sw_sig[4]~7 pwm:inst2|sw_sig[7] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 52.72 % ) " "Info: Total cell delay = 2.852 ns ( 52.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.558 ns ( 47.28 % ) " "Info: Total interconnect delay = 2.558 ns ( 47.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { pwm:inst2|sw_sig[0] pwm:inst2|sw_sig[1]~13 pwm:inst2|sw_sig[2]~11 pwm:inst2|sw_sig[3]~9 pwm:inst2|sw_sig[4]~7 pwm:inst2|sw_sig[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.410 ns" { pwm:inst2|sw_sig[0] {} pwm:inst2|sw_sig[1]~13 {} pwm:inst2|sw_sig[2]~11 {} pwm:inst2|sw_sig[3]~9 {} pwm:inst2|sw_sig[4]~7 {} pwm:inst2|sw_sig[7] {} } { 0.000ns 2.558ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.986 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 9.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pwm_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/pwm_bdf.bdf" { { 104 -32 136 120 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_ll_pwm 2 REG LC_X3_Y4_N6 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y4_N6; Fanout = 9; REG Node = 'clock:inst\|clk_ll_pwm'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_ll_pwm } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.873 ns) + CELL(0.918 ns) 9.986 ns pwm:inst2\|sw_sig\[7\] 3 REG LC_X5_Y10_N7 2 " "Info: 3: + IC(4.873 ns) + CELL(0.918 ns) = 9.986 ns; Loc. = LC_X5_Y10_N7; Fanout = 2; REG Node = 'pwm:inst2\|sw_sig\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { clock:inst|clk_ll_pwm pwm:inst2|sw_sig[7] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.80 % ) " "Info: Total cell delay = 3.375 ns ( 33.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.611 ns ( 66.20 % ) " "Info: Total interconnect delay = 6.611 ns ( 66.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.986 ns" { clk_in clock:inst|clk_ll_pwm pwm:inst2|sw_sig[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.986 ns" { clk_in {} clk_in~combout {} clock:inst|clk_ll_pwm {} pwm:inst2|sw_sig[7] {} } { 0.000ns 0.000ns 1.738ns 4.873ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.986 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 9.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pwm_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/pwm_bdf.bdf" { { 104 -32 136 120 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_ll_pwm 2 REG LC_X3_Y4_N6 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y4_N6; Fanout = 9; REG Node = 'clock:inst\|clk_ll_pwm'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_ll_pwm } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.873 ns) + CELL(0.918 ns) 9.986 ns pwm:inst2\|sw_sig\[0\] 3 REG LC_X10_Y8_N9 6 " "Info: 3: + IC(4.873 ns) + CELL(0.918 ns) = 9.986 ns; Loc. = LC_X10_Y8_N9; Fanout = 6; REG Node = 'pwm:inst2\|sw_sig\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { clock:inst|clk_ll_pwm pwm:inst2|sw_sig[0] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.80 % ) " "Info: Total cell delay = 3.375 ns ( 33.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.611 ns ( 66.20 % ) " "Info: Total interconnect delay = 6.611 ns ( 66.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.986 ns" { clk_in clock:inst|clk_ll_pwm pwm:inst2|sw_sig[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.986 ns" { clk_in {} clk_in~combout {} clock:inst|clk_ll_pwm {} pwm:inst2|sw_sig[0] {} } { 0.000ns 0.000ns 1.738ns 4.873ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.986 ns" { clk_in clock:inst|clk_ll_pwm pwm:inst2|sw_sig[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.986 ns" { clk_in {} clk_in~combout {} clock:inst|clk_ll_pwm {} pwm:inst2|sw_sig[7] {} } { 0.000ns 0.000ns 1.738ns 4.873ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.986 ns" { clk_in clock:inst|clk_ll_pwm pwm:inst2|sw_sig[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.986 ns" { clk_in {} clk_in~combout {} clock:inst|clk_ll_pwm {} pwm:inst2|sw_sig[0] {} } { 0.000ns 0.000ns 1.738ns 4.873ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { pwm:inst2|sw_sig[0] pwm:inst2|sw_sig[1]~13 pwm:inst2|sw_sig[2]~11 pwm:inst2|sw_sig[3]~9 pwm:inst2|sw_sig[4]~7 pwm:inst2|sw_sig[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.410 ns" { pwm:inst2|sw_sig[0] {} pwm:inst2|sw_sig[1]~13 {} pwm:inst2|sw_sig[2]~11 {} pwm:inst2|sw_sig[3]~9 {} pwm:inst2|sw_sig[4]~7 {} pwm:inst2|sw_sig[7] {} } { 0.000ns 2.558ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.986 ns" { clk_in clock:inst|clk_ll_pwm pwm:inst2|sw_sig[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.986 ns" { clk_in {} clk_in~combout {} clock:inst|clk_ll_pwm {} pwm:inst2|sw_sig[7] {} } { 0.000ns 0.000ns 1.738ns 4.873ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.986 ns" { clk_in clock:inst|clk_ll_pwm pwm:inst2|sw_sig[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.986 ns" { clk_in {} clk_in~combout {} clock:inst|clk_ll_pwm {} pwm:inst2|sw_sig[0] {} } { 0.000ns 0.000ns 1.738ns 4.873ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in pwm_out pwm:inst2\|sw_sig\[1\] 21.012 ns register " "Info: tco from clock \"clk_in\" to destination pin \"pwm_out\" through register \"pwm:inst2\|sw_sig\[1\]\" is 21.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.986 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pwm_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/pwm_bdf.bdf" { { 104 -32 136 120 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_ll_pwm 2 REG LC_X3_Y4_N6 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y4_N6; Fanout = 9; REG Node = 'clock:inst\|clk_ll_pwm'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_ll_pwm } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.873 ns) + CELL(0.918 ns) 9.986 ns pwm:inst2\|sw_sig\[1\] 3 REG LC_X5_Y10_N1 5 " "Info: 3: + IC(4.873 ns) + CELL(0.918 ns) = 9.986 ns; Loc. = LC_X5_Y10_N1; Fanout = 5; REG Node = 'pwm:inst2\|sw_sig\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { clock:inst|clk_ll_pwm pwm:inst2|sw_sig[1] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.80 % ) " "Info: Total cell delay = 3.375 ns ( 33.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.611 ns ( 66.20 % ) " "Info: Total interconnect delay = 6.611 ns ( 66.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.986 ns" { clk_in clock:inst|clk_ll_pwm pwm:inst2|sw_sig[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.986 ns" { clk_in {} clk_in~combout {} clock:inst|clk_ll_pwm {} pwm:inst2|sw_sig[1] {} } { 0.000ns 0.000ns 1.738ns 4.873ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.650 ns + Longest register pin " "Info: + Longest register to pin delay is 10.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm:inst2\|sw_sig\[1\] 1 REG LC_X5_Y10_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y10_N1; Fanout = 5; REG Node = 'pwm:inst2\|sw_sig\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm:inst2|sw_sig[1] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/pwm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.104 ns) + CELL(0.747 ns) 3.851 ns pwm:inst2\|LessThan0~32 2 COMB LC_X10_Y8_N1 1 " "Info: 2: + IC(3.104 ns) + CELL(0.747 ns) = 3.851 ns; Loc. = LC_X10_Y8_N1; Fanout = 1; COMB Node = 'pwm:inst2\|LessThan0~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.851 ns" { pwm:inst2|sw_sig[1] pwm:inst2|LessThan0~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.974 ns pwm:inst2\|LessThan0~27 3 COMB LC_X10_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.974 ns; Loc. = LC_X10_Y8_N2; Fanout = 1; COMB Node = 'pwm:inst2\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pwm:inst2|LessThan0~32 pwm:inst2|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.097 ns pwm:inst2\|LessThan0~22 4 COMB LC_X10_Y8_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.097 ns; Loc. = LC_X10_Y8_N3; Fanout = 1; COMB Node = 'pwm:inst2\|LessThan0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pwm:inst2|LessThan0~27 pwm:inst2|LessThan0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.358 ns pwm:inst2\|LessThan0~17 5 COMB LC_X10_Y8_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 4.358 ns; Loc. = LC_X10_Y8_N4; Fanout = 1; COMB Node = 'pwm:inst2\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { pwm:inst2|LessThan0~22 pwm:inst2|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.333 ns pwm:inst2\|LessThan0~0 6 COMB LC_X10_Y8_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 5.333 ns; Loc. = LC_X10_Y8_N7; Fanout = 1; COMB Node = 'pwm:inst2\|LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { pwm:inst2|LessThan0~17 pwm:inst2|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.995 ns) + CELL(2.322 ns) 10.650 ns pwm_out 7 PIN PIN_55 0 " "Info: 7: + IC(2.995 ns) + CELL(2.322 ns) = 10.650 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.317 ns" { pwm:inst2|LessThan0~0 pwm_out } "NODE_NAME" } } { "pwm_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/pwm_bdf.bdf" { { 240 512 688 256 "pwm_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.551 ns ( 42.73 % ) " "Info: Total cell delay = 4.551 ns ( 42.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.099 ns ( 57.27 % ) " "Info: Total interconnect delay = 6.099 ns ( 57.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.650 ns" { pwm:inst2|sw_sig[1] pwm:inst2|LessThan0~32 pwm:inst2|LessThan0~27 pwm:inst2|LessThan0~22 pwm:inst2|LessThan0~17 pwm:inst2|LessThan0~0 pwm_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.650 ns" { pwm:inst2|sw_sig[1] {} pwm:inst2|LessThan0~32 {} pwm:inst2|LessThan0~27 {} pwm:inst2|LessThan0~22 {} pwm:inst2|LessThan0~17 {} pwm:inst2|LessThan0~0 {} pwm_out {} } { 0.000ns 3.104ns 0.000ns 0.000ns 0.000ns 0.000ns 2.995ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.986 ns" { clk_in clock:inst|clk_ll_pwm pwm:inst2|sw_sig[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.986 ns" { clk_in {} clk_in~combout {} clock:inst|clk_ll_pwm {} pwm:inst2|sw_sig[1] {} } { 0.000ns 0.000ns 1.738ns 4.873ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.650 ns" { pwm:inst2|sw_sig[1] pwm:inst2|LessThan0~32 pwm:inst2|LessThan0~27 pwm:inst2|LessThan0~22 pwm:inst2|LessThan0~17 pwm:inst2|LessThan0~0 pwm_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.650 ns" { pwm:inst2|sw_sig[1] {} pwm:inst2|LessThan0~32 {} pwm:inst2|LessThan0~27 {} pwm:inst2|LessThan0~22 {} pwm:inst2|LessThan0~17 {} pwm:inst2|LessThan0~0 {} pwm_out {} } { 0.000ns 3.104ns 0.000ns 0.000ns 0.000ns 0.000ns 2.995ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw_in\[1\] pwm_out 11.063 ns Longest " "Info: Longest tpd from source pin \"sw_in\[1\]\" to destination pin \"pwm_out\" is 11.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw_in\[1\] 1 PIN PIN_123 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_123; Fanout = 2; PIN Node = 'sw_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_in[1] } "NODE_NAME" } } { "pwm_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/pwm_bdf.bdf" { { 240 168 336 256 "sw_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(0.978 ns) 4.264 ns pwm:inst2\|LessThan0~32 2 COMB LC_X10_Y8_N1 1 " "Info: 2: + IC(2.154 ns) + CELL(0.978 ns) = 4.264 ns; Loc. = LC_X10_Y8_N1; Fanout = 1; COMB Node = 'pwm:inst2\|LessThan0~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { sw_in[1] pwm:inst2|LessThan0~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.387 ns pwm:inst2\|LessThan0~27 3 COMB LC_X10_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.387 ns; Loc. = LC_X10_Y8_N2; Fanout = 1; COMB Node = 'pwm:inst2\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pwm:inst2|LessThan0~32 pwm:inst2|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.510 ns pwm:inst2\|LessThan0~22 4 COMB LC_X10_Y8_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.510 ns; Loc. = LC_X10_Y8_N3; Fanout = 1; COMB Node = 'pwm:inst2\|LessThan0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pwm:inst2|LessThan0~27 pwm:inst2|LessThan0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.771 ns pwm:inst2\|LessThan0~17 5 COMB LC_X10_Y8_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 4.771 ns; Loc. = LC_X10_Y8_N4; Fanout = 1; COMB Node = 'pwm:inst2\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { pwm:inst2|LessThan0~22 pwm:inst2|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.746 ns pwm:inst2\|LessThan0~0 6 COMB LC_X10_Y8_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 5.746 ns; Loc. = LC_X10_Y8_N7; Fanout = 1; COMB Node = 'pwm:inst2\|LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { pwm:inst2|LessThan0~17 pwm:inst2|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.995 ns) + CELL(2.322 ns) 11.063 ns pwm_out 7 PIN PIN_55 0 " "Info: 7: + IC(2.995 ns) + CELL(2.322 ns) = 11.063 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.317 ns" { pwm:inst2|LessThan0~0 pwm_out } "NODE_NAME" } } { "pwm_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/pwm_bdf.bdf" { { 240 512 688 256 "pwm_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.914 ns ( 53.46 % ) " "Info: Total cell delay = 5.914 ns ( 53.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.149 ns ( 46.54 % ) " "Info: Total interconnect delay = 5.149 ns ( 46.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.063 ns" { sw_in[1] pwm:inst2|LessThan0~32 pwm:inst2|LessThan0~27 pwm:inst2|LessThan0~22 pwm:inst2|LessThan0~17 pwm:inst2|LessThan0~0 pwm_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.063 ns" { sw_in[1] {} sw_in[1]~combout {} pwm:inst2|LessThan0~32 {} pwm:inst2|LessThan0~27 {} pwm:inst2|LessThan0~22 {} pwm:inst2|LessThan0~17 {} pwm:inst2|LessThan0~0 {} pwm_out {} } { 0.000ns 0.000ns 2.154ns 0.000ns 0.000ns 0.000ns 0.000ns 2.995ns } { 0.000ns 1.132ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 20 13:26:27 2012 " "Info: Processing ended: Fri Jul 20 13:26:27 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
