
timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066c4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08006784  08006784  00016784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068f4  080068f4  00020138  2**0
                  CONTENTS
  4 .ARM          00000008  080068f4  080068f4  000168f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080068fc  080068fc  00020138  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068fc  080068fc  000168fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006900  08006900  00016900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000138  20000000  08006904  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000138  08006a3c  00020138  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  08006a3c  000202c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020138  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b5b  00000000  00000000  00020160  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000016f2  00000000  00000000  00029cbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a88  00000000  00000000  0002b3b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009c0  00000000  00000000  0002be38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000144ec  00000000  00000000  0002c7f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007de1  00000000  00000000  00040ce4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008185f  00000000  00000000  00048ac5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ca324  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a00  00000000  00000000  000ca3a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000138 	.word	0x20000138
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800676c 	.word	0x0800676c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000013c 	.word	0x2000013c
 8000104:	0800676c 	.word	0x0800676c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	1c10      	adds	r0, r2, #0
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	1c19      	adds	r1, r3, #0
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 fc13 	bl	8001c30 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f001 fb6b 	bl	8001af0 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 fc05 	bl	8001c30 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f001 fbfb 	bl	8001c30 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fb8d 	bl	8001b68 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f001 fb83 	bl	8001b68 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_cfrcmple>:
 8000470:	4684      	mov	ip, r0
 8000472:	1c08      	adds	r0, r1, #0
 8000474:	4661      	mov	r1, ip
 8000476:	e7ff      	b.n	8000478 <__aeabi_cfcmpeq>

08000478 <__aeabi_cfcmpeq>:
 8000478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800047a:	f000 fa9d 	bl	80009b8 <__lesf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	d401      	bmi.n	8000486 <__aeabi_cfcmpeq+0xe>
 8000482:	2100      	movs	r1, #0
 8000484:	42c8      	cmn	r0, r1
 8000486:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000488 <__aeabi_fcmpeq>:
 8000488:	b510      	push	{r4, lr}
 800048a:	f000 fa1f 	bl	80008cc <__eqsf2>
 800048e:	4240      	negs	r0, r0
 8000490:	3001      	adds	r0, #1
 8000492:	bd10      	pop	{r4, pc}

08000494 <__aeabi_fcmplt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fa8f 	bl	80009b8 <__lesf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	db01      	blt.n	80004a2 <__aeabi_fcmplt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_fcmple>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f000 fa85 	bl	80009b8 <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	dd01      	ble.n	80004b6 <__aeabi_fcmple+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_fcmpgt>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fa2d 	bl	800091c <__gesf2>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	dc01      	bgt.n	80004ca <__aeabi_fcmpgt+0xe>
 80004c6:	2000      	movs	r0, #0
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	2001      	movs	r0, #1
 80004cc:	bd10      	pop	{r4, pc}
 80004ce:	46c0      	nop			; (mov r8, r8)

080004d0 <__aeabi_fcmpge>:
 80004d0:	b510      	push	{r4, lr}
 80004d2:	f000 fa23 	bl	800091c <__gesf2>
 80004d6:	2800      	cmp	r0, #0
 80004d8:	da01      	bge.n	80004de <__aeabi_fcmpge+0xe>
 80004da:	2000      	movs	r0, #0
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	2001      	movs	r0, #1
 80004e0:	bd10      	pop	{r4, pc}
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_uldivmod>:
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d111      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004e8:	2a00      	cmp	r2, #0
 80004ea:	d10f      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004ec:	2900      	cmp	r1, #0
 80004ee:	d100      	bne.n	80004f2 <__aeabi_uldivmod+0xe>
 80004f0:	2800      	cmp	r0, #0
 80004f2:	d002      	beq.n	80004fa <__aeabi_uldivmod+0x16>
 80004f4:	2100      	movs	r1, #0
 80004f6:	43c9      	mvns	r1, r1
 80004f8:	1c08      	adds	r0, r1, #0
 80004fa:	b407      	push	{r0, r1, r2}
 80004fc:	4802      	ldr	r0, [pc, #8]	; (8000508 <__aeabi_uldivmod+0x24>)
 80004fe:	a102      	add	r1, pc, #8	; (adr r1, 8000508 <__aeabi_uldivmod+0x24>)
 8000500:	1840      	adds	r0, r0, r1
 8000502:	9002      	str	r0, [sp, #8]
 8000504:	bd03      	pop	{r0, r1, pc}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	fffffee9 	.word	0xfffffee9
 800050c:	b403      	push	{r0, r1}
 800050e:	4668      	mov	r0, sp
 8000510:	b501      	push	{r0, lr}
 8000512:	9802      	ldr	r0, [sp, #8]
 8000514:	f000 f806 	bl	8000524 <__udivmoddi4>
 8000518:	9b01      	ldr	r3, [sp, #4]
 800051a:	469e      	mov	lr, r3
 800051c:	b002      	add	sp, #8
 800051e:	bc0c      	pop	{r2, r3}
 8000520:	4770      	bx	lr
 8000522:	46c0      	nop			; (mov r8, r8)

08000524 <__udivmoddi4>:
 8000524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000526:	464f      	mov	r7, r9
 8000528:	4646      	mov	r6, r8
 800052a:	46d6      	mov	lr, sl
 800052c:	b5c0      	push	{r6, r7, lr}
 800052e:	0004      	movs	r4, r0
 8000530:	b082      	sub	sp, #8
 8000532:	000d      	movs	r5, r1
 8000534:	4691      	mov	r9, r2
 8000536:	4698      	mov	r8, r3
 8000538:	428b      	cmp	r3, r1
 800053a:	d82f      	bhi.n	800059c <__udivmoddi4+0x78>
 800053c:	d02c      	beq.n	8000598 <__udivmoddi4+0x74>
 800053e:	4641      	mov	r1, r8
 8000540:	4648      	mov	r0, r9
 8000542:	f002 fa93 	bl	8002a6c <__clzdi2>
 8000546:	0029      	movs	r1, r5
 8000548:	0006      	movs	r6, r0
 800054a:	0020      	movs	r0, r4
 800054c:	f002 fa8e 	bl	8002a6c <__clzdi2>
 8000550:	1a33      	subs	r3, r6, r0
 8000552:	469c      	mov	ip, r3
 8000554:	3b20      	subs	r3, #32
 8000556:	469a      	mov	sl, r3
 8000558:	d500      	bpl.n	800055c <__udivmoddi4+0x38>
 800055a:	e076      	b.n	800064a <__udivmoddi4+0x126>
 800055c:	464b      	mov	r3, r9
 800055e:	4652      	mov	r2, sl
 8000560:	4093      	lsls	r3, r2
 8000562:	001f      	movs	r7, r3
 8000564:	464b      	mov	r3, r9
 8000566:	4662      	mov	r2, ip
 8000568:	4093      	lsls	r3, r2
 800056a:	001e      	movs	r6, r3
 800056c:	42af      	cmp	r7, r5
 800056e:	d828      	bhi.n	80005c2 <__udivmoddi4+0x9e>
 8000570:	d025      	beq.n	80005be <__udivmoddi4+0x9a>
 8000572:	4653      	mov	r3, sl
 8000574:	1ba4      	subs	r4, r4, r6
 8000576:	41bd      	sbcs	r5, r7
 8000578:	2b00      	cmp	r3, #0
 800057a:	da00      	bge.n	800057e <__udivmoddi4+0x5a>
 800057c:	e07b      	b.n	8000676 <__udivmoddi4+0x152>
 800057e:	2200      	movs	r2, #0
 8000580:	2300      	movs	r3, #0
 8000582:	9200      	str	r2, [sp, #0]
 8000584:	9301      	str	r3, [sp, #4]
 8000586:	2301      	movs	r3, #1
 8000588:	4652      	mov	r2, sl
 800058a:	4093      	lsls	r3, r2
 800058c:	9301      	str	r3, [sp, #4]
 800058e:	2301      	movs	r3, #1
 8000590:	4662      	mov	r2, ip
 8000592:	4093      	lsls	r3, r2
 8000594:	9300      	str	r3, [sp, #0]
 8000596:	e018      	b.n	80005ca <__udivmoddi4+0xa6>
 8000598:	4282      	cmp	r2, r0
 800059a:	d9d0      	bls.n	800053e <__udivmoddi4+0x1a>
 800059c:	2200      	movs	r2, #0
 800059e:	2300      	movs	r3, #0
 80005a0:	9200      	str	r2, [sp, #0]
 80005a2:	9301      	str	r3, [sp, #4]
 80005a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <__udivmoddi4+0x8a>
 80005aa:	601c      	str	r4, [r3, #0]
 80005ac:	605d      	str	r5, [r3, #4]
 80005ae:	9800      	ldr	r0, [sp, #0]
 80005b0:	9901      	ldr	r1, [sp, #4]
 80005b2:	b002      	add	sp, #8
 80005b4:	bc1c      	pop	{r2, r3, r4}
 80005b6:	4690      	mov	r8, r2
 80005b8:	4699      	mov	r9, r3
 80005ba:	46a2      	mov	sl, r4
 80005bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005be:	42a3      	cmp	r3, r4
 80005c0:	d9d7      	bls.n	8000572 <__udivmoddi4+0x4e>
 80005c2:	2200      	movs	r2, #0
 80005c4:	2300      	movs	r3, #0
 80005c6:	9200      	str	r2, [sp, #0]
 80005c8:	9301      	str	r3, [sp, #4]
 80005ca:	4663      	mov	r3, ip
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d0e9      	beq.n	80005a4 <__udivmoddi4+0x80>
 80005d0:	07fb      	lsls	r3, r7, #31
 80005d2:	4698      	mov	r8, r3
 80005d4:	4641      	mov	r1, r8
 80005d6:	0872      	lsrs	r2, r6, #1
 80005d8:	430a      	orrs	r2, r1
 80005da:	087b      	lsrs	r3, r7, #1
 80005dc:	4666      	mov	r6, ip
 80005de:	e00e      	b.n	80005fe <__udivmoddi4+0xda>
 80005e0:	42ab      	cmp	r3, r5
 80005e2:	d101      	bne.n	80005e8 <__udivmoddi4+0xc4>
 80005e4:	42a2      	cmp	r2, r4
 80005e6:	d80c      	bhi.n	8000602 <__udivmoddi4+0xde>
 80005e8:	1aa4      	subs	r4, r4, r2
 80005ea:	419d      	sbcs	r5, r3
 80005ec:	2001      	movs	r0, #1
 80005ee:	1924      	adds	r4, r4, r4
 80005f0:	416d      	adcs	r5, r5
 80005f2:	2100      	movs	r1, #0
 80005f4:	3e01      	subs	r6, #1
 80005f6:	1824      	adds	r4, r4, r0
 80005f8:	414d      	adcs	r5, r1
 80005fa:	2e00      	cmp	r6, #0
 80005fc:	d006      	beq.n	800060c <__udivmoddi4+0xe8>
 80005fe:	42ab      	cmp	r3, r5
 8000600:	d9ee      	bls.n	80005e0 <__udivmoddi4+0xbc>
 8000602:	3e01      	subs	r6, #1
 8000604:	1924      	adds	r4, r4, r4
 8000606:	416d      	adcs	r5, r5
 8000608:	2e00      	cmp	r6, #0
 800060a:	d1f8      	bne.n	80005fe <__udivmoddi4+0xda>
 800060c:	9800      	ldr	r0, [sp, #0]
 800060e:	9901      	ldr	r1, [sp, #4]
 8000610:	4653      	mov	r3, sl
 8000612:	1900      	adds	r0, r0, r4
 8000614:	4169      	adcs	r1, r5
 8000616:	2b00      	cmp	r3, #0
 8000618:	db23      	blt.n	8000662 <__udivmoddi4+0x13e>
 800061a:	002b      	movs	r3, r5
 800061c:	4652      	mov	r2, sl
 800061e:	40d3      	lsrs	r3, r2
 8000620:	002a      	movs	r2, r5
 8000622:	4664      	mov	r4, ip
 8000624:	40e2      	lsrs	r2, r4
 8000626:	001c      	movs	r4, r3
 8000628:	4653      	mov	r3, sl
 800062a:	0015      	movs	r5, r2
 800062c:	2b00      	cmp	r3, #0
 800062e:	db2d      	blt.n	800068c <__udivmoddi4+0x168>
 8000630:	0026      	movs	r6, r4
 8000632:	4657      	mov	r7, sl
 8000634:	40be      	lsls	r6, r7
 8000636:	0033      	movs	r3, r6
 8000638:	0026      	movs	r6, r4
 800063a:	4667      	mov	r7, ip
 800063c:	40be      	lsls	r6, r7
 800063e:	0032      	movs	r2, r6
 8000640:	1a80      	subs	r0, r0, r2
 8000642:	4199      	sbcs	r1, r3
 8000644:	9000      	str	r0, [sp, #0]
 8000646:	9101      	str	r1, [sp, #4]
 8000648:	e7ac      	b.n	80005a4 <__udivmoddi4+0x80>
 800064a:	4662      	mov	r2, ip
 800064c:	2320      	movs	r3, #32
 800064e:	1a9b      	subs	r3, r3, r2
 8000650:	464a      	mov	r2, r9
 8000652:	40da      	lsrs	r2, r3
 8000654:	4661      	mov	r1, ip
 8000656:	0013      	movs	r3, r2
 8000658:	4642      	mov	r2, r8
 800065a:	408a      	lsls	r2, r1
 800065c:	0017      	movs	r7, r2
 800065e:	431f      	orrs	r7, r3
 8000660:	e780      	b.n	8000564 <__udivmoddi4+0x40>
 8000662:	4662      	mov	r2, ip
 8000664:	2320      	movs	r3, #32
 8000666:	1a9b      	subs	r3, r3, r2
 8000668:	002a      	movs	r2, r5
 800066a:	4666      	mov	r6, ip
 800066c:	409a      	lsls	r2, r3
 800066e:	0023      	movs	r3, r4
 8000670:	40f3      	lsrs	r3, r6
 8000672:	4313      	orrs	r3, r2
 8000674:	e7d4      	b.n	8000620 <__udivmoddi4+0xfc>
 8000676:	4662      	mov	r2, ip
 8000678:	2320      	movs	r3, #32
 800067a:	2100      	movs	r1, #0
 800067c:	1a9b      	subs	r3, r3, r2
 800067e:	2200      	movs	r2, #0
 8000680:	9100      	str	r1, [sp, #0]
 8000682:	9201      	str	r2, [sp, #4]
 8000684:	2201      	movs	r2, #1
 8000686:	40da      	lsrs	r2, r3
 8000688:	9201      	str	r2, [sp, #4]
 800068a:	e780      	b.n	800058e <__udivmoddi4+0x6a>
 800068c:	2320      	movs	r3, #32
 800068e:	4662      	mov	r2, ip
 8000690:	0026      	movs	r6, r4
 8000692:	1a9b      	subs	r3, r3, r2
 8000694:	40de      	lsrs	r6, r3
 8000696:	002f      	movs	r7, r5
 8000698:	46b0      	mov	r8, r6
 800069a:	4666      	mov	r6, ip
 800069c:	40b7      	lsls	r7, r6
 800069e:	4646      	mov	r6, r8
 80006a0:	003b      	movs	r3, r7
 80006a2:	4333      	orrs	r3, r6
 80006a4:	e7c8      	b.n	8000638 <__udivmoddi4+0x114>
 80006a6:	46c0      	nop			; (mov r8, r8)

080006a8 <__aeabi_fdiv>:
 80006a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006aa:	4657      	mov	r7, sl
 80006ac:	464e      	mov	r6, r9
 80006ae:	4645      	mov	r5, r8
 80006b0:	46de      	mov	lr, fp
 80006b2:	0244      	lsls	r4, r0, #9
 80006b4:	b5e0      	push	{r5, r6, r7, lr}
 80006b6:	0046      	lsls	r6, r0, #1
 80006b8:	4688      	mov	r8, r1
 80006ba:	0a64      	lsrs	r4, r4, #9
 80006bc:	0e36      	lsrs	r6, r6, #24
 80006be:	0fc7      	lsrs	r7, r0, #31
 80006c0:	2e00      	cmp	r6, #0
 80006c2:	d063      	beq.n	800078c <__aeabi_fdiv+0xe4>
 80006c4:	2eff      	cmp	r6, #255	; 0xff
 80006c6:	d024      	beq.n	8000712 <__aeabi_fdiv+0x6a>
 80006c8:	2380      	movs	r3, #128	; 0x80
 80006ca:	00e4      	lsls	r4, r4, #3
 80006cc:	04db      	lsls	r3, r3, #19
 80006ce:	431c      	orrs	r4, r3
 80006d0:	2300      	movs	r3, #0
 80006d2:	4699      	mov	r9, r3
 80006d4:	469b      	mov	fp, r3
 80006d6:	3e7f      	subs	r6, #127	; 0x7f
 80006d8:	4643      	mov	r3, r8
 80006da:	4642      	mov	r2, r8
 80006dc:	025d      	lsls	r5, r3, #9
 80006de:	0fd2      	lsrs	r2, r2, #31
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	0a6d      	lsrs	r5, r5, #9
 80006e4:	0e1b      	lsrs	r3, r3, #24
 80006e6:	4690      	mov	r8, r2
 80006e8:	4692      	mov	sl, r2
 80006ea:	d065      	beq.n	80007b8 <__aeabi_fdiv+0x110>
 80006ec:	2bff      	cmp	r3, #255	; 0xff
 80006ee:	d055      	beq.n	800079c <__aeabi_fdiv+0xf4>
 80006f0:	2280      	movs	r2, #128	; 0x80
 80006f2:	2100      	movs	r1, #0
 80006f4:	00ed      	lsls	r5, r5, #3
 80006f6:	04d2      	lsls	r2, r2, #19
 80006f8:	3b7f      	subs	r3, #127	; 0x7f
 80006fa:	4315      	orrs	r5, r2
 80006fc:	1af6      	subs	r6, r6, r3
 80006fe:	4643      	mov	r3, r8
 8000700:	464a      	mov	r2, r9
 8000702:	407b      	eors	r3, r7
 8000704:	2a0f      	cmp	r2, #15
 8000706:	d900      	bls.n	800070a <__aeabi_fdiv+0x62>
 8000708:	e08d      	b.n	8000826 <__aeabi_fdiv+0x17e>
 800070a:	486d      	ldr	r0, [pc, #436]	; (80008c0 <__aeabi_fdiv+0x218>)
 800070c:	0092      	lsls	r2, r2, #2
 800070e:	5882      	ldr	r2, [r0, r2]
 8000710:	4697      	mov	pc, r2
 8000712:	2c00      	cmp	r4, #0
 8000714:	d154      	bne.n	80007c0 <__aeabi_fdiv+0x118>
 8000716:	2308      	movs	r3, #8
 8000718:	4699      	mov	r9, r3
 800071a:	3b06      	subs	r3, #6
 800071c:	26ff      	movs	r6, #255	; 0xff
 800071e:	469b      	mov	fp, r3
 8000720:	e7da      	b.n	80006d8 <__aeabi_fdiv+0x30>
 8000722:	2500      	movs	r5, #0
 8000724:	4653      	mov	r3, sl
 8000726:	2902      	cmp	r1, #2
 8000728:	d01b      	beq.n	8000762 <__aeabi_fdiv+0xba>
 800072a:	2903      	cmp	r1, #3
 800072c:	d100      	bne.n	8000730 <__aeabi_fdiv+0x88>
 800072e:	e0bf      	b.n	80008b0 <__aeabi_fdiv+0x208>
 8000730:	2901      	cmp	r1, #1
 8000732:	d028      	beq.n	8000786 <__aeabi_fdiv+0xde>
 8000734:	0030      	movs	r0, r6
 8000736:	307f      	adds	r0, #127	; 0x7f
 8000738:	2800      	cmp	r0, #0
 800073a:	dd20      	ble.n	800077e <__aeabi_fdiv+0xd6>
 800073c:	076a      	lsls	r2, r5, #29
 800073e:	d004      	beq.n	800074a <__aeabi_fdiv+0xa2>
 8000740:	220f      	movs	r2, #15
 8000742:	402a      	ands	r2, r5
 8000744:	2a04      	cmp	r2, #4
 8000746:	d000      	beq.n	800074a <__aeabi_fdiv+0xa2>
 8000748:	3504      	adds	r5, #4
 800074a:	012a      	lsls	r2, r5, #4
 800074c:	d503      	bpl.n	8000756 <__aeabi_fdiv+0xae>
 800074e:	0030      	movs	r0, r6
 8000750:	4a5c      	ldr	r2, [pc, #368]	; (80008c4 <__aeabi_fdiv+0x21c>)
 8000752:	3080      	adds	r0, #128	; 0x80
 8000754:	4015      	ands	r5, r2
 8000756:	28fe      	cmp	r0, #254	; 0xfe
 8000758:	dc03      	bgt.n	8000762 <__aeabi_fdiv+0xba>
 800075a:	01ac      	lsls	r4, r5, #6
 800075c:	0a64      	lsrs	r4, r4, #9
 800075e:	b2c2      	uxtb	r2, r0
 8000760:	e001      	b.n	8000766 <__aeabi_fdiv+0xbe>
 8000762:	22ff      	movs	r2, #255	; 0xff
 8000764:	2400      	movs	r4, #0
 8000766:	0264      	lsls	r4, r4, #9
 8000768:	05d2      	lsls	r2, r2, #23
 800076a:	0a60      	lsrs	r0, r4, #9
 800076c:	07db      	lsls	r3, r3, #31
 800076e:	4310      	orrs	r0, r2
 8000770:	4318      	orrs	r0, r3
 8000772:	bc3c      	pop	{r2, r3, r4, r5}
 8000774:	4690      	mov	r8, r2
 8000776:	4699      	mov	r9, r3
 8000778:	46a2      	mov	sl, r4
 800077a:	46ab      	mov	fp, r5
 800077c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800077e:	2201      	movs	r2, #1
 8000780:	1a10      	subs	r0, r2, r0
 8000782:	281b      	cmp	r0, #27
 8000784:	dd7c      	ble.n	8000880 <__aeabi_fdiv+0x1d8>
 8000786:	2200      	movs	r2, #0
 8000788:	2400      	movs	r4, #0
 800078a:	e7ec      	b.n	8000766 <__aeabi_fdiv+0xbe>
 800078c:	2c00      	cmp	r4, #0
 800078e:	d11d      	bne.n	80007cc <__aeabi_fdiv+0x124>
 8000790:	2304      	movs	r3, #4
 8000792:	4699      	mov	r9, r3
 8000794:	3b03      	subs	r3, #3
 8000796:	2600      	movs	r6, #0
 8000798:	469b      	mov	fp, r3
 800079a:	e79d      	b.n	80006d8 <__aeabi_fdiv+0x30>
 800079c:	3eff      	subs	r6, #255	; 0xff
 800079e:	2d00      	cmp	r5, #0
 80007a0:	d120      	bne.n	80007e4 <__aeabi_fdiv+0x13c>
 80007a2:	2102      	movs	r1, #2
 80007a4:	4643      	mov	r3, r8
 80007a6:	464a      	mov	r2, r9
 80007a8:	407b      	eors	r3, r7
 80007aa:	430a      	orrs	r2, r1
 80007ac:	2a0f      	cmp	r2, #15
 80007ae:	d8d8      	bhi.n	8000762 <__aeabi_fdiv+0xba>
 80007b0:	4845      	ldr	r0, [pc, #276]	; (80008c8 <__aeabi_fdiv+0x220>)
 80007b2:	0092      	lsls	r2, r2, #2
 80007b4:	5882      	ldr	r2, [r0, r2]
 80007b6:	4697      	mov	pc, r2
 80007b8:	2d00      	cmp	r5, #0
 80007ba:	d119      	bne.n	80007f0 <__aeabi_fdiv+0x148>
 80007bc:	2101      	movs	r1, #1
 80007be:	e7f1      	b.n	80007a4 <__aeabi_fdiv+0xfc>
 80007c0:	230c      	movs	r3, #12
 80007c2:	4699      	mov	r9, r3
 80007c4:	3b09      	subs	r3, #9
 80007c6:	26ff      	movs	r6, #255	; 0xff
 80007c8:	469b      	mov	fp, r3
 80007ca:	e785      	b.n	80006d8 <__aeabi_fdiv+0x30>
 80007cc:	0020      	movs	r0, r4
 80007ce:	f002 f92f 	bl	8002a30 <__clzsi2>
 80007d2:	2676      	movs	r6, #118	; 0x76
 80007d4:	1f43      	subs	r3, r0, #5
 80007d6:	409c      	lsls	r4, r3
 80007d8:	2300      	movs	r3, #0
 80007da:	4276      	negs	r6, r6
 80007dc:	1a36      	subs	r6, r6, r0
 80007de:	4699      	mov	r9, r3
 80007e0:	469b      	mov	fp, r3
 80007e2:	e779      	b.n	80006d8 <__aeabi_fdiv+0x30>
 80007e4:	464a      	mov	r2, r9
 80007e6:	2303      	movs	r3, #3
 80007e8:	431a      	orrs	r2, r3
 80007ea:	4691      	mov	r9, r2
 80007ec:	2103      	movs	r1, #3
 80007ee:	e786      	b.n	80006fe <__aeabi_fdiv+0x56>
 80007f0:	0028      	movs	r0, r5
 80007f2:	f002 f91d 	bl	8002a30 <__clzsi2>
 80007f6:	1f43      	subs	r3, r0, #5
 80007f8:	1836      	adds	r6, r6, r0
 80007fa:	409d      	lsls	r5, r3
 80007fc:	3676      	adds	r6, #118	; 0x76
 80007fe:	2100      	movs	r1, #0
 8000800:	e77d      	b.n	80006fe <__aeabi_fdiv+0x56>
 8000802:	2480      	movs	r4, #128	; 0x80
 8000804:	2300      	movs	r3, #0
 8000806:	03e4      	lsls	r4, r4, #15
 8000808:	22ff      	movs	r2, #255	; 0xff
 800080a:	e7ac      	b.n	8000766 <__aeabi_fdiv+0xbe>
 800080c:	2500      	movs	r5, #0
 800080e:	2380      	movs	r3, #128	; 0x80
 8000810:	03db      	lsls	r3, r3, #15
 8000812:	421c      	tst	r4, r3
 8000814:	d028      	beq.n	8000868 <__aeabi_fdiv+0x1c0>
 8000816:	421d      	tst	r5, r3
 8000818:	d126      	bne.n	8000868 <__aeabi_fdiv+0x1c0>
 800081a:	432b      	orrs	r3, r5
 800081c:	025c      	lsls	r4, r3, #9
 800081e:	0a64      	lsrs	r4, r4, #9
 8000820:	4643      	mov	r3, r8
 8000822:	22ff      	movs	r2, #255	; 0xff
 8000824:	e79f      	b.n	8000766 <__aeabi_fdiv+0xbe>
 8000826:	0162      	lsls	r2, r4, #5
 8000828:	016c      	lsls	r4, r5, #5
 800082a:	42a2      	cmp	r2, r4
 800082c:	d224      	bcs.n	8000878 <__aeabi_fdiv+0x1d0>
 800082e:	211b      	movs	r1, #27
 8000830:	2500      	movs	r5, #0
 8000832:	3e01      	subs	r6, #1
 8000834:	2701      	movs	r7, #1
 8000836:	0010      	movs	r0, r2
 8000838:	006d      	lsls	r5, r5, #1
 800083a:	0052      	lsls	r2, r2, #1
 800083c:	2800      	cmp	r0, #0
 800083e:	db01      	blt.n	8000844 <__aeabi_fdiv+0x19c>
 8000840:	4294      	cmp	r4, r2
 8000842:	d801      	bhi.n	8000848 <__aeabi_fdiv+0x1a0>
 8000844:	1b12      	subs	r2, r2, r4
 8000846:	433d      	orrs	r5, r7
 8000848:	3901      	subs	r1, #1
 800084a:	2900      	cmp	r1, #0
 800084c:	d1f3      	bne.n	8000836 <__aeabi_fdiv+0x18e>
 800084e:	0014      	movs	r4, r2
 8000850:	1e62      	subs	r2, r4, #1
 8000852:	4194      	sbcs	r4, r2
 8000854:	4325      	orrs	r5, r4
 8000856:	e76d      	b.n	8000734 <__aeabi_fdiv+0x8c>
 8000858:	46ba      	mov	sl, r7
 800085a:	4659      	mov	r1, fp
 800085c:	0025      	movs	r5, r4
 800085e:	4653      	mov	r3, sl
 8000860:	2902      	cmp	r1, #2
 8000862:	d000      	beq.n	8000866 <__aeabi_fdiv+0x1be>
 8000864:	e761      	b.n	800072a <__aeabi_fdiv+0x82>
 8000866:	e77c      	b.n	8000762 <__aeabi_fdiv+0xba>
 8000868:	2380      	movs	r3, #128	; 0x80
 800086a:	03db      	lsls	r3, r3, #15
 800086c:	431c      	orrs	r4, r3
 800086e:	0264      	lsls	r4, r4, #9
 8000870:	0a64      	lsrs	r4, r4, #9
 8000872:	003b      	movs	r3, r7
 8000874:	22ff      	movs	r2, #255	; 0xff
 8000876:	e776      	b.n	8000766 <__aeabi_fdiv+0xbe>
 8000878:	1b12      	subs	r2, r2, r4
 800087a:	211a      	movs	r1, #26
 800087c:	2501      	movs	r5, #1
 800087e:	e7d9      	b.n	8000834 <__aeabi_fdiv+0x18c>
 8000880:	369e      	adds	r6, #158	; 0x9e
 8000882:	002a      	movs	r2, r5
 8000884:	40b5      	lsls	r5, r6
 8000886:	002c      	movs	r4, r5
 8000888:	40c2      	lsrs	r2, r0
 800088a:	1e65      	subs	r5, r4, #1
 800088c:	41ac      	sbcs	r4, r5
 800088e:	4314      	orrs	r4, r2
 8000890:	0762      	lsls	r2, r4, #29
 8000892:	d004      	beq.n	800089e <__aeabi_fdiv+0x1f6>
 8000894:	220f      	movs	r2, #15
 8000896:	4022      	ands	r2, r4
 8000898:	2a04      	cmp	r2, #4
 800089a:	d000      	beq.n	800089e <__aeabi_fdiv+0x1f6>
 800089c:	3404      	adds	r4, #4
 800089e:	0162      	lsls	r2, r4, #5
 80008a0:	d403      	bmi.n	80008aa <__aeabi_fdiv+0x202>
 80008a2:	01a4      	lsls	r4, r4, #6
 80008a4:	0a64      	lsrs	r4, r4, #9
 80008a6:	2200      	movs	r2, #0
 80008a8:	e75d      	b.n	8000766 <__aeabi_fdiv+0xbe>
 80008aa:	2201      	movs	r2, #1
 80008ac:	2400      	movs	r4, #0
 80008ae:	e75a      	b.n	8000766 <__aeabi_fdiv+0xbe>
 80008b0:	2480      	movs	r4, #128	; 0x80
 80008b2:	03e4      	lsls	r4, r4, #15
 80008b4:	432c      	orrs	r4, r5
 80008b6:	0264      	lsls	r4, r4, #9
 80008b8:	0a64      	lsrs	r4, r4, #9
 80008ba:	22ff      	movs	r2, #255	; 0xff
 80008bc:	e753      	b.n	8000766 <__aeabi_fdiv+0xbe>
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	08006784 	.word	0x08006784
 80008c4:	f7ffffff 	.word	0xf7ffffff
 80008c8:	080067c4 	.word	0x080067c4

080008cc <__eqsf2>:
 80008cc:	b570      	push	{r4, r5, r6, lr}
 80008ce:	0042      	lsls	r2, r0, #1
 80008d0:	024e      	lsls	r6, r1, #9
 80008d2:	004c      	lsls	r4, r1, #1
 80008d4:	0245      	lsls	r5, r0, #9
 80008d6:	0a6d      	lsrs	r5, r5, #9
 80008d8:	0e12      	lsrs	r2, r2, #24
 80008da:	0fc3      	lsrs	r3, r0, #31
 80008dc:	0a76      	lsrs	r6, r6, #9
 80008de:	0e24      	lsrs	r4, r4, #24
 80008e0:	0fc9      	lsrs	r1, r1, #31
 80008e2:	2aff      	cmp	r2, #255	; 0xff
 80008e4:	d00f      	beq.n	8000906 <__eqsf2+0x3a>
 80008e6:	2cff      	cmp	r4, #255	; 0xff
 80008e8:	d011      	beq.n	800090e <__eqsf2+0x42>
 80008ea:	2001      	movs	r0, #1
 80008ec:	42a2      	cmp	r2, r4
 80008ee:	d000      	beq.n	80008f2 <__eqsf2+0x26>
 80008f0:	bd70      	pop	{r4, r5, r6, pc}
 80008f2:	42b5      	cmp	r5, r6
 80008f4:	d1fc      	bne.n	80008f0 <__eqsf2+0x24>
 80008f6:	428b      	cmp	r3, r1
 80008f8:	d00d      	beq.n	8000916 <__eqsf2+0x4a>
 80008fa:	2a00      	cmp	r2, #0
 80008fc:	d1f8      	bne.n	80008f0 <__eqsf2+0x24>
 80008fe:	0028      	movs	r0, r5
 8000900:	1e45      	subs	r5, r0, #1
 8000902:	41a8      	sbcs	r0, r5
 8000904:	e7f4      	b.n	80008f0 <__eqsf2+0x24>
 8000906:	2001      	movs	r0, #1
 8000908:	2d00      	cmp	r5, #0
 800090a:	d1f1      	bne.n	80008f0 <__eqsf2+0x24>
 800090c:	e7eb      	b.n	80008e6 <__eqsf2+0x1a>
 800090e:	2001      	movs	r0, #1
 8000910:	2e00      	cmp	r6, #0
 8000912:	d1ed      	bne.n	80008f0 <__eqsf2+0x24>
 8000914:	e7e9      	b.n	80008ea <__eqsf2+0x1e>
 8000916:	2000      	movs	r0, #0
 8000918:	e7ea      	b.n	80008f0 <__eqsf2+0x24>
 800091a:	46c0      	nop			; (mov r8, r8)

0800091c <__gesf2>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	004a      	lsls	r2, r1, #1
 8000920:	024e      	lsls	r6, r1, #9
 8000922:	0245      	lsls	r5, r0, #9
 8000924:	0044      	lsls	r4, r0, #1
 8000926:	0a6d      	lsrs	r5, r5, #9
 8000928:	0e24      	lsrs	r4, r4, #24
 800092a:	0fc3      	lsrs	r3, r0, #31
 800092c:	0a76      	lsrs	r6, r6, #9
 800092e:	0e12      	lsrs	r2, r2, #24
 8000930:	0fc9      	lsrs	r1, r1, #31
 8000932:	2cff      	cmp	r4, #255	; 0xff
 8000934:	d015      	beq.n	8000962 <__gesf2+0x46>
 8000936:	2aff      	cmp	r2, #255	; 0xff
 8000938:	d00e      	beq.n	8000958 <__gesf2+0x3c>
 800093a:	2c00      	cmp	r4, #0
 800093c:	d115      	bne.n	800096a <__gesf2+0x4e>
 800093e:	2a00      	cmp	r2, #0
 8000940:	d101      	bne.n	8000946 <__gesf2+0x2a>
 8000942:	2e00      	cmp	r6, #0
 8000944:	d01c      	beq.n	8000980 <__gesf2+0x64>
 8000946:	2d00      	cmp	r5, #0
 8000948:	d014      	beq.n	8000974 <__gesf2+0x58>
 800094a:	428b      	cmp	r3, r1
 800094c:	d027      	beq.n	800099e <__gesf2+0x82>
 800094e:	2002      	movs	r0, #2
 8000950:	3b01      	subs	r3, #1
 8000952:	4018      	ands	r0, r3
 8000954:	3801      	subs	r0, #1
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	2e00      	cmp	r6, #0
 800095a:	d0ee      	beq.n	800093a <__gesf2+0x1e>
 800095c:	2002      	movs	r0, #2
 800095e:	4240      	negs	r0, r0
 8000960:	e7f9      	b.n	8000956 <__gesf2+0x3a>
 8000962:	2d00      	cmp	r5, #0
 8000964:	d1fa      	bne.n	800095c <__gesf2+0x40>
 8000966:	2aff      	cmp	r2, #255	; 0xff
 8000968:	d00e      	beq.n	8000988 <__gesf2+0x6c>
 800096a:	2a00      	cmp	r2, #0
 800096c:	d10e      	bne.n	800098c <__gesf2+0x70>
 800096e:	2e00      	cmp	r6, #0
 8000970:	d0ed      	beq.n	800094e <__gesf2+0x32>
 8000972:	e00b      	b.n	800098c <__gesf2+0x70>
 8000974:	2301      	movs	r3, #1
 8000976:	3901      	subs	r1, #1
 8000978:	4399      	bics	r1, r3
 800097a:	0008      	movs	r0, r1
 800097c:	3001      	adds	r0, #1
 800097e:	e7ea      	b.n	8000956 <__gesf2+0x3a>
 8000980:	2000      	movs	r0, #0
 8000982:	2d00      	cmp	r5, #0
 8000984:	d0e7      	beq.n	8000956 <__gesf2+0x3a>
 8000986:	e7e2      	b.n	800094e <__gesf2+0x32>
 8000988:	2e00      	cmp	r6, #0
 800098a:	d1e7      	bne.n	800095c <__gesf2+0x40>
 800098c:	428b      	cmp	r3, r1
 800098e:	d1de      	bne.n	800094e <__gesf2+0x32>
 8000990:	4294      	cmp	r4, r2
 8000992:	dd05      	ble.n	80009a0 <__gesf2+0x84>
 8000994:	2102      	movs	r1, #2
 8000996:	1e58      	subs	r0, r3, #1
 8000998:	4008      	ands	r0, r1
 800099a:	3801      	subs	r0, #1
 800099c:	e7db      	b.n	8000956 <__gesf2+0x3a>
 800099e:	2400      	movs	r4, #0
 80009a0:	42a2      	cmp	r2, r4
 80009a2:	dc04      	bgt.n	80009ae <__gesf2+0x92>
 80009a4:	42b5      	cmp	r5, r6
 80009a6:	d8d2      	bhi.n	800094e <__gesf2+0x32>
 80009a8:	2000      	movs	r0, #0
 80009aa:	42b5      	cmp	r5, r6
 80009ac:	d2d3      	bcs.n	8000956 <__gesf2+0x3a>
 80009ae:	1e58      	subs	r0, r3, #1
 80009b0:	2301      	movs	r3, #1
 80009b2:	4398      	bics	r0, r3
 80009b4:	3001      	adds	r0, #1
 80009b6:	e7ce      	b.n	8000956 <__gesf2+0x3a>

080009b8 <__lesf2>:
 80009b8:	b530      	push	{r4, r5, lr}
 80009ba:	0042      	lsls	r2, r0, #1
 80009bc:	0244      	lsls	r4, r0, #9
 80009be:	024d      	lsls	r5, r1, #9
 80009c0:	0fc3      	lsrs	r3, r0, #31
 80009c2:	0048      	lsls	r0, r1, #1
 80009c4:	0a64      	lsrs	r4, r4, #9
 80009c6:	0e12      	lsrs	r2, r2, #24
 80009c8:	0a6d      	lsrs	r5, r5, #9
 80009ca:	0e00      	lsrs	r0, r0, #24
 80009cc:	0fc9      	lsrs	r1, r1, #31
 80009ce:	2aff      	cmp	r2, #255	; 0xff
 80009d0:	d012      	beq.n	80009f8 <__lesf2+0x40>
 80009d2:	28ff      	cmp	r0, #255	; 0xff
 80009d4:	d00c      	beq.n	80009f0 <__lesf2+0x38>
 80009d6:	2a00      	cmp	r2, #0
 80009d8:	d112      	bne.n	8000a00 <__lesf2+0x48>
 80009da:	2800      	cmp	r0, #0
 80009dc:	d119      	bne.n	8000a12 <__lesf2+0x5a>
 80009de:	2d00      	cmp	r5, #0
 80009e0:	d117      	bne.n	8000a12 <__lesf2+0x5a>
 80009e2:	2c00      	cmp	r4, #0
 80009e4:	d02b      	beq.n	8000a3e <__lesf2+0x86>
 80009e6:	2002      	movs	r0, #2
 80009e8:	3b01      	subs	r3, #1
 80009ea:	4018      	ands	r0, r3
 80009ec:	3801      	subs	r0, #1
 80009ee:	e026      	b.n	8000a3e <__lesf2+0x86>
 80009f0:	2d00      	cmp	r5, #0
 80009f2:	d0f0      	beq.n	80009d6 <__lesf2+0x1e>
 80009f4:	2002      	movs	r0, #2
 80009f6:	e022      	b.n	8000a3e <__lesf2+0x86>
 80009f8:	2c00      	cmp	r4, #0
 80009fa:	d1fb      	bne.n	80009f4 <__lesf2+0x3c>
 80009fc:	28ff      	cmp	r0, #255	; 0xff
 80009fe:	d01f      	beq.n	8000a40 <__lesf2+0x88>
 8000a00:	2800      	cmp	r0, #0
 8000a02:	d11f      	bne.n	8000a44 <__lesf2+0x8c>
 8000a04:	2d00      	cmp	r5, #0
 8000a06:	d11d      	bne.n	8000a44 <__lesf2+0x8c>
 8000a08:	2002      	movs	r0, #2
 8000a0a:	3b01      	subs	r3, #1
 8000a0c:	4018      	ands	r0, r3
 8000a0e:	3801      	subs	r0, #1
 8000a10:	e015      	b.n	8000a3e <__lesf2+0x86>
 8000a12:	2c00      	cmp	r4, #0
 8000a14:	d00e      	beq.n	8000a34 <__lesf2+0x7c>
 8000a16:	428b      	cmp	r3, r1
 8000a18:	d1e5      	bne.n	80009e6 <__lesf2+0x2e>
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	4290      	cmp	r0, r2
 8000a1e:	dc04      	bgt.n	8000a2a <__lesf2+0x72>
 8000a20:	42ac      	cmp	r4, r5
 8000a22:	d8e0      	bhi.n	80009e6 <__lesf2+0x2e>
 8000a24:	2000      	movs	r0, #0
 8000a26:	42ac      	cmp	r4, r5
 8000a28:	d209      	bcs.n	8000a3e <__lesf2+0x86>
 8000a2a:	1e58      	subs	r0, r3, #1
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	4398      	bics	r0, r3
 8000a30:	3001      	adds	r0, #1
 8000a32:	e004      	b.n	8000a3e <__lesf2+0x86>
 8000a34:	2301      	movs	r3, #1
 8000a36:	3901      	subs	r1, #1
 8000a38:	4399      	bics	r1, r3
 8000a3a:	0008      	movs	r0, r1
 8000a3c:	3001      	adds	r0, #1
 8000a3e:	bd30      	pop	{r4, r5, pc}
 8000a40:	2d00      	cmp	r5, #0
 8000a42:	d1d7      	bne.n	80009f4 <__lesf2+0x3c>
 8000a44:	428b      	cmp	r3, r1
 8000a46:	d1ce      	bne.n	80009e6 <__lesf2+0x2e>
 8000a48:	4282      	cmp	r2, r0
 8000a4a:	dde7      	ble.n	8000a1c <__lesf2+0x64>
 8000a4c:	2102      	movs	r1, #2
 8000a4e:	1e58      	subs	r0, r3, #1
 8000a50:	4008      	ands	r0, r1
 8000a52:	3801      	subs	r0, #1
 8000a54:	e7f3      	b.n	8000a3e <__lesf2+0x86>
 8000a56:	46c0      	nop			; (mov r8, r8)

08000a58 <__aeabi_fsub>:
 8000a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a5a:	4647      	mov	r7, r8
 8000a5c:	46ce      	mov	lr, r9
 8000a5e:	0044      	lsls	r4, r0, #1
 8000a60:	0fc2      	lsrs	r2, r0, #31
 8000a62:	b580      	push	{r7, lr}
 8000a64:	0247      	lsls	r7, r0, #9
 8000a66:	0248      	lsls	r0, r1, #9
 8000a68:	0a40      	lsrs	r0, r0, #9
 8000a6a:	4684      	mov	ip, r0
 8000a6c:	4666      	mov	r6, ip
 8000a6e:	0048      	lsls	r0, r1, #1
 8000a70:	0a7f      	lsrs	r7, r7, #9
 8000a72:	0e24      	lsrs	r4, r4, #24
 8000a74:	00f6      	lsls	r6, r6, #3
 8000a76:	0025      	movs	r5, r4
 8000a78:	4690      	mov	r8, r2
 8000a7a:	00fb      	lsls	r3, r7, #3
 8000a7c:	0e00      	lsrs	r0, r0, #24
 8000a7e:	0fc9      	lsrs	r1, r1, #31
 8000a80:	46b1      	mov	r9, r6
 8000a82:	28ff      	cmp	r0, #255	; 0xff
 8000a84:	d100      	bne.n	8000a88 <__aeabi_fsub+0x30>
 8000a86:	e085      	b.n	8000b94 <__aeabi_fsub+0x13c>
 8000a88:	2601      	movs	r6, #1
 8000a8a:	4071      	eors	r1, r6
 8000a8c:	1a26      	subs	r6, r4, r0
 8000a8e:	4291      	cmp	r1, r2
 8000a90:	d057      	beq.n	8000b42 <__aeabi_fsub+0xea>
 8000a92:	2e00      	cmp	r6, #0
 8000a94:	dd43      	ble.n	8000b1e <__aeabi_fsub+0xc6>
 8000a96:	2800      	cmp	r0, #0
 8000a98:	d000      	beq.n	8000a9c <__aeabi_fsub+0x44>
 8000a9a:	e07f      	b.n	8000b9c <__aeabi_fsub+0x144>
 8000a9c:	4649      	mov	r1, r9
 8000a9e:	2900      	cmp	r1, #0
 8000aa0:	d100      	bne.n	8000aa4 <__aeabi_fsub+0x4c>
 8000aa2:	e0aa      	b.n	8000bfa <__aeabi_fsub+0x1a2>
 8000aa4:	3e01      	subs	r6, #1
 8000aa6:	2e00      	cmp	r6, #0
 8000aa8:	d000      	beq.n	8000aac <__aeabi_fsub+0x54>
 8000aaa:	e0f7      	b.n	8000c9c <__aeabi_fsub+0x244>
 8000aac:	1a5b      	subs	r3, r3, r1
 8000aae:	015a      	lsls	r2, r3, #5
 8000ab0:	d400      	bmi.n	8000ab4 <__aeabi_fsub+0x5c>
 8000ab2:	e08b      	b.n	8000bcc <__aeabi_fsub+0x174>
 8000ab4:	019b      	lsls	r3, r3, #6
 8000ab6:	099c      	lsrs	r4, r3, #6
 8000ab8:	0020      	movs	r0, r4
 8000aba:	f001 ffb9 	bl	8002a30 <__clzsi2>
 8000abe:	3805      	subs	r0, #5
 8000ac0:	4084      	lsls	r4, r0
 8000ac2:	4285      	cmp	r5, r0
 8000ac4:	dd00      	ble.n	8000ac8 <__aeabi_fsub+0x70>
 8000ac6:	e0d3      	b.n	8000c70 <__aeabi_fsub+0x218>
 8000ac8:	1b45      	subs	r5, r0, r5
 8000aca:	0023      	movs	r3, r4
 8000acc:	2020      	movs	r0, #32
 8000ace:	3501      	adds	r5, #1
 8000ad0:	40eb      	lsrs	r3, r5
 8000ad2:	1b45      	subs	r5, r0, r5
 8000ad4:	40ac      	lsls	r4, r5
 8000ad6:	1e62      	subs	r2, r4, #1
 8000ad8:	4194      	sbcs	r4, r2
 8000ada:	4323      	orrs	r3, r4
 8000adc:	2407      	movs	r4, #7
 8000ade:	2500      	movs	r5, #0
 8000ae0:	401c      	ands	r4, r3
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	4641      	mov	r1, r8
 8000ae6:	400a      	ands	r2, r1
 8000ae8:	2c00      	cmp	r4, #0
 8000aea:	d004      	beq.n	8000af6 <__aeabi_fsub+0x9e>
 8000aec:	210f      	movs	r1, #15
 8000aee:	4019      	ands	r1, r3
 8000af0:	2904      	cmp	r1, #4
 8000af2:	d000      	beq.n	8000af6 <__aeabi_fsub+0x9e>
 8000af4:	3304      	adds	r3, #4
 8000af6:	0159      	lsls	r1, r3, #5
 8000af8:	d400      	bmi.n	8000afc <__aeabi_fsub+0xa4>
 8000afa:	e080      	b.n	8000bfe <__aeabi_fsub+0x1a6>
 8000afc:	3501      	adds	r5, #1
 8000afe:	b2ec      	uxtb	r4, r5
 8000b00:	2dff      	cmp	r5, #255	; 0xff
 8000b02:	d000      	beq.n	8000b06 <__aeabi_fsub+0xae>
 8000b04:	e0a3      	b.n	8000c4e <__aeabi_fsub+0x1f6>
 8000b06:	24ff      	movs	r4, #255	; 0xff
 8000b08:	2300      	movs	r3, #0
 8000b0a:	025b      	lsls	r3, r3, #9
 8000b0c:	05e4      	lsls	r4, r4, #23
 8000b0e:	0a58      	lsrs	r0, r3, #9
 8000b10:	07d2      	lsls	r2, r2, #31
 8000b12:	4320      	orrs	r0, r4
 8000b14:	4310      	orrs	r0, r2
 8000b16:	bc0c      	pop	{r2, r3}
 8000b18:	4690      	mov	r8, r2
 8000b1a:	4699      	mov	r9, r3
 8000b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b1e:	2e00      	cmp	r6, #0
 8000b20:	d174      	bne.n	8000c0c <__aeabi_fsub+0x1b4>
 8000b22:	1c60      	adds	r0, r4, #1
 8000b24:	b2c0      	uxtb	r0, r0
 8000b26:	2801      	cmp	r0, #1
 8000b28:	dc00      	bgt.n	8000b2c <__aeabi_fsub+0xd4>
 8000b2a:	e0a7      	b.n	8000c7c <__aeabi_fsub+0x224>
 8000b2c:	464a      	mov	r2, r9
 8000b2e:	1a9c      	subs	r4, r3, r2
 8000b30:	0162      	lsls	r2, r4, #5
 8000b32:	d500      	bpl.n	8000b36 <__aeabi_fsub+0xde>
 8000b34:	e0b6      	b.n	8000ca4 <__aeabi_fsub+0x24c>
 8000b36:	2c00      	cmp	r4, #0
 8000b38:	d1be      	bne.n	8000ab8 <__aeabi_fsub+0x60>
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2400      	movs	r4, #0
 8000b3e:	2300      	movs	r3, #0
 8000b40:	e7e3      	b.n	8000b0a <__aeabi_fsub+0xb2>
 8000b42:	2e00      	cmp	r6, #0
 8000b44:	dc00      	bgt.n	8000b48 <__aeabi_fsub+0xf0>
 8000b46:	e085      	b.n	8000c54 <__aeabi_fsub+0x1fc>
 8000b48:	2800      	cmp	r0, #0
 8000b4a:	d046      	beq.n	8000bda <__aeabi_fsub+0x182>
 8000b4c:	2cff      	cmp	r4, #255	; 0xff
 8000b4e:	d049      	beq.n	8000be4 <__aeabi_fsub+0x18c>
 8000b50:	2280      	movs	r2, #128	; 0x80
 8000b52:	4648      	mov	r0, r9
 8000b54:	04d2      	lsls	r2, r2, #19
 8000b56:	4310      	orrs	r0, r2
 8000b58:	4681      	mov	r9, r0
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	2e1b      	cmp	r6, #27
 8000b5e:	dc09      	bgt.n	8000b74 <__aeabi_fsub+0x11c>
 8000b60:	2020      	movs	r0, #32
 8000b62:	464c      	mov	r4, r9
 8000b64:	1b80      	subs	r0, r0, r6
 8000b66:	4084      	lsls	r4, r0
 8000b68:	464a      	mov	r2, r9
 8000b6a:	0020      	movs	r0, r4
 8000b6c:	40f2      	lsrs	r2, r6
 8000b6e:	1e44      	subs	r4, r0, #1
 8000b70:	41a0      	sbcs	r0, r4
 8000b72:	4302      	orrs	r2, r0
 8000b74:	189b      	adds	r3, r3, r2
 8000b76:	015a      	lsls	r2, r3, #5
 8000b78:	d528      	bpl.n	8000bcc <__aeabi_fsub+0x174>
 8000b7a:	3501      	adds	r5, #1
 8000b7c:	2dff      	cmp	r5, #255	; 0xff
 8000b7e:	d100      	bne.n	8000b82 <__aeabi_fsub+0x12a>
 8000b80:	e0a8      	b.n	8000cd4 <__aeabi_fsub+0x27c>
 8000b82:	2201      	movs	r2, #1
 8000b84:	2407      	movs	r4, #7
 8000b86:	4994      	ldr	r1, [pc, #592]	; (8000dd8 <__aeabi_fsub+0x380>)
 8000b88:	401a      	ands	r2, r3
 8000b8a:	085b      	lsrs	r3, r3, #1
 8000b8c:	400b      	ands	r3, r1
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	401c      	ands	r4, r3
 8000b92:	e7a6      	b.n	8000ae2 <__aeabi_fsub+0x8a>
 8000b94:	2e00      	cmp	r6, #0
 8000b96:	d000      	beq.n	8000b9a <__aeabi_fsub+0x142>
 8000b98:	e778      	b.n	8000a8c <__aeabi_fsub+0x34>
 8000b9a:	e775      	b.n	8000a88 <__aeabi_fsub+0x30>
 8000b9c:	2cff      	cmp	r4, #255	; 0xff
 8000b9e:	d054      	beq.n	8000c4a <__aeabi_fsub+0x1f2>
 8000ba0:	2280      	movs	r2, #128	; 0x80
 8000ba2:	4649      	mov	r1, r9
 8000ba4:	04d2      	lsls	r2, r2, #19
 8000ba6:	4311      	orrs	r1, r2
 8000ba8:	4689      	mov	r9, r1
 8000baa:	2201      	movs	r2, #1
 8000bac:	2e1b      	cmp	r6, #27
 8000bae:	dc09      	bgt.n	8000bc4 <__aeabi_fsub+0x16c>
 8000bb0:	2120      	movs	r1, #32
 8000bb2:	4648      	mov	r0, r9
 8000bb4:	1b89      	subs	r1, r1, r6
 8000bb6:	4088      	lsls	r0, r1
 8000bb8:	464a      	mov	r2, r9
 8000bba:	0001      	movs	r1, r0
 8000bbc:	40f2      	lsrs	r2, r6
 8000bbe:	1e48      	subs	r0, r1, #1
 8000bc0:	4181      	sbcs	r1, r0
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	1a9b      	subs	r3, r3, r2
 8000bc6:	015a      	lsls	r2, r3, #5
 8000bc8:	d500      	bpl.n	8000bcc <__aeabi_fsub+0x174>
 8000bca:	e773      	b.n	8000ab4 <__aeabi_fsub+0x5c>
 8000bcc:	2201      	movs	r2, #1
 8000bce:	4641      	mov	r1, r8
 8000bd0:	400a      	ands	r2, r1
 8000bd2:	0759      	lsls	r1, r3, #29
 8000bd4:	d000      	beq.n	8000bd8 <__aeabi_fsub+0x180>
 8000bd6:	e789      	b.n	8000aec <__aeabi_fsub+0x94>
 8000bd8:	e011      	b.n	8000bfe <__aeabi_fsub+0x1a6>
 8000bda:	4648      	mov	r0, r9
 8000bdc:	2800      	cmp	r0, #0
 8000bde:	d158      	bne.n	8000c92 <__aeabi_fsub+0x23a>
 8000be0:	2cff      	cmp	r4, #255	; 0xff
 8000be2:	d10c      	bne.n	8000bfe <__aeabi_fsub+0x1a6>
 8000be4:	08db      	lsrs	r3, r3, #3
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d100      	bne.n	8000bec <__aeabi_fsub+0x194>
 8000bea:	e78c      	b.n	8000b06 <__aeabi_fsub+0xae>
 8000bec:	2080      	movs	r0, #128	; 0x80
 8000bee:	03c0      	lsls	r0, r0, #15
 8000bf0:	4303      	orrs	r3, r0
 8000bf2:	025b      	lsls	r3, r3, #9
 8000bf4:	0a5b      	lsrs	r3, r3, #9
 8000bf6:	24ff      	movs	r4, #255	; 0xff
 8000bf8:	e787      	b.n	8000b0a <__aeabi_fsub+0xb2>
 8000bfa:	2cff      	cmp	r4, #255	; 0xff
 8000bfc:	d025      	beq.n	8000c4a <__aeabi_fsub+0x1f2>
 8000bfe:	08db      	lsrs	r3, r3, #3
 8000c00:	2dff      	cmp	r5, #255	; 0xff
 8000c02:	d0f0      	beq.n	8000be6 <__aeabi_fsub+0x18e>
 8000c04:	025b      	lsls	r3, r3, #9
 8000c06:	0a5b      	lsrs	r3, r3, #9
 8000c08:	b2ec      	uxtb	r4, r5
 8000c0a:	e77e      	b.n	8000b0a <__aeabi_fsub+0xb2>
 8000c0c:	2c00      	cmp	r4, #0
 8000c0e:	d04d      	beq.n	8000cac <__aeabi_fsub+0x254>
 8000c10:	28ff      	cmp	r0, #255	; 0xff
 8000c12:	d018      	beq.n	8000c46 <__aeabi_fsub+0x1ee>
 8000c14:	2480      	movs	r4, #128	; 0x80
 8000c16:	04e4      	lsls	r4, r4, #19
 8000c18:	4272      	negs	r2, r6
 8000c1a:	4323      	orrs	r3, r4
 8000c1c:	2a1b      	cmp	r2, #27
 8000c1e:	dd00      	ble.n	8000c22 <__aeabi_fsub+0x1ca>
 8000c20:	e0c4      	b.n	8000dac <__aeabi_fsub+0x354>
 8000c22:	001c      	movs	r4, r3
 8000c24:	2520      	movs	r5, #32
 8000c26:	40d4      	lsrs	r4, r2
 8000c28:	1aaa      	subs	r2, r5, r2
 8000c2a:	4093      	lsls	r3, r2
 8000c2c:	1e5a      	subs	r2, r3, #1
 8000c2e:	4193      	sbcs	r3, r2
 8000c30:	4323      	orrs	r3, r4
 8000c32:	464a      	mov	r2, r9
 8000c34:	0005      	movs	r5, r0
 8000c36:	1ad3      	subs	r3, r2, r3
 8000c38:	4688      	mov	r8, r1
 8000c3a:	e738      	b.n	8000aae <__aeabi_fsub+0x56>
 8000c3c:	1c72      	adds	r2, r6, #1
 8000c3e:	d0f8      	beq.n	8000c32 <__aeabi_fsub+0x1da>
 8000c40:	43f2      	mvns	r2, r6
 8000c42:	28ff      	cmp	r0, #255	; 0xff
 8000c44:	d1ea      	bne.n	8000c1c <__aeabi_fsub+0x1c4>
 8000c46:	000a      	movs	r2, r1
 8000c48:	464b      	mov	r3, r9
 8000c4a:	25ff      	movs	r5, #255	; 0xff
 8000c4c:	e7d7      	b.n	8000bfe <__aeabi_fsub+0x1a6>
 8000c4e:	019b      	lsls	r3, r3, #6
 8000c50:	0a5b      	lsrs	r3, r3, #9
 8000c52:	e75a      	b.n	8000b0a <__aeabi_fsub+0xb2>
 8000c54:	2e00      	cmp	r6, #0
 8000c56:	d141      	bne.n	8000cdc <__aeabi_fsub+0x284>
 8000c58:	1c65      	adds	r5, r4, #1
 8000c5a:	b2e9      	uxtb	r1, r5
 8000c5c:	2901      	cmp	r1, #1
 8000c5e:	dd45      	ble.n	8000cec <__aeabi_fsub+0x294>
 8000c60:	2dff      	cmp	r5, #255	; 0xff
 8000c62:	d100      	bne.n	8000c66 <__aeabi_fsub+0x20e>
 8000c64:	e74f      	b.n	8000b06 <__aeabi_fsub+0xae>
 8000c66:	2407      	movs	r4, #7
 8000c68:	444b      	add	r3, r9
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	401c      	ands	r4, r3
 8000c6e:	e738      	b.n	8000ae2 <__aeabi_fsub+0x8a>
 8000c70:	2207      	movs	r2, #7
 8000c72:	4b5a      	ldr	r3, [pc, #360]	; (8000ddc <__aeabi_fsub+0x384>)
 8000c74:	1a2d      	subs	r5, r5, r0
 8000c76:	4023      	ands	r3, r4
 8000c78:	4014      	ands	r4, r2
 8000c7a:	e732      	b.n	8000ae2 <__aeabi_fsub+0x8a>
 8000c7c:	2c00      	cmp	r4, #0
 8000c7e:	d11d      	bne.n	8000cbc <__aeabi_fsub+0x264>
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d17a      	bne.n	8000d7a <__aeabi_fsub+0x322>
 8000c84:	464b      	mov	r3, r9
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d100      	bne.n	8000c8c <__aeabi_fsub+0x234>
 8000c8a:	e091      	b.n	8000db0 <__aeabi_fsub+0x358>
 8000c8c:	000a      	movs	r2, r1
 8000c8e:	2500      	movs	r5, #0
 8000c90:	e7b5      	b.n	8000bfe <__aeabi_fsub+0x1a6>
 8000c92:	3e01      	subs	r6, #1
 8000c94:	2e00      	cmp	r6, #0
 8000c96:	d119      	bne.n	8000ccc <__aeabi_fsub+0x274>
 8000c98:	444b      	add	r3, r9
 8000c9a:	e76c      	b.n	8000b76 <__aeabi_fsub+0x11e>
 8000c9c:	2cff      	cmp	r4, #255	; 0xff
 8000c9e:	d184      	bne.n	8000baa <__aeabi_fsub+0x152>
 8000ca0:	25ff      	movs	r5, #255	; 0xff
 8000ca2:	e7ac      	b.n	8000bfe <__aeabi_fsub+0x1a6>
 8000ca4:	464a      	mov	r2, r9
 8000ca6:	4688      	mov	r8, r1
 8000ca8:	1ad4      	subs	r4, r2, r3
 8000caa:	e705      	b.n	8000ab8 <__aeabi_fsub+0x60>
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d1c5      	bne.n	8000c3c <__aeabi_fsub+0x1e4>
 8000cb0:	000a      	movs	r2, r1
 8000cb2:	28ff      	cmp	r0, #255	; 0xff
 8000cb4:	d0c8      	beq.n	8000c48 <__aeabi_fsub+0x1f0>
 8000cb6:	0005      	movs	r5, r0
 8000cb8:	464b      	mov	r3, r9
 8000cba:	e7a0      	b.n	8000bfe <__aeabi_fsub+0x1a6>
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d149      	bne.n	8000d54 <__aeabi_fsub+0x2fc>
 8000cc0:	464b      	mov	r3, r9
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d077      	beq.n	8000db6 <__aeabi_fsub+0x35e>
 8000cc6:	000a      	movs	r2, r1
 8000cc8:	25ff      	movs	r5, #255	; 0xff
 8000cca:	e798      	b.n	8000bfe <__aeabi_fsub+0x1a6>
 8000ccc:	2cff      	cmp	r4, #255	; 0xff
 8000cce:	d000      	beq.n	8000cd2 <__aeabi_fsub+0x27a>
 8000cd0:	e743      	b.n	8000b5a <__aeabi_fsub+0x102>
 8000cd2:	e787      	b.n	8000be4 <__aeabi_fsub+0x18c>
 8000cd4:	000a      	movs	r2, r1
 8000cd6:	24ff      	movs	r4, #255	; 0xff
 8000cd8:	2300      	movs	r3, #0
 8000cda:	e716      	b.n	8000b0a <__aeabi_fsub+0xb2>
 8000cdc:	2c00      	cmp	r4, #0
 8000cde:	d115      	bne.n	8000d0c <__aeabi_fsub+0x2b4>
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d157      	bne.n	8000d94 <__aeabi_fsub+0x33c>
 8000ce4:	28ff      	cmp	r0, #255	; 0xff
 8000ce6:	d1e6      	bne.n	8000cb6 <__aeabi_fsub+0x25e>
 8000ce8:	464b      	mov	r3, r9
 8000cea:	e77b      	b.n	8000be4 <__aeabi_fsub+0x18c>
 8000cec:	2c00      	cmp	r4, #0
 8000cee:	d120      	bne.n	8000d32 <__aeabi_fsub+0x2da>
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d057      	beq.n	8000da4 <__aeabi_fsub+0x34c>
 8000cf4:	4649      	mov	r1, r9
 8000cf6:	2900      	cmp	r1, #0
 8000cf8:	d053      	beq.n	8000da2 <__aeabi_fsub+0x34a>
 8000cfa:	444b      	add	r3, r9
 8000cfc:	015a      	lsls	r2, r3, #5
 8000cfe:	d568      	bpl.n	8000dd2 <__aeabi_fsub+0x37a>
 8000d00:	2407      	movs	r4, #7
 8000d02:	4a36      	ldr	r2, [pc, #216]	; (8000ddc <__aeabi_fsub+0x384>)
 8000d04:	401c      	ands	r4, r3
 8000d06:	2501      	movs	r5, #1
 8000d08:	4013      	ands	r3, r2
 8000d0a:	e6ea      	b.n	8000ae2 <__aeabi_fsub+0x8a>
 8000d0c:	28ff      	cmp	r0, #255	; 0xff
 8000d0e:	d0eb      	beq.n	8000ce8 <__aeabi_fsub+0x290>
 8000d10:	2280      	movs	r2, #128	; 0x80
 8000d12:	04d2      	lsls	r2, r2, #19
 8000d14:	4276      	negs	r6, r6
 8000d16:	4313      	orrs	r3, r2
 8000d18:	2e1b      	cmp	r6, #27
 8000d1a:	dc53      	bgt.n	8000dc4 <__aeabi_fsub+0x36c>
 8000d1c:	2520      	movs	r5, #32
 8000d1e:	1bad      	subs	r5, r5, r6
 8000d20:	001a      	movs	r2, r3
 8000d22:	40ab      	lsls	r3, r5
 8000d24:	40f2      	lsrs	r2, r6
 8000d26:	1e5c      	subs	r4, r3, #1
 8000d28:	41a3      	sbcs	r3, r4
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	444b      	add	r3, r9
 8000d2e:	0005      	movs	r5, r0
 8000d30:	e721      	b.n	8000b76 <__aeabi_fsub+0x11e>
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d0d8      	beq.n	8000ce8 <__aeabi_fsub+0x290>
 8000d36:	4649      	mov	r1, r9
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d100      	bne.n	8000d3e <__aeabi_fsub+0x2e6>
 8000d3c:	e752      	b.n	8000be4 <__aeabi_fsub+0x18c>
 8000d3e:	2180      	movs	r1, #128	; 0x80
 8000d40:	03c9      	lsls	r1, r1, #15
 8000d42:	420f      	tst	r7, r1
 8000d44:	d100      	bne.n	8000d48 <__aeabi_fsub+0x2f0>
 8000d46:	e74d      	b.n	8000be4 <__aeabi_fsub+0x18c>
 8000d48:	4660      	mov	r0, ip
 8000d4a:	4208      	tst	r0, r1
 8000d4c:	d000      	beq.n	8000d50 <__aeabi_fsub+0x2f8>
 8000d4e:	e749      	b.n	8000be4 <__aeabi_fsub+0x18c>
 8000d50:	464b      	mov	r3, r9
 8000d52:	e747      	b.n	8000be4 <__aeabi_fsub+0x18c>
 8000d54:	4648      	mov	r0, r9
 8000d56:	25ff      	movs	r5, #255	; 0xff
 8000d58:	2800      	cmp	r0, #0
 8000d5a:	d100      	bne.n	8000d5e <__aeabi_fsub+0x306>
 8000d5c:	e74f      	b.n	8000bfe <__aeabi_fsub+0x1a6>
 8000d5e:	2280      	movs	r2, #128	; 0x80
 8000d60:	03d2      	lsls	r2, r2, #15
 8000d62:	4217      	tst	r7, r2
 8000d64:	d004      	beq.n	8000d70 <__aeabi_fsub+0x318>
 8000d66:	4660      	mov	r0, ip
 8000d68:	4210      	tst	r0, r2
 8000d6a:	d101      	bne.n	8000d70 <__aeabi_fsub+0x318>
 8000d6c:	464b      	mov	r3, r9
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2201      	movs	r2, #1
 8000d72:	4641      	mov	r1, r8
 8000d74:	25ff      	movs	r5, #255	; 0xff
 8000d76:	400a      	ands	r2, r1
 8000d78:	e741      	b.n	8000bfe <__aeabi_fsub+0x1a6>
 8000d7a:	4648      	mov	r0, r9
 8000d7c:	2800      	cmp	r0, #0
 8000d7e:	d01f      	beq.n	8000dc0 <__aeabi_fsub+0x368>
 8000d80:	1a1a      	subs	r2, r3, r0
 8000d82:	0150      	lsls	r0, r2, #5
 8000d84:	d520      	bpl.n	8000dc8 <__aeabi_fsub+0x370>
 8000d86:	464a      	mov	r2, r9
 8000d88:	2407      	movs	r4, #7
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	401c      	ands	r4, r3
 8000d8e:	4688      	mov	r8, r1
 8000d90:	2500      	movs	r5, #0
 8000d92:	e6a6      	b.n	8000ae2 <__aeabi_fsub+0x8a>
 8000d94:	1c74      	adds	r4, r6, #1
 8000d96:	d0c9      	beq.n	8000d2c <__aeabi_fsub+0x2d4>
 8000d98:	43f6      	mvns	r6, r6
 8000d9a:	28ff      	cmp	r0, #255	; 0xff
 8000d9c:	d1bc      	bne.n	8000d18 <__aeabi_fsub+0x2c0>
 8000d9e:	464b      	mov	r3, r9
 8000da0:	e720      	b.n	8000be4 <__aeabi_fsub+0x18c>
 8000da2:	4699      	mov	r9, r3
 8000da4:	464b      	mov	r3, r9
 8000da6:	2500      	movs	r5, #0
 8000da8:	08db      	lsrs	r3, r3, #3
 8000daa:	e72b      	b.n	8000c04 <__aeabi_fsub+0x1ac>
 8000dac:	2301      	movs	r3, #1
 8000dae:	e740      	b.n	8000c32 <__aeabi_fsub+0x1da>
 8000db0:	2200      	movs	r2, #0
 8000db2:	2300      	movs	r3, #0
 8000db4:	e6a9      	b.n	8000b0a <__aeabi_fsub+0xb2>
 8000db6:	2380      	movs	r3, #128	; 0x80
 8000db8:	2200      	movs	r2, #0
 8000dba:	03db      	lsls	r3, r3, #15
 8000dbc:	24ff      	movs	r4, #255	; 0xff
 8000dbe:	e6a4      	b.n	8000b0a <__aeabi_fsub+0xb2>
 8000dc0:	2500      	movs	r5, #0
 8000dc2:	e71c      	b.n	8000bfe <__aeabi_fsub+0x1a6>
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	e7b1      	b.n	8000d2c <__aeabi_fsub+0x2d4>
 8000dc8:	2a00      	cmp	r2, #0
 8000dca:	d0f1      	beq.n	8000db0 <__aeabi_fsub+0x358>
 8000dcc:	0013      	movs	r3, r2
 8000dce:	2500      	movs	r5, #0
 8000dd0:	e6fc      	b.n	8000bcc <__aeabi_fsub+0x174>
 8000dd2:	2500      	movs	r5, #0
 8000dd4:	e6fa      	b.n	8000bcc <__aeabi_fsub+0x174>
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	7dffffff 	.word	0x7dffffff
 8000ddc:	fbffffff 	.word	0xfbffffff

08000de0 <__aeabi_f2iz>:
 8000de0:	0241      	lsls	r1, r0, #9
 8000de2:	0042      	lsls	r2, r0, #1
 8000de4:	0fc3      	lsrs	r3, r0, #31
 8000de6:	0a49      	lsrs	r1, r1, #9
 8000de8:	0e12      	lsrs	r2, r2, #24
 8000dea:	2000      	movs	r0, #0
 8000dec:	2a7e      	cmp	r2, #126	; 0x7e
 8000dee:	d90d      	bls.n	8000e0c <__aeabi_f2iz+0x2c>
 8000df0:	2a9d      	cmp	r2, #157	; 0x9d
 8000df2:	d80c      	bhi.n	8000e0e <__aeabi_f2iz+0x2e>
 8000df4:	2080      	movs	r0, #128	; 0x80
 8000df6:	0400      	lsls	r0, r0, #16
 8000df8:	4301      	orrs	r1, r0
 8000dfa:	2a95      	cmp	r2, #149	; 0x95
 8000dfc:	dc0a      	bgt.n	8000e14 <__aeabi_f2iz+0x34>
 8000dfe:	2096      	movs	r0, #150	; 0x96
 8000e00:	1a82      	subs	r2, r0, r2
 8000e02:	40d1      	lsrs	r1, r2
 8000e04:	4248      	negs	r0, r1
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d100      	bne.n	8000e0c <__aeabi_f2iz+0x2c>
 8000e0a:	0008      	movs	r0, r1
 8000e0c:	4770      	bx	lr
 8000e0e:	4a03      	ldr	r2, [pc, #12]	; (8000e1c <__aeabi_f2iz+0x3c>)
 8000e10:	1898      	adds	r0, r3, r2
 8000e12:	e7fb      	b.n	8000e0c <__aeabi_f2iz+0x2c>
 8000e14:	3a96      	subs	r2, #150	; 0x96
 8000e16:	4091      	lsls	r1, r2
 8000e18:	e7f4      	b.n	8000e04 <__aeabi_f2iz+0x24>
 8000e1a:	46c0      	nop			; (mov r8, r8)
 8000e1c:	7fffffff 	.word	0x7fffffff

08000e20 <__aeabi_i2f>:
 8000e20:	b570      	push	{r4, r5, r6, lr}
 8000e22:	2800      	cmp	r0, #0
 8000e24:	d03d      	beq.n	8000ea2 <__aeabi_i2f+0x82>
 8000e26:	17c3      	asrs	r3, r0, #31
 8000e28:	18c5      	adds	r5, r0, r3
 8000e2a:	405d      	eors	r5, r3
 8000e2c:	0fc4      	lsrs	r4, r0, #31
 8000e2e:	0028      	movs	r0, r5
 8000e30:	f001 fdfe 	bl	8002a30 <__clzsi2>
 8000e34:	229e      	movs	r2, #158	; 0x9e
 8000e36:	1a12      	subs	r2, r2, r0
 8000e38:	2a96      	cmp	r2, #150	; 0x96
 8000e3a:	dc07      	bgt.n	8000e4c <__aeabi_i2f+0x2c>
 8000e3c:	b2d2      	uxtb	r2, r2
 8000e3e:	2808      	cmp	r0, #8
 8000e40:	dd33      	ble.n	8000eaa <__aeabi_i2f+0x8a>
 8000e42:	3808      	subs	r0, #8
 8000e44:	4085      	lsls	r5, r0
 8000e46:	0268      	lsls	r0, r5, #9
 8000e48:	0a40      	lsrs	r0, r0, #9
 8000e4a:	e023      	b.n	8000e94 <__aeabi_i2f+0x74>
 8000e4c:	2a99      	cmp	r2, #153	; 0x99
 8000e4e:	dd0b      	ble.n	8000e68 <__aeabi_i2f+0x48>
 8000e50:	2305      	movs	r3, #5
 8000e52:	0029      	movs	r1, r5
 8000e54:	1a1b      	subs	r3, r3, r0
 8000e56:	40d9      	lsrs	r1, r3
 8000e58:	0003      	movs	r3, r0
 8000e5a:	331b      	adds	r3, #27
 8000e5c:	409d      	lsls	r5, r3
 8000e5e:	002b      	movs	r3, r5
 8000e60:	1e5d      	subs	r5, r3, #1
 8000e62:	41ab      	sbcs	r3, r5
 8000e64:	4319      	orrs	r1, r3
 8000e66:	000d      	movs	r5, r1
 8000e68:	2805      	cmp	r0, #5
 8000e6a:	dd01      	ble.n	8000e70 <__aeabi_i2f+0x50>
 8000e6c:	1f43      	subs	r3, r0, #5
 8000e6e:	409d      	lsls	r5, r3
 8000e70:	002b      	movs	r3, r5
 8000e72:	490f      	ldr	r1, [pc, #60]	; (8000eb0 <__aeabi_i2f+0x90>)
 8000e74:	400b      	ands	r3, r1
 8000e76:	076e      	lsls	r6, r5, #29
 8000e78:	d009      	beq.n	8000e8e <__aeabi_i2f+0x6e>
 8000e7a:	260f      	movs	r6, #15
 8000e7c:	4035      	ands	r5, r6
 8000e7e:	2d04      	cmp	r5, #4
 8000e80:	d005      	beq.n	8000e8e <__aeabi_i2f+0x6e>
 8000e82:	3304      	adds	r3, #4
 8000e84:	015d      	lsls	r5, r3, #5
 8000e86:	d502      	bpl.n	8000e8e <__aeabi_i2f+0x6e>
 8000e88:	229f      	movs	r2, #159	; 0x9f
 8000e8a:	400b      	ands	r3, r1
 8000e8c:	1a12      	subs	r2, r2, r0
 8000e8e:	019b      	lsls	r3, r3, #6
 8000e90:	0a58      	lsrs	r0, r3, #9
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	0240      	lsls	r0, r0, #9
 8000e96:	05d2      	lsls	r2, r2, #23
 8000e98:	0a40      	lsrs	r0, r0, #9
 8000e9a:	07e4      	lsls	r4, r4, #31
 8000e9c:	4310      	orrs	r0, r2
 8000e9e:	4320      	orrs	r0, r4
 8000ea0:	bd70      	pop	{r4, r5, r6, pc}
 8000ea2:	2400      	movs	r4, #0
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2000      	movs	r0, #0
 8000ea8:	e7f4      	b.n	8000e94 <__aeabi_i2f+0x74>
 8000eaa:	0268      	lsls	r0, r5, #9
 8000eac:	0a40      	lsrs	r0, r0, #9
 8000eae:	e7f1      	b.n	8000e94 <__aeabi_i2f+0x74>
 8000eb0:	fbffffff 	.word	0xfbffffff

08000eb4 <__aeabi_dadd>:
 8000eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eb6:	464f      	mov	r7, r9
 8000eb8:	4646      	mov	r6, r8
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	000c      	movs	r4, r1
 8000ebe:	0309      	lsls	r1, r1, #12
 8000ec0:	b5c0      	push	{r6, r7, lr}
 8000ec2:	0a49      	lsrs	r1, r1, #9
 8000ec4:	0f47      	lsrs	r7, r0, #29
 8000ec6:	005e      	lsls	r6, r3, #1
 8000ec8:	4339      	orrs	r1, r7
 8000eca:	031f      	lsls	r7, r3, #12
 8000ecc:	0fdb      	lsrs	r3, r3, #31
 8000ece:	469c      	mov	ip, r3
 8000ed0:	0065      	lsls	r5, r4, #1
 8000ed2:	0a7b      	lsrs	r3, r7, #9
 8000ed4:	0f57      	lsrs	r7, r2, #29
 8000ed6:	431f      	orrs	r7, r3
 8000ed8:	0d6d      	lsrs	r5, r5, #21
 8000eda:	0fe4      	lsrs	r4, r4, #31
 8000edc:	0d76      	lsrs	r6, r6, #21
 8000ede:	46a1      	mov	r9, r4
 8000ee0:	00c0      	lsls	r0, r0, #3
 8000ee2:	46b8      	mov	r8, r7
 8000ee4:	00d2      	lsls	r2, r2, #3
 8000ee6:	1bab      	subs	r3, r5, r6
 8000ee8:	4564      	cmp	r4, ip
 8000eea:	d07b      	beq.n	8000fe4 <__aeabi_dadd+0x130>
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	dd5f      	ble.n	8000fb0 <__aeabi_dadd+0xfc>
 8000ef0:	2e00      	cmp	r6, #0
 8000ef2:	d000      	beq.n	8000ef6 <__aeabi_dadd+0x42>
 8000ef4:	e0a4      	b.n	8001040 <__aeabi_dadd+0x18c>
 8000ef6:	003e      	movs	r6, r7
 8000ef8:	4316      	orrs	r6, r2
 8000efa:	d100      	bne.n	8000efe <__aeabi_dadd+0x4a>
 8000efc:	e112      	b.n	8001124 <__aeabi_dadd+0x270>
 8000efe:	1e5e      	subs	r6, r3, #1
 8000f00:	2e00      	cmp	r6, #0
 8000f02:	d000      	beq.n	8000f06 <__aeabi_dadd+0x52>
 8000f04:	e19e      	b.n	8001244 <__aeabi_dadd+0x390>
 8000f06:	1a87      	subs	r7, r0, r2
 8000f08:	4643      	mov	r3, r8
 8000f0a:	42b8      	cmp	r0, r7
 8000f0c:	4180      	sbcs	r0, r0
 8000f0e:	2501      	movs	r5, #1
 8000f10:	1ac9      	subs	r1, r1, r3
 8000f12:	4240      	negs	r0, r0
 8000f14:	1a09      	subs	r1, r1, r0
 8000f16:	020b      	lsls	r3, r1, #8
 8000f18:	d400      	bmi.n	8000f1c <__aeabi_dadd+0x68>
 8000f1a:	e131      	b.n	8001180 <__aeabi_dadd+0x2cc>
 8000f1c:	0249      	lsls	r1, r1, #9
 8000f1e:	0a4e      	lsrs	r6, r1, #9
 8000f20:	2e00      	cmp	r6, #0
 8000f22:	d100      	bne.n	8000f26 <__aeabi_dadd+0x72>
 8000f24:	e16e      	b.n	8001204 <__aeabi_dadd+0x350>
 8000f26:	0030      	movs	r0, r6
 8000f28:	f001 fd82 	bl	8002a30 <__clzsi2>
 8000f2c:	0003      	movs	r3, r0
 8000f2e:	3b08      	subs	r3, #8
 8000f30:	2b1f      	cmp	r3, #31
 8000f32:	dd00      	ble.n	8000f36 <__aeabi_dadd+0x82>
 8000f34:	e161      	b.n	80011fa <__aeabi_dadd+0x346>
 8000f36:	2220      	movs	r2, #32
 8000f38:	0039      	movs	r1, r7
 8000f3a:	1ad2      	subs	r2, r2, r3
 8000f3c:	409e      	lsls	r6, r3
 8000f3e:	40d1      	lsrs	r1, r2
 8000f40:	409f      	lsls	r7, r3
 8000f42:	430e      	orrs	r6, r1
 8000f44:	429d      	cmp	r5, r3
 8000f46:	dd00      	ble.n	8000f4a <__aeabi_dadd+0x96>
 8000f48:	e151      	b.n	80011ee <__aeabi_dadd+0x33a>
 8000f4a:	1b5d      	subs	r5, r3, r5
 8000f4c:	1c6b      	adds	r3, r5, #1
 8000f4e:	2b1f      	cmp	r3, #31
 8000f50:	dd00      	ble.n	8000f54 <__aeabi_dadd+0xa0>
 8000f52:	e17c      	b.n	800124e <__aeabi_dadd+0x39a>
 8000f54:	2120      	movs	r1, #32
 8000f56:	1ac9      	subs	r1, r1, r3
 8000f58:	003d      	movs	r5, r7
 8000f5a:	0030      	movs	r0, r6
 8000f5c:	408f      	lsls	r7, r1
 8000f5e:	4088      	lsls	r0, r1
 8000f60:	40dd      	lsrs	r5, r3
 8000f62:	1e79      	subs	r1, r7, #1
 8000f64:	418f      	sbcs	r7, r1
 8000f66:	0031      	movs	r1, r6
 8000f68:	2207      	movs	r2, #7
 8000f6a:	4328      	orrs	r0, r5
 8000f6c:	40d9      	lsrs	r1, r3
 8000f6e:	2500      	movs	r5, #0
 8000f70:	4307      	orrs	r7, r0
 8000f72:	403a      	ands	r2, r7
 8000f74:	2a00      	cmp	r2, #0
 8000f76:	d009      	beq.n	8000f8c <__aeabi_dadd+0xd8>
 8000f78:	230f      	movs	r3, #15
 8000f7a:	403b      	ands	r3, r7
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d005      	beq.n	8000f8c <__aeabi_dadd+0xd8>
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	42bb      	cmp	r3, r7
 8000f84:	41bf      	sbcs	r7, r7
 8000f86:	427f      	negs	r7, r7
 8000f88:	19c9      	adds	r1, r1, r7
 8000f8a:	001f      	movs	r7, r3
 8000f8c:	020b      	lsls	r3, r1, #8
 8000f8e:	d400      	bmi.n	8000f92 <__aeabi_dadd+0xde>
 8000f90:	e226      	b.n	80013e0 <__aeabi_dadd+0x52c>
 8000f92:	1c6a      	adds	r2, r5, #1
 8000f94:	4bc6      	ldr	r3, [pc, #792]	; (80012b0 <__aeabi_dadd+0x3fc>)
 8000f96:	0555      	lsls	r5, r2, #21
 8000f98:	0d6d      	lsrs	r5, r5, #21
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_dadd+0xec>
 8000f9e:	e106      	b.n	80011ae <__aeabi_dadd+0x2fa>
 8000fa0:	4ac4      	ldr	r2, [pc, #784]	; (80012b4 <__aeabi_dadd+0x400>)
 8000fa2:	08ff      	lsrs	r7, r7, #3
 8000fa4:	400a      	ands	r2, r1
 8000fa6:	0753      	lsls	r3, r2, #29
 8000fa8:	0252      	lsls	r2, r2, #9
 8000faa:	433b      	orrs	r3, r7
 8000fac:	0b12      	lsrs	r2, r2, #12
 8000fae:	e08e      	b.n	80010ce <__aeabi_dadd+0x21a>
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d000      	beq.n	8000fb6 <__aeabi_dadd+0x102>
 8000fb4:	e0b8      	b.n	8001128 <__aeabi_dadd+0x274>
 8000fb6:	1c6b      	adds	r3, r5, #1
 8000fb8:	055b      	lsls	r3, r3, #21
 8000fba:	0d5b      	lsrs	r3, r3, #21
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	dc00      	bgt.n	8000fc2 <__aeabi_dadd+0x10e>
 8000fc0:	e130      	b.n	8001224 <__aeabi_dadd+0x370>
 8000fc2:	1a87      	subs	r7, r0, r2
 8000fc4:	4643      	mov	r3, r8
 8000fc6:	42b8      	cmp	r0, r7
 8000fc8:	41b6      	sbcs	r6, r6
 8000fca:	1acb      	subs	r3, r1, r3
 8000fcc:	4276      	negs	r6, r6
 8000fce:	1b9e      	subs	r6, r3, r6
 8000fd0:	0233      	lsls	r3, r6, #8
 8000fd2:	d500      	bpl.n	8000fd6 <__aeabi_dadd+0x122>
 8000fd4:	e14c      	b.n	8001270 <__aeabi_dadd+0x3bc>
 8000fd6:	003b      	movs	r3, r7
 8000fd8:	4333      	orrs	r3, r6
 8000fda:	d1a1      	bne.n	8000f20 <__aeabi_dadd+0x6c>
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2400      	movs	r4, #0
 8000fe0:	2500      	movs	r5, #0
 8000fe2:	e070      	b.n	80010c6 <__aeabi_dadd+0x212>
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	dc00      	bgt.n	8000fea <__aeabi_dadd+0x136>
 8000fe8:	e0e5      	b.n	80011b6 <__aeabi_dadd+0x302>
 8000fea:	2e00      	cmp	r6, #0
 8000fec:	d100      	bne.n	8000ff0 <__aeabi_dadd+0x13c>
 8000fee:	e083      	b.n	80010f8 <__aeabi_dadd+0x244>
 8000ff0:	4eaf      	ldr	r6, [pc, #700]	; (80012b0 <__aeabi_dadd+0x3fc>)
 8000ff2:	42b5      	cmp	r5, r6
 8000ff4:	d060      	beq.n	80010b8 <__aeabi_dadd+0x204>
 8000ff6:	2680      	movs	r6, #128	; 0x80
 8000ff8:	0436      	lsls	r6, r6, #16
 8000ffa:	4337      	orrs	r7, r6
 8000ffc:	46b8      	mov	r8, r7
 8000ffe:	2b38      	cmp	r3, #56	; 0x38
 8001000:	dc00      	bgt.n	8001004 <__aeabi_dadd+0x150>
 8001002:	e13e      	b.n	8001282 <__aeabi_dadd+0x3ce>
 8001004:	4643      	mov	r3, r8
 8001006:	4313      	orrs	r3, r2
 8001008:	001f      	movs	r7, r3
 800100a:	1e7a      	subs	r2, r7, #1
 800100c:	4197      	sbcs	r7, r2
 800100e:	183f      	adds	r7, r7, r0
 8001010:	4287      	cmp	r7, r0
 8001012:	4180      	sbcs	r0, r0
 8001014:	4240      	negs	r0, r0
 8001016:	1809      	adds	r1, r1, r0
 8001018:	020b      	lsls	r3, r1, #8
 800101a:	d400      	bmi.n	800101e <__aeabi_dadd+0x16a>
 800101c:	e0b0      	b.n	8001180 <__aeabi_dadd+0x2cc>
 800101e:	4ba4      	ldr	r3, [pc, #656]	; (80012b0 <__aeabi_dadd+0x3fc>)
 8001020:	3501      	adds	r5, #1
 8001022:	429d      	cmp	r5, r3
 8001024:	d100      	bne.n	8001028 <__aeabi_dadd+0x174>
 8001026:	e0c3      	b.n	80011b0 <__aeabi_dadd+0x2fc>
 8001028:	4aa2      	ldr	r2, [pc, #648]	; (80012b4 <__aeabi_dadd+0x400>)
 800102a:	087b      	lsrs	r3, r7, #1
 800102c:	400a      	ands	r2, r1
 800102e:	2101      	movs	r1, #1
 8001030:	400f      	ands	r7, r1
 8001032:	431f      	orrs	r7, r3
 8001034:	0851      	lsrs	r1, r2, #1
 8001036:	07d3      	lsls	r3, r2, #31
 8001038:	2207      	movs	r2, #7
 800103a:	431f      	orrs	r7, r3
 800103c:	403a      	ands	r2, r7
 800103e:	e799      	b.n	8000f74 <__aeabi_dadd+0xc0>
 8001040:	4e9b      	ldr	r6, [pc, #620]	; (80012b0 <__aeabi_dadd+0x3fc>)
 8001042:	42b5      	cmp	r5, r6
 8001044:	d038      	beq.n	80010b8 <__aeabi_dadd+0x204>
 8001046:	2680      	movs	r6, #128	; 0x80
 8001048:	0436      	lsls	r6, r6, #16
 800104a:	4337      	orrs	r7, r6
 800104c:	46b8      	mov	r8, r7
 800104e:	2b38      	cmp	r3, #56	; 0x38
 8001050:	dd00      	ble.n	8001054 <__aeabi_dadd+0x1a0>
 8001052:	e0dc      	b.n	800120e <__aeabi_dadd+0x35a>
 8001054:	2b1f      	cmp	r3, #31
 8001056:	dc00      	bgt.n	800105a <__aeabi_dadd+0x1a6>
 8001058:	e130      	b.n	80012bc <__aeabi_dadd+0x408>
 800105a:	001e      	movs	r6, r3
 800105c:	4647      	mov	r7, r8
 800105e:	3e20      	subs	r6, #32
 8001060:	40f7      	lsrs	r7, r6
 8001062:	46bc      	mov	ip, r7
 8001064:	2b20      	cmp	r3, #32
 8001066:	d004      	beq.n	8001072 <__aeabi_dadd+0x1be>
 8001068:	2640      	movs	r6, #64	; 0x40
 800106a:	1af3      	subs	r3, r6, r3
 800106c:	4646      	mov	r6, r8
 800106e:	409e      	lsls	r6, r3
 8001070:	4332      	orrs	r2, r6
 8001072:	0017      	movs	r7, r2
 8001074:	4663      	mov	r3, ip
 8001076:	1e7a      	subs	r2, r7, #1
 8001078:	4197      	sbcs	r7, r2
 800107a:	431f      	orrs	r7, r3
 800107c:	e0cc      	b.n	8001218 <__aeabi_dadd+0x364>
 800107e:	2b00      	cmp	r3, #0
 8001080:	d100      	bne.n	8001084 <__aeabi_dadd+0x1d0>
 8001082:	e204      	b.n	800148e <__aeabi_dadd+0x5da>
 8001084:	4643      	mov	r3, r8
 8001086:	4313      	orrs	r3, r2
 8001088:	d100      	bne.n	800108c <__aeabi_dadd+0x1d8>
 800108a:	e159      	b.n	8001340 <__aeabi_dadd+0x48c>
 800108c:	074b      	lsls	r3, r1, #29
 800108e:	08c0      	lsrs	r0, r0, #3
 8001090:	4318      	orrs	r0, r3
 8001092:	2380      	movs	r3, #128	; 0x80
 8001094:	08c9      	lsrs	r1, r1, #3
 8001096:	031b      	lsls	r3, r3, #12
 8001098:	4219      	tst	r1, r3
 800109a:	d008      	beq.n	80010ae <__aeabi_dadd+0x1fa>
 800109c:	4645      	mov	r5, r8
 800109e:	08ed      	lsrs	r5, r5, #3
 80010a0:	421d      	tst	r5, r3
 80010a2:	d104      	bne.n	80010ae <__aeabi_dadd+0x1fa>
 80010a4:	4643      	mov	r3, r8
 80010a6:	08d0      	lsrs	r0, r2, #3
 80010a8:	0759      	lsls	r1, r3, #29
 80010aa:	4308      	orrs	r0, r1
 80010ac:	0029      	movs	r1, r5
 80010ae:	0f42      	lsrs	r2, r0, #29
 80010b0:	00c9      	lsls	r1, r1, #3
 80010b2:	4d7f      	ldr	r5, [pc, #508]	; (80012b0 <__aeabi_dadd+0x3fc>)
 80010b4:	4311      	orrs	r1, r2
 80010b6:	00c0      	lsls	r0, r0, #3
 80010b8:	074b      	lsls	r3, r1, #29
 80010ba:	08ca      	lsrs	r2, r1, #3
 80010bc:	497c      	ldr	r1, [pc, #496]	; (80012b0 <__aeabi_dadd+0x3fc>)
 80010be:	08c0      	lsrs	r0, r0, #3
 80010c0:	4303      	orrs	r3, r0
 80010c2:	428d      	cmp	r5, r1
 80010c4:	d068      	beq.n	8001198 <__aeabi_dadd+0x2e4>
 80010c6:	0312      	lsls	r2, r2, #12
 80010c8:	056d      	lsls	r5, r5, #21
 80010ca:	0b12      	lsrs	r2, r2, #12
 80010cc:	0d6d      	lsrs	r5, r5, #21
 80010ce:	2100      	movs	r1, #0
 80010d0:	0312      	lsls	r2, r2, #12
 80010d2:	0018      	movs	r0, r3
 80010d4:	0b13      	lsrs	r3, r2, #12
 80010d6:	0d0a      	lsrs	r2, r1, #20
 80010d8:	0512      	lsls	r2, r2, #20
 80010da:	431a      	orrs	r2, r3
 80010dc:	4b76      	ldr	r3, [pc, #472]	; (80012b8 <__aeabi_dadd+0x404>)
 80010de:	052d      	lsls	r5, r5, #20
 80010e0:	4013      	ands	r3, r2
 80010e2:	432b      	orrs	r3, r5
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	07e4      	lsls	r4, r4, #31
 80010e8:	085b      	lsrs	r3, r3, #1
 80010ea:	4323      	orrs	r3, r4
 80010ec:	0019      	movs	r1, r3
 80010ee:	bc1c      	pop	{r2, r3, r4}
 80010f0:	4690      	mov	r8, r2
 80010f2:	4699      	mov	r9, r3
 80010f4:	46a2      	mov	sl, r4
 80010f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010f8:	003e      	movs	r6, r7
 80010fa:	4316      	orrs	r6, r2
 80010fc:	d012      	beq.n	8001124 <__aeabi_dadd+0x270>
 80010fe:	1e5e      	subs	r6, r3, #1
 8001100:	2e00      	cmp	r6, #0
 8001102:	d000      	beq.n	8001106 <__aeabi_dadd+0x252>
 8001104:	e100      	b.n	8001308 <__aeabi_dadd+0x454>
 8001106:	1887      	adds	r7, r0, r2
 8001108:	4287      	cmp	r7, r0
 800110a:	4180      	sbcs	r0, r0
 800110c:	4441      	add	r1, r8
 800110e:	4240      	negs	r0, r0
 8001110:	1809      	adds	r1, r1, r0
 8001112:	2501      	movs	r5, #1
 8001114:	020b      	lsls	r3, r1, #8
 8001116:	d533      	bpl.n	8001180 <__aeabi_dadd+0x2cc>
 8001118:	2502      	movs	r5, #2
 800111a:	e785      	b.n	8001028 <__aeabi_dadd+0x174>
 800111c:	4664      	mov	r4, ip
 800111e:	0033      	movs	r3, r6
 8001120:	4641      	mov	r1, r8
 8001122:	0010      	movs	r0, r2
 8001124:	001d      	movs	r5, r3
 8001126:	e7c7      	b.n	80010b8 <__aeabi_dadd+0x204>
 8001128:	2d00      	cmp	r5, #0
 800112a:	d000      	beq.n	800112e <__aeabi_dadd+0x27a>
 800112c:	e0da      	b.n	80012e4 <__aeabi_dadd+0x430>
 800112e:	000c      	movs	r4, r1
 8001130:	4304      	orrs	r4, r0
 8001132:	d0f3      	beq.n	800111c <__aeabi_dadd+0x268>
 8001134:	1c5c      	adds	r4, r3, #1
 8001136:	d100      	bne.n	800113a <__aeabi_dadd+0x286>
 8001138:	e19f      	b.n	800147a <__aeabi_dadd+0x5c6>
 800113a:	4c5d      	ldr	r4, [pc, #372]	; (80012b0 <__aeabi_dadd+0x3fc>)
 800113c:	42a6      	cmp	r6, r4
 800113e:	d100      	bne.n	8001142 <__aeabi_dadd+0x28e>
 8001140:	e12f      	b.n	80013a2 <__aeabi_dadd+0x4ee>
 8001142:	43db      	mvns	r3, r3
 8001144:	2b38      	cmp	r3, #56	; 0x38
 8001146:	dd00      	ble.n	800114a <__aeabi_dadd+0x296>
 8001148:	e166      	b.n	8001418 <__aeabi_dadd+0x564>
 800114a:	2b1f      	cmp	r3, #31
 800114c:	dd00      	ble.n	8001150 <__aeabi_dadd+0x29c>
 800114e:	e183      	b.n	8001458 <__aeabi_dadd+0x5a4>
 8001150:	2420      	movs	r4, #32
 8001152:	0005      	movs	r5, r0
 8001154:	1ae4      	subs	r4, r4, r3
 8001156:	000f      	movs	r7, r1
 8001158:	40dd      	lsrs	r5, r3
 800115a:	40d9      	lsrs	r1, r3
 800115c:	40a0      	lsls	r0, r4
 800115e:	4643      	mov	r3, r8
 8001160:	40a7      	lsls	r7, r4
 8001162:	1a5b      	subs	r3, r3, r1
 8001164:	1e44      	subs	r4, r0, #1
 8001166:	41a0      	sbcs	r0, r4
 8001168:	4698      	mov	r8, r3
 800116a:	432f      	orrs	r7, r5
 800116c:	4338      	orrs	r0, r7
 800116e:	1a17      	subs	r7, r2, r0
 8001170:	42ba      	cmp	r2, r7
 8001172:	4192      	sbcs	r2, r2
 8001174:	4643      	mov	r3, r8
 8001176:	4252      	negs	r2, r2
 8001178:	1a99      	subs	r1, r3, r2
 800117a:	4664      	mov	r4, ip
 800117c:	0035      	movs	r5, r6
 800117e:	e6ca      	b.n	8000f16 <__aeabi_dadd+0x62>
 8001180:	2207      	movs	r2, #7
 8001182:	403a      	ands	r2, r7
 8001184:	2a00      	cmp	r2, #0
 8001186:	d000      	beq.n	800118a <__aeabi_dadd+0x2d6>
 8001188:	e6f6      	b.n	8000f78 <__aeabi_dadd+0xc4>
 800118a:	074b      	lsls	r3, r1, #29
 800118c:	08ca      	lsrs	r2, r1, #3
 800118e:	4948      	ldr	r1, [pc, #288]	; (80012b0 <__aeabi_dadd+0x3fc>)
 8001190:	08ff      	lsrs	r7, r7, #3
 8001192:	433b      	orrs	r3, r7
 8001194:	428d      	cmp	r5, r1
 8001196:	d196      	bne.n	80010c6 <__aeabi_dadd+0x212>
 8001198:	0019      	movs	r1, r3
 800119a:	4311      	orrs	r1, r2
 800119c:	d100      	bne.n	80011a0 <__aeabi_dadd+0x2ec>
 800119e:	e19e      	b.n	80014de <__aeabi_dadd+0x62a>
 80011a0:	2180      	movs	r1, #128	; 0x80
 80011a2:	0309      	lsls	r1, r1, #12
 80011a4:	430a      	orrs	r2, r1
 80011a6:	0312      	lsls	r2, r2, #12
 80011a8:	0b12      	lsrs	r2, r2, #12
 80011aa:	4d41      	ldr	r5, [pc, #260]	; (80012b0 <__aeabi_dadd+0x3fc>)
 80011ac:	e78f      	b.n	80010ce <__aeabi_dadd+0x21a>
 80011ae:	0015      	movs	r5, r2
 80011b0:	2200      	movs	r2, #0
 80011b2:	2300      	movs	r3, #0
 80011b4:	e78b      	b.n	80010ce <__aeabi_dadd+0x21a>
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d000      	beq.n	80011bc <__aeabi_dadd+0x308>
 80011ba:	e0c7      	b.n	800134c <__aeabi_dadd+0x498>
 80011bc:	1c6b      	adds	r3, r5, #1
 80011be:	055f      	lsls	r7, r3, #21
 80011c0:	0d7f      	lsrs	r7, r7, #21
 80011c2:	2f01      	cmp	r7, #1
 80011c4:	dc00      	bgt.n	80011c8 <__aeabi_dadd+0x314>
 80011c6:	e0f1      	b.n	80013ac <__aeabi_dadd+0x4f8>
 80011c8:	4d39      	ldr	r5, [pc, #228]	; (80012b0 <__aeabi_dadd+0x3fc>)
 80011ca:	42ab      	cmp	r3, r5
 80011cc:	d100      	bne.n	80011d0 <__aeabi_dadd+0x31c>
 80011ce:	e0b9      	b.n	8001344 <__aeabi_dadd+0x490>
 80011d0:	1885      	adds	r5, r0, r2
 80011d2:	000a      	movs	r2, r1
 80011d4:	4285      	cmp	r5, r0
 80011d6:	4189      	sbcs	r1, r1
 80011d8:	4442      	add	r2, r8
 80011da:	4249      	negs	r1, r1
 80011dc:	1851      	adds	r1, r2, r1
 80011de:	2207      	movs	r2, #7
 80011e0:	07cf      	lsls	r7, r1, #31
 80011e2:	086d      	lsrs	r5, r5, #1
 80011e4:	432f      	orrs	r7, r5
 80011e6:	0849      	lsrs	r1, r1, #1
 80011e8:	403a      	ands	r2, r7
 80011ea:	001d      	movs	r5, r3
 80011ec:	e6c2      	b.n	8000f74 <__aeabi_dadd+0xc0>
 80011ee:	2207      	movs	r2, #7
 80011f0:	4930      	ldr	r1, [pc, #192]	; (80012b4 <__aeabi_dadd+0x400>)
 80011f2:	1aed      	subs	r5, r5, r3
 80011f4:	4031      	ands	r1, r6
 80011f6:	403a      	ands	r2, r7
 80011f8:	e6bc      	b.n	8000f74 <__aeabi_dadd+0xc0>
 80011fa:	003e      	movs	r6, r7
 80011fc:	3828      	subs	r0, #40	; 0x28
 80011fe:	4086      	lsls	r6, r0
 8001200:	2700      	movs	r7, #0
 8001202:	e69f      	b.n	8000f44 <__aeabi_dadd+0x90>
 8001204:	0038      	movs	r0, r7
 8001206:	f001 fc13 	bl	8002a30 <__clzsi2>
 800120a:	3020      	adds	r0, #32
 800120c:	e68e      	b.n	8000f2c <__aeabi_dadd+0x78>
 800120e:	4643      	mov	r3, r8
 8001210:	4313      	orrs	r3, r2
 8001212:	001f      	movs	r7, r3
 8001214:	1e7a      	subs	r2, r7, #1
 8001216:	4197      	sbcs	r7, r2
 8001218:	1bc7      	subs	r7, r0, r7
 800121a:	42b8      	cmp	r0, r7
 800121c:	4180      	sbcs	r0, r0
 800121e:	4240      	negs	r0, r0
 8001220:	1a09      	subs	r1, r1, r0
 8001222:	e678      	b.n	8000f16 <__aeabi_dadd+0x62>
 8001224:	000e      	movs	r6, r1
 8001226:	003b      	movs	r3, r7
 8001228:	4306      	orrs	r6, r0
 800122a:	4313      	orrs	r3, r2
 800122c:	2d00      	cmp	r5, #0
 800122e:	d161      	bne.n	80012f4 <__aeabi_dadd+0x440>
 8001230:	2e00      	cmp	r6, #0
 8001232:	d000      	beq.n	8001236 <__aeabi_dadd+0x382>
 8001234:	e0f4      	b.n	8001420 <__aeabi_dadd+0x56c>
 8001236:	2b00      	cmp	r3, #0
 8001238:	d100      	bne.n	800123c <__aeabi_dadd+0x388>
 800123a:	e11b      	b.n	8001474 <__aeabi_dadd+0x5c0>
 800123c:	4664      	mov	r4, ip
 800123e:	0039      	movs	r1, r7
 8001240:	0010      	movs	r0, r2
 8001242:	e739      	b.n	80010b8 <__aeabi_dadd+0x204>
 8001244:	4f1a      	ldr	r7, [pc, #104]	; (80012b0 <__aeabi_dadd+0x3fc>)
 8001246:	42bb      	cmp	r3, r7
 8001248:	d07a      	beq.n	8001340 <__aeabi_dadd+0x48c>
 800124a:	0033      	movs	r3, r6
 800124c:	e6ff      	b.n	800104e <__aeabi_dadd+0x19a>
 800124e:	0030      	movs	r0, r6
 8001250:	3d1f      	subs	r5, #31
 8001252:	40e8      	lsrs	r0, r5
 8001254:	2b20      	cmp	r3, #32
 8001256:	d003      	beq.n	8001260 <__aeabi_dadd+0x3ac>
 8001258:	2140      	movs	r1, #64	; 0x40
 800125a:	1acb      	subs	r3, r1, r3
 800125c:	409e      	lsls	r6, r3
 800125e:	4337      	orrs	r7, r6
 8001260:	1e7b      	subs	r3, r7, #1
 8001262:	419f      	sbcs	r7, r3
 8001264:	2207      	movs	r2, #7
 8001266:	4307      	orrs	r7, r0
 8001268:	403a      	ands	r2, r7
 800126a:	2100      	movs	r1, #0
 800126c:	2500      	movs	r5, #0
 800126e:	e789      	b.n	8001184 <__aeabi_dadd+0x2d0>
 8001270:	1a17      	subs	r7, r2, r0
 8001272:	4643      	mov	r3, r8
 8001274:	42ba      	cmp	r2, r7
 8001276:	41b6      	sbcs	r6, r6
 8001278:	1a59      	subs	r1, r3, r1
 800127a:	4276      	negs	r6, r6
 800127c:	1b8e      	subs	r6, r1, r6
 800127e:	4664      	mov	r4, ip
 8001280:	e64e      	b.n	8000f20 <__aeabi_dadd+0x6c>
 8001282:	2b1f      	cmp	r3, #31
 8001284:	dd00      	ble.n	8001288 <__aeabi_dadd+0x3d4>
 8001286:	e0ad      	b.n	80013e4 <__aeabi_dadd+0x530>
 8001288:	2620      	movs	r6, #32
 800128a:	4647      	mov	r7, r8
 800128c:	1af6      	subs	r6, r6, r3
 800128e:	40b7      	lsls	r7, r6
 8001290:	46b9      	mov	r9, r7
 8001292:	0017      	movs	r7, r2
 8001294:	46b2      	mov	sl, r6
 8001296:	40df      	lsrs	r7, r3
 8001298:	464e      	mov	r6, r9
 800129a:	433e      	orrs	r6, r7
 800129c:	0037      	movs	r7, r6
 800129e:	4656      	mov	r6, sl
 80012a0:	40b2      	lsls	r2, r6
 80012a2:	1e56      	subs	r6, r2, #1
 80012a4:	41b2      	sbcs	r2, r6
 80012a6:	4317      	orrs	r7, r2
 80012a8:	4642      	mov	r2, r8
 80012aa:	40da      	lsrs	r2, r3
 80012ac:	1889      	adds	r1, r1, r2
 80012ae:	e6ae      	b.n	800100e <__aeabi_dadd+0x15a>
 80012b0:	000007ff 	.word	0x000007ff
 80012b4:	ff7fffff 	.word	0xff7fffff
 80012b8:	800fffff 	.word	0x800fffff
 80012bc:	2620      	movs	r6, #32
 80012be:	4647      	mov	r7, r8
 80012c0:	1af6      	subs	r6, r6, r3
 80012c2:	40b7      	lsls	r7, r6
 80012c4:	46b9      	mov	r9, r7
 80012c6:	0017      	movs	r7, r2
 80012c8:	46b2      	mov	sl, r6
 80012ca:	40df      	lsrs	r7, r3
 80012cc:	464e      	mov	r6, r9
 80012ce:	433e      	orrs	r6, r7
 80012d0:	0037      	movs	r7, r6
 80012d2:	4656      	mov	r6, sl
 80012d4:	40b2      	lsls	r2, r6
 80012d6:	1e56      	subs	r6, r2, #1
 80012d8:	41b2      	sbcs	r2, r6
 80012da:	4317      	orrs	r7, r2
 80012dc:	4642      	mov	r2, r8
 80012de:	40da      	lsrs	r2, r3
 80012e0:	1a89      	subs	r1, r1, r2
 80012e2:	e799      	b.n	8001218 <__aeabi_dadd+0x364>
 80012e4:	4c7f      	ldr	r4, [pc, #508]	; (80014e4 <__aeabi_dadd+0x630>)
 80012e6:	42a6      	cmp	r6, r4
 80012e8:	d05b      	beq.n	80013a2 <__aeabi_dadd+0x4ee>
 80012ea:	2480      	movs	r4, #128	; 0x80
 80012ec:	0424      	lsls	r4, r4, #16
 80012ee:	425b      	negs	r3, r3
 80012f0:	4321      	orrs	r1, r4
 80012f2:	e727      	b.n	8001144 <__aeabi_dadd+0x290>
 80012f4:	2e00      	cmp	r6, #0
 80012f6:	d10c      	bne.n	8001312 <__aeabi_dadd+0x45e>
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d100      	bne.n	80012fe <__aeabi_dadd+0x44a>
 80012fc:	e0cb      	b.n	8001496 <__aeabi_dadd+0x5e2>
 80012fe:	4664      	mov	r4, ip
 8001300:	0039      	movs	r1, r7
 8001302:	0010      	movs	r0, r2
 8001304:	4d77      	ldr	r5, [pc, #476]	; (80014e4 <__aeabi_dadd+0x630>)
 8001306:	e6d7      	b.n	80010b8 <__aeabi_dadd+0x204>
 8001308:	4f76      	ldr	r7, [pc, #472]	; (80014e4 <__aeabi_dadd+0x630>)
 800130a:	42bb      	cmp	r3, r7
 800130c:	d018      	beq.n	8001340 <__aeabi_dadd+0x48c>
 800130e:	0033      	movs	r3, r6
 8001310:	e675      	b.n	8000ffe <__aeabi_dadd+0x14a>
 8001312:	2b00      	cmp	r3, #0
 8001314:	d014      	beq.n	8001340 <__aeabi_dadd+0x48c>
 8001316:	074b      	lsls	r3, r1, #29
 8001318:	08c0      	lsrs	r0, r0, #3
 800131a:	4318      	orrs	r0, r3
 800131c:	2380      	movs	r3, #128	; 0x80
 800131e:	08c9      	lsrs	r1, r1, #3
 8001320:	031b      	lsls	r3, r3, #12
 8001322:	4219      	tst	r1, r3
 8001324:	d007      	beq.n	8001336 <__aeabi_dadd+0x482>
 8001326:	08fc      	lsrs	r4, r7, #3
 8001328:	421c      	tst	r4, r3
 800132a:	d104      	bne.n	8001336 <__aeabi_dadd+0x482>
 800132c:	0779      	lsls	r1, r7, #29
 800132e:	08d0      	lsrs	r0, r2, #3
 8001330:	4308      	orrs	r0, r1
 8001332:	46e1      	mov	r9, ip
 8001334:	0021      	movs	r1, r4
 8001336:	464c      	mov	r4, r9
 8001338:	0f42      	lsrs	r2, r0, #29
 800133a:	00c9      	lsls	r1, r1, #3
 800133c:	4311      	orrs	r1, r2
 800133e:	00c0      	lsls	r0, r0, #3
 8001340:	4d68      	ldr	r5, [pc, #416]	; (80014e4 <__aeabi_dadd+0x630>)
 8001342:	e6b9      	b.n	80010b8 <__aeabi_dadd+0x204>
 8001344:	001d      	movs	r5, r3
 8001346:	2200      	movs	r2, #0
 8001348:	2300      	movs	r3, #0
 800134a:	e6c0      	b.n	80010ce <__aeabi_dadd+0x21a>
 800134c:	2d00      	cmp	r5, #0
 800134e:	d15b      	bne.n	8001408 <__aeabi_dadd+0x554>
 8001350:	000d      	movs	r5, r1
 8001352:	4305      	orrs	r5, r0
 8001354:	d100      	bne.n	8001358 <__aeabi_dadd+0x4a4>
 8001356:	e6e2      	b.n	800111e <__aeabi_dadd+0x26a>
 8001358:	1c5d      	adds	r5, r3, #1
 800135a:	d100      	bne.n	800135e <__aeabi_dadd+0x4aa>
 800135c:	e0b0      	b.n	80014c0 <__aeabi_dadd+0x60c>
 800135e:	4d61      	ldr	r5, [pc, #388]	; (80014e4 <__aeabi_dadd+0x630>)
 8001360:	42ae      	cmp	r6, r5
 8001362:	d01f      	beq.n	80013a4 <__aeabi_dadd+0x4f0>
 8001364:	43db      	mvns	r3, r3
 8001366:	2b38      	cmp	r3, #56	; 0x38
 8001368:	dc71      	bgt.n	800144e <__aeabi_dadd+0x59a>
 800136a:	2b1f      	cmp	r3, #31
 800136c:	dd00      	ble.n	8001370 <__aeabi_dadd+0x4bc>
 800136e:	e096      	b.n	800149e <__aeabi_dadd+0x5ea>
 8001370:	2520      	movs	r5, #32
 8001372:	000f      	movs	r7, r1
 8001374:	1aed      	subs	r5, r5, r3
 8001376:	40af      	lsls	r7, r5
 8001378:	46b9      	mov	r9, r7
 800137a:	0007      	movs	r7, r0
 800137c:	46aa      	mov	sl, r5
 800137e:	40df      	lsrs	r7, r3
 8001380:	464d      	mov	r5, r9
 8001382:	433d      	orrs	r5, r7
 8001384:	002f      	movs	r7, r5
 8001386:	4655      	mov	r5, sl
 8001388:	40a8      	lsls	r0, r5
 800138a:	40d9      	lsrs	r1, r3
 800138c:	1e45      	subs	r5, r0, #1
 800138e:	41a8      	sbcs	r0, r5
 8001390:	4488      	add	r8, r1
 8001392:	4307      	orrs	r7, r0
 8001394:	18bf      	adds	r7, r7, r2
 8001396:	4297      	cmp	r7, r2
 8001398:	4192      	sbcs	r2, r2
 800139a:	4251      	negs	r1, r2
 800139c:	4441      	add	r1, r8
 800139e:	0035      	movs	r5, r6
 80013a0:	e63a      	b.n	8001018 <__aeabi_dadd+0x164>
 80013a2:	4664      	mov	r4, ip
 80013a4:	0035      	movs	r5, r6
 80013a6:	4641      	mov	r1, r8
 80013a8:	0010      	movs	r0, r2
 80013aa:	e685      	b.n	80010b8 <__aeabi_dadd+0x204>
 80013ac:	000b      	movs	r3, r1
 80013ae:	4303      	orrs	r3, r0
 80013b0:	2d00      	cmp	r5, #0
 80013b2:	d000      	beq.n	80013b6 <__aeabi_dadd+0x502>
 80013b4:	e663      	b.n	800107e <__aeabi_dadd+0x1ca>
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d0f5      	beq.n	80013a6 <__aeabi_dadd+0x4f2>
 80013ba:	4643      	mov	r3, r8
 80013bc:	4313      	orrs	r3, r2
 80013be:	d100      	bne.n	80013c2 <__aeabi_dadd+0x50e>
 80013c0:	e67a      	b.n	80010b8 <__aeabi_dadd+0x204>
 80013c2:	1887      	adds	r7, r0, r2
 80013c4:	4287      	cmp	r7, r0
 80013c6:	4180      	sbcs	r0, r0
 80013c8:	2207      	movs	r2, #7
 80013ca:	4441      	add	r1, r8
 80013cc:	4240      	negs	r0, r0
 80013ce:	1809      	adds	r1, r1, r0
 80013d0:	403a      	ands	r2, r7
 80013d2:	020b      	lsls	r3, r1, #8
 80013d4:	d400      	bmi.n	80013d8 <__aeabi_dadd+0x524>
 80013d6:	e6d5      	b.n	8001184 <__aeabi_dadd+0x2d0>
 80013d8:	4b43      	ldr	r3, [pc, #268]	; (80014e8 <__aeabi_dadd+0x634>)
 80013da:	3501      	adds	r5, #1
 80013dc:	4019      	ands	r1, r3
 80013de:	e5c9      	b.n	8000f74 <__aeabi_dadd+0xc0>
 80013e0:	0038      	movs	r0, r7
 80013e2:	e669      	b.n	80010b8 <__aeabi_dadd+0x204>
 80013e4:	001e      	movs	r6, r3
 80013e6:	4647      	mov	r7, r8
 80013e8:	3e20      	subs	r6, #32
 80013ea:	40f7      	lsrs	r7, r6
 80013ec:	46bc      	mov	ip, r7
 80013ee:	2b20      	cmp	r3, #32
 80013f0:	d004      	beq.n	80013fc <__aeabi_dadd+0x548>
 80013f2:	2640      	movs	r6, #64	; 0x40
 80013f4:	1af3      	subs	r3, r6, r3
 80013f6:	4646      	mov	r6, r8
 80013f8:	409e      	lsls	r6, r3
 80013fa:	4332      	orrs	r2, r6
 80013fc:	0017      	movs	r7, r2
 80013fe:	4663      	mov	r3, ip
 8001400:	1e7a      	subs	r2, r7, #1
 8001402:	4197      	sbcs	r7, r2
 8001404:	431f      	orrs	r7, r3
 8001406:	e602      	b.n	800100e <__aeabi_dadd+0x15a>
 8001408:	4d36      	ldr	r5, [pc, #216]	; (80014e4 <__aeabi_dadd+0x630>)
 800140a:	42ae      	cmp	r6, r5
 800140c:	d0ca      	beq.n	80013a4 <__aeabi_dadd+0x4f0>
 800140e:	2580      	movs	r5, #128	; 0x80
 8001410:	042d      	lsls	r5, r5, #16
 8001412:	425b      	negs	r3, r3
 8001414:	4329      	orrs	r1, r5
 8001416:	e7a6      	b.n	8001366 <__aeabi_dadd+0x4b2>
 8001418:	4308      	orrs	r0, r1
 800141a:	1e41      	subs	r1, r0, #1
 800141c:	4188      	sbcs	r0, r1
 800141e:	e6a6      	b.n	800116e <__aeabi_dadd+0x2ba>
 8001420:	2b00      	cmp	r3, #0
 8001422:	d100      	bne.n	8001426 <__aeabi_dadd+0x572>
 8001424:	e648      	b.n	80010b8 <__aeabi_dadd+0x204>
 8001426:	1a87      	subs	r7, r0, r2
 8001428:	4643      	mov	r3, r8
 800142a:	42b8      	cmp	r0, r7
 800142c:	41b6      	sbcs	r6, r6
 800142e:	1acb      	subs	r3, r1, r3
 8001430:	4276      	negs	r6, r6
 8001432:	1b9e      	subs	r6, r3, r6
 8001434:	0233      	lsls	r3, r6, #8
 8001436:	d54b      	bpl.n	80014d0 <__aeabi_dadd+0x61c>
 8001438:	1a17      	subs	r7, r2, r0
 800143a:	4643      	mov	r3, r8
 800143c:	42ba      	cmp	r2, r7
 800143e:	4192      	sbcs	r2, r2
 8001440:	1a59      	subs	r1, r3, r1
 8001442:	4252      	negs	r2, r2
 8001444:	1a89      	subs	r1, r1, r2
 8001446:	2207      	movs	r2, #7
 8001448:	4664      	mov	r4, ip
 800144a:	403a      	ands	r2, r7
 800144c:	e592      	b.n	8000f74 <__aeabi_dadd+0xc0>
 800144e:	4301      	orrs	r1, r0
 8001450:	000f      	movs	r7, r1
 8001452:	1e79      	subs	r1, r7, #1
 8001454:	418f      	sbcs	r7, r1
 8001456:	e79d      	b.n	8001394 <__aeabi_dadd+0x4e0>
 8001458:	001c      	movs	r4, r3
 800145a:	000f      	movs	r7, r1
 800145c:	3c20      	subs	r4, #32
 800145e:	40e7      	lsrs	r7, r4
 8001460:	2b20      	cmp	r3, #32
 8001462:	d003      	beq.n	800146c <__aeabi_dadd+0x5b8>
 8001464:	2440      	movs	r4, #64	; 0x40
 8001466:	1ae3      	subs	r3, r4, r3
 8001468:	4099      	lsls	r1, r3
 800146a:	4308      	orrs	r0, r1
 800146c:	1e41      	subs	r1, r0, #1
 800146e:	4188      	sbcs	r0, r1
 8001470:	4338      	orrs	r0, r7
 8001472:	e67c      	b.n	800116e <__aeabi_dadd+0x2ba>
 8001474:	2200      	movs	r2, #0
 8001476:	2400      	movs	r4, #0
 8001478:	e625      	b.n	80010c6 <__aeabi_dadd+0x212>
 800147a:	1a17      	subs	r7, r2, r0
 800147c:	4643      	mov	r3, r8
 800147e:	42ba      	cmp	r2, r7
 8001480:	4192      	sbcs	r2, r2
 8001482:	1a59      	subs	r1, r3, r1
 8001484:	4252      	negs	r2, r2
 8001486:	1a89      	subs	r1, r1, r2
 8001488:	4664      	mov	r4, ip
 800148a:	0035      	movs	r5, r6
 800148c:	e543      	b.n	8000f16 <__aeabi_dadd+0x62>
 800148e:	4641      	mov	r1, r8
 8001490:	0010      	movs	r0, r2
 8001492:	4d14      	ldr	r5, [pc, #80]	; (80014e4 <__aeabi_dadd+0x630>)
 8001494:	e610      	b.n	80010b8 <__aeabi_dadd+0x204>
 8001496:	2280      	movs	r2, #128	; 0x80
 8001498:	2400      	movs	r4, #0
 800149a:	0312      	lsls	r2, r2, #12
 800149c:	e680      	b.n	80011a0 <__aeabi_dadd+0x2ec>
 800149e:	001d      	movs	r5, r3
 80014a0:	000f      	movs	r7, r1
 80014a2:	3d20      	subs	r5, #32
 80014a4:	40ef      	lsrs	r7, r5
 80014a6:	46bc      	mov	ip, r7
 80014a8:	2b20      	cmp	r3, #32
 80014aa:	d003      	beq.n	80014b4 <__aeabi_dadd+0x600>
 80014ac:	2540      	movs	r5, #64	; 0x40
 80014ae:	1aeb      	subs	r3, r5, r3
 80014b0:	4099      	lsls	r1, r3
 80014b2:	4308      	orrs	r0, r1
 80014b4:	0007      	movs	r7, r0
 80014b6:	4663      	mov	r3, ip
 80014b8:	1e78      	subs	r0, r7, #1
 80014ba:	4187      	sbcs	r7, r0
 80014bc:	431f      	orrs	r7, r3
 80014be:	e769      	b.n	8001394 <__aeabi_dadd+0x4e0>
 80014c0:	1887      	adds	r7, r0, r2
 80014c2:	4297      	cmp	r7, r2
 80014c4:	419b      	sbcs	r3, r3
 80014c6:	4441      	add	r1, r8
 80014c8:	425b      	negs	r3, r3
 80014ca:	18c9      	adds	r1, r1, r3
 80014cc:	0035      	movs	r5, r6
 80014ce:	e5a3      	b.n	8001018 <__aeabi_dadd+0x164>
 80014d0:	003b      	movs	r3, r7
 80014d2:	4333      	orrs	r3, r6
 80014d4:	d0ce      	beq.n	8001474 <__aeabi_dadd+0x5c0>
 80014d6:	2207      	movs	r2, #7
 80014d8:	0031      	movs	r1, r6
 80014da:	403a      	ands	r2, r7
 80014dc:	e652      	b.n	8001184 <__aeabi_dadd+0x2d0>
 80014de:	2300      	movs	r3, #0
 80014e0:	001a      	movs	r2, r3
 80014e2:	e5f4      	b.n	80010ce <__aeabi_dadd+0x21a>
 80014e4:	000007ff 	.word	0x000007ff
 80014e8:	ff7fffff 	.word	0xff7fffff

080014ec <__aeabi_ddiv>:
 80014ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ee:	4657      	mov	r7, sl
 80014f0:	46de      	mov	lr, fp
 80014f2:	464e      	mov	r6, r9
 80014f4:	4645      	mov	r5, r8
 80014f6:	b5e0      	push	{r5, r6, r7, lr}
 80014f8:	4683      	mov	fp, r0
 80014fa:	0007      	movs	r7, r0
 80014fc:	030e      	lsls	r6, r1, #12
 80014fe:	0048      	lsls	r0, r1, #1
 8001500:	b085      	sub	sp, #20
 8001502:	4692      	mov	sl, r2
 8001504:	001c      	movs	r4, r3
 8001506:	0b36      	lsrs	r6, r6, #12
 8001508:	0d40      	lsrs	r0, r0, #21
 800150a:	0fcd      	lsrs	r5, r1, #31
 800150c:	2800      	cmp	r0, #0
 800150e:	d100      	bne.n	8001512 <__aeabi_ddiv+0x26>
 8001510:	e09d      	b.n	800164e <__aeabi_ddiv+0x162>
 8001512:	4b95      	ldr	r3, [pc, #596]	; (8001768 <__aeabi_ddiv+0x27c>)
 8001514:	4298      	cmp	r0, r3
 8001516:	d039      	beq.n	800158c <__aeabi_ddiv+0xa0>
 8001518:	2380      	movs	r3, #128	; 0x80
 800151a:	00f6      	lsls	r6, r6, #3
 800151c:	041b      	lsls	r3, r3, #16
 800151e:	431e      	orrs	r6, r3
 8001520:	4a92      	ldr	r2, [pc, #584]	; (800176c <__aeabi_ddiv+0x280>)
 8001522:	0f7b      	lsrs	r3, r7, #29
 8001524:	4333      	orrs	r3, r6
 8001526:	4699      	mov	r9, r3
 8001528:	4694      	mov	ip, r2
 800152a:	0003      	movs	r3, r0
 800152c:	4463      	add	r3, ip
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	2300      	movs	r3, #0
 8001532:	2600      	movs	r6, #0
 8001534:	00ff      	lsls	r7, r7, #3
 8001536:	9302      	str	r3, [sp, #8]
 8001538:	0323      	lsls	r3, r4, #12
 800153a:	0b1b      	lsrs	r3, r3, #12
 800153c:	4698      	mov	r8, r3
 800153e:	0063      	lsls	r3, r4, #1
 8001540:	0fe4      	lsrs	r4, r4, #31
 8001542:	4652      	mov	r2, sl
 8001544:	0d5b      	lsrs	r3, r3, #21
 8001546:	9401      	str	r4, [sp, #4]
 8001548:	d100      	bne.n	800154c <__aeabi_ddiv+0x60>
 800154a:	e0b3      	b.n	80016b4 <__aeabi_ddiv+0x1c8>
 800154c:	4986      	ldr	r1, [pc, #536]	; (8001768 <__aeabi_ddiv+0x27c>)
 800154e:	428b      	cmp	r3, r1
 8001550:	d100      	bne.n	8001554 <__aeabi_ddiv+0x68>
 8001552:	e09e      	b.n	8001692 <__aeabi_ddiv+0x1a6>
 8001554:	4642      	mov	r2, r8
 8001556:	00d1      	lsls	r1, r2, #3
 8001558:	2280      	movs	r2, #128	; 0x80
 800155a:	0412      	lsls	r2, r2, #16
 800155c:	430a      	orrs	r2, r1
 800155e:	4651      	mov	r1, sl
 8001560:	0f49      	lsrs	r1, r1, #29
 8001562:	4311      	orrs	r1, r2
 8001564:	468b      	mov	fp, r1
 8001566:	4981      	ldr	r1, [pc, #516]	; (800176c <__aeabi_ddiv+0x280>)
 8001568:	4652      	mov	r2, sl
 800156a:	468c      	mov	ip, r1
 800156c:	9900      	ldr	r1, [sp, #0]
 800156e:	4463      	add	r3, ip
 8001570:	1acb      	subs	r3, r1, r3
 8001572:	2100      	movs	r1, #0
 8001574:	00d2      	lsls	r2, r2, #3
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	002b      	movs	r3, r5
 800157a:	4063      	eors	r3, r4
 800157c:	469a      	mov	sl, r3
 800157e:	2e0f      	cmp	r6, #15
 8001580:	d900      	bls.n	8001584 <__aeabi_ddiv+0x98>
 8001582:	e105      	b.n	8001790 <__aeabi_ddiv+0x2a4>
 8001584:	4b7a      	ldr	r3, [pc, #488]	; (8001770 <__aeabi_ddiv+0x284>)
 8001586:	00b6      	lsls	r6, r6, #2
 8001588:	599b      	ldr	r3, [r3, r6]
 800158a:	469f      	mov	pc, r3
 800158c:	465b      	mov	r3, fp
 800158e:	4333      	orrs	r3, r6
 8001590:	4699      	mov	r9, r3
 8001592:	d000      	beq.n	8001596 <__aeabi_ddiv+0xaa>
 8001594:	e0b8      	b.n	8001708 <__aeabi_ddiv+0x21c>
 8001596:	2302      	movs	r3, #2
 8001598:	2608      	movs	r6, #8
 800159a:	2700      	movs	r7, #0
 800159c:	9000      	str	r0, [sp, #0]
 800159e:	9302      	str	r3, [sp, #8]
 80015a0:	e7ca      	b.n	8001538 <__aeabi_ddiv+0x4c>
 80015a2:	46cb      	mov	fp, r9
 80015a4:	003a      	movs	r2, r7
 80015a6:	9902      	ldr	r1, [sp, #8]
 80015a8:	9501      	str	r5, [sp, #4]
 80015aa:	9b01      	ldr	r3, [sp, #4]
 80015ac:	469a      	mov	sl, r3
 80015ae:	2902      	cmp	r1, #2
 80015b0:	d027      	beq.n	8001602 <__aeabi_ddiv+0x116>
 80015b2:	2903      	cmp	r1, #3
 80015b4:	d100      	bne.n	80015b8 <__aeabi_ddiv+0xcc>
 80015b6:	e280      	b.n	8001aba <__aeabi_ddiv+0x5ce>
 80015b8:	2901      	cmp	r1, #1
 80015ba:	d044      	beq.n	8001646 <__aeabi_ddiv+0x15a>
 80015bc:	496d      	ldr	r1, [pc, #436]	; (8001774 <__aeabi_ddiv+0x288>)
 80015be:	9b00      	ldr	r3, [sp, #0]
 80015c0:	468c      	mov	ip, r1
 80015c2:	4463      	add	r3, ip
 80015c4:	001c      	movs	r4, r3
 80015c6:	2c00      	cmp	r4, #0
 80015c8:	dd38      	ble.n	800163c <__aeabi_ddiv+0x150>
 80015ca:	0753      	lsls	r3, r2, #29
 80015cc:	d000      	beq.n	80015d0 <__aeabi_ddiv+0xe4>
 80015ce:	e213      	b.n	80019f8 <__aeabi_ddiv+0x50c>
 80015d0:	08d2      	lsrs	r2, r2, #3
 80015d2:	465b      	mov	r3, fp
 80015d4:	01db      	lsls	r3, r3, #7
 80015d6:	d509      	bpl.n	80015ec <__aeabi_ddiv+0x100>
 80015d8:	4659      	mov	r1, fp
 80015da:	4b67      	ldr	r3, [pc, #412]	; (8001778 <__aeabi_ddiv+0x28c>)
 80015dc:	4019      	ands	r1, r3
 80015de:	468b      	mov	fp, r1
 80015e0:	2180      	movs	r1, #128	; 0x80
 80015e2:	00c9      	lsls	r1, r1, #3
 80015e4:	468c      	mov	ip, r1
 80015e6:	9b00      	ldr	r3, [sp, #0]
 80015e8:	4463      	add	r3, ip
 80015ea:	001c      	movs	r4, r3
 80015ec:	4b63      	ldr	r3, [pc, #396]	; (800177c <__aeabi_ddiv+0x290>)
 80015ee:	429c      	cmp	r4, r3
 80015f0:	dc07      	bgt.n	8001602 <__aeabi_ddiv+0x116>
 80015f2:	465b      	mov	r3, fp
 80015f4:	0564      	lsls	r4, r4, #21
 80015f6:	075f      	lsls	r7, r3, #29
 80015f8:	025b      	lsls	r3, r3, #9
 80015fa:	4317      	orrs	r7, r2
 80015fc:	0b1b      	lsrs	r3, r3, #12
 80015fe:	0d62      	lsrs	r2, r4, #21
 8001600:	e002      	b.n	8001608 <__aeabi_ddiv+0x11c>
 8001602:	2300      	movs	r3, #0
 8001604:	2700      	movs	r7, #0
 8001606:	4a58      	ldr	r2, [pc, #352]	; (8001768 <__aeabi_ddiv+0x27c>)
 8001608:	2100      	movs	r1, #0
 800160a:	031b      	lsls	r3, r3, #12
 800160c:	0b1c      	lsrs	r4, r3, #12
 800160e:	0d0b      	lsrs	r3, r1, #20
 8001610:	051b      	lsls	r3, r3, #20
 8001612:	4323      	orrs	r3, r4
 8001614:	0514      	lsls	r4, r2, #20
 8001616:	4a5a      	ldr	r2, [pc, #360]	; (8001780 <__aeabi_ddiv+0x294>)
 8001618:	0038      	movs	r0, r7
 800161a:	4013      	ands	r3, r2
 800161c:	431c      	orrs	r4, r3
 800161e:	4653      	mov	r3, sl
 8001620:	0064      	lsls	r4, r4, #1
 8001622:	07db      	lsls	r3, r3, #31
 8001624:	0864      	lsrs	r4, r4, #1
 8001626:	431c      	orrs	r4, r3
 8001628:	0021      	movs	r1, r4
 800162a:	b005      	add	sp, #20
 800162c:	bc3c      	pop	{r2, r3, r4, r5}
 800162e:	4690      	mov	r8, r2
 8001630:	4699      	mov	r9, r3
 8001632:	46a2      	mov	sl, r4
 8001634:	46ab      	mov	fp, r5
 8001636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001638:	2201      	movs	r2, #1
 800163a:	4252      	negs	r2, r2
 800163c:	2301      	movs	r3, #1
 800163e:	1b1b      	subs	r3, r3, r4
 8001640:	2b38      	cmp	r3, #56	; 0x38
 8001642:	dc00      	bgt.n	8001646 <__aeabi_ddiv+0x15a>
 8001644:	e1ad      	b.n	80019a2 <__aeabi_ddiv+0x4b6>
 8001646:	2200      	movs	r2, #0
 8001648:	2300      	movs	r3, #0
 800164a:	2700      	movs	r7, #0
 800164c:	e7dc      	b.n	8001608 <__aeabi_ddiv+0x11c>
 800164e:	465b      	mov	r3, fp
 8001650:	4333      	orrs	r3, r6
 8001652:	4699      	mov	r9, r3
 8001654:	d05e      	beq.n	8001714 <__aeabi_ddiv+0x228>
 8001656:	2e00      	cmp	r6, #0
 8001658:	d100      	bne.n	800165c <__aeabi_ddiv+0x170>
 800165a:	e18a      	b.n	8001972 <__aeabi_ddiv+0x486>
 800165c:	0030      	movs	r0, r6
 800165e:	f001 f9e7 	bl	8002a30 <__clzsi2>
 8001662:	0003      	movs	r3, r0
 8001664:	3b0b      	subs	r3, #11
 8001666:	2b1c      	cmp	r3, #28
 8001668:	dd00      	ble.n	800166c <__aeabi_ddiv+0x180>
 800166a:	e17b      	b.n	8001964 <__aeabi_ddiv+0x478>
 800166c:	221d      	movs	r2, #29
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	465a      	mov	r2, fp
 8001672:	0001      	movs	r1, r0
 8001674:	40da      	lsrs	r2, r3
 8001676:	3908      	subs	r1, #8
 8001678:	408e      	lsls	r6, r1
 800167a:	0013      	movs	r3, r2
 800167c:	465f      	mov	r7, fp
 800167e:	4333      	orrs	r3, r6
 8001680:	4699      	mov	r9, r3
 8001682:	408f      	lsls	r7, r1
 8001684:	4b3f      	ldr	r3, [pc, #252]	; (8001784 <__aeabi_ddiv+0x298>)
 8001686:	2600      	movs	r6, #0
 8001688:	1a1b      	subs	r3, r3, r0
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	2300      	movs	r3, #0
 800168e:	9302      	str	r3, [sp, #8]
 8001690:	e752      	b.n	8001538 <__aeabi_ddiv+0x4c>
 8001692:	4641      	mov	r1, r8
 8001694:	4653      	mov	r3, sl
 8001696:	430b      	orrs	r3, r1
 8001698:	493b      	ldr	r1, [pc, #236]	; (8001788 <__aeabi_ddiv+0x29c>)
 800169a:	469b      	mov	fp, r3
 800169c:	468c      	mov	ip, r1
 800169e:	9b00      	ldr	r3, [sp, #0]
 80016a0:	4463      	add	r3, ip
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	465b      	mov	r3, fp
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d13b      	bne.n	8001722 <__aeabi_ddiv+0x236>
 80016aa:	2302      	movs	r3, #2
 80016ac:	2200      	movs	r2, #0
 80016ae:	431e      	orrs	r6, r3
 80016b0:	2102      	movs	r1, #2
 80016b2:	e761      	b.n	8001578 <__aeabi_ddiv+0x8c>
 80016b4:	4643      	mov	r3, r8
 80016b6:	4313      	orrs	r3, r2
 80016b8:	469b      	mov	fp, r3
 80016ba:	d037      	beq.n	800172c <__aeabi_ddiv+0x240>
 80016bc:	4643      	mov	r3, r8
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d100      	bne.n	80016c4 <__aeabi_ddiv+0x1d8>
 80016c2:	e162      	b.n	800198a <__aeabi_ddiv+0x49e>
 80016c4:	4640      	mov	r0, r8
 80016c6:	f001 f9b3 	bl	8002a30 <__clzsi2>
 80016ca:	0003      	movs	r3, r0
 80016cc:	3b0b      	subs	r3, #11
 80016ce:	2b1c      	cmp	r3, #28
 80016d0:	dd00      	ble.n	80016d4 <__aeabi_ddiv+0x1e8>
 80016d2:	e153      	b.n	800197c <__aeabi_ddiv+0x490>
 80016d4:	0002      	movs	r2, r0
 80016d6:	4641      	mov	r1, r8
 80016d8:	3a08      	subs	r2, #8
 80016da:	4091      	lsls	r1, r2
 80016dc:	4688      	mov	r8, r1
 80016de:	211d      	movs	r1, #29
 80016e0:	1acb      	subs	r3, r1, r3
 80016e2:	4651      	mov	r1, sl
 80016e4:	40d9      	lsrs	r1, r3
 80016e6:	000b      	movs	r3, r1
 80016e8:	4641      	mov	r1, r8
 80016ea:	430b      	orrs	r3, r1
 80016ec:	469b      	mov	fp, r3
 80016ee:	4653      	mov	r3, sl
 80016f0:	4093      	lsls	r3, r2
 80016f2:	001a      	movs	r2, r3
 80016f4:	9b00      	ldr	r3, [sp, #0]
 80016f6:	4925      	ldr	r1, [pc, #148]	; (800178c <__aeabi_ddiv+0x2a0>)
 80016f8:	469c      	mov	ip, r3
 80016fa:	4460      	add	r0, ip
 80016fc:	0003      	movs	r3, r0
 80016fe:	468c      	mov	ip, r1
 8001700:	4463      	add	r3, ip
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	2100      	movs	r1, #0
 8001706:	e737      	b.n	8001578 <__aeabi_ddiv+0x8c>
 8001708:	2303      	movs	r3, #3
 800170a:	46b1      	mov	r9, r6
 800170c:	9000      	str	r0, [sp, #0]
 800170e:	260c      	movs	r6, #12
 8001710:	9302      	str	r3, [sp, #8]
 8001712:	e711      	b.n	8001538 <__aeabi_ddiv+0x4c>
 8001714:	2300      	movs	r3, #0
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	3301      	adds	r3, #1
 800171a:	2604      	movs	r6, #4
 800171c:	2700      	movs	r7, #0
 800171e:	9302      	str	r3, [sp, #8]
 8001720:	e70a      	b.n	8001538 <__aeabi_ddiv+0x4c>
 8001722:	2303      	movs	r3, #3
 8001724:	46c3      	mov	fp, r8
 8001726:	431e      	orrs	r6, r3
 8001728:	2103      	movs	r1, #3
 800172a:	e725      	b.n	8001578 <__aeabi_ddiv+0x8c>
 800172c:	3301      	adds	r3, #1
 800172e:	431e      	orrs	r6, r3
 8001730:	2200      	movs	r2, #0
 8001732:	2101      	movs	r1, #1
 8001734:	e720      	b.n	8001578 <__aeabi_ddiv+0x8c>
 8001736:	2300      	movs	r3, #0
 8001738:	469a      	mov	sl, r3
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	2700      	movs	r7, #0
 800173e:	031b      	lsls	r3, r3, #12
 8001740:	4a09      	ldr	r2, [pc, #36]	; (8001768 <__aeabi_ddiv+0x27c>)
 8001742:	e761      	b.n	8001608 <__aeabi_ddiv+0x11c>
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	4649      	mov	r1, r9
 8001748:	031b      	lsls	r3, r3, #12
 800174a:	4219      	tst	r1, r3
 800174c:	d100      	bne.n	8001750 <__aeabi_ddiv+0x264>
 800174e:	e0e2      	b.n	8001916 <__aeabi_ddiv+0x42a>
 8001750:	4659      	mov	r1, fp
 8001752:	4219      	tst	r1, r3
 8001754:	d000      	beq.n	8001758 <__aeabi_ddiv+0x26c>
 8001756:	e0de      	b.n	8001916 <__aeabi_ddiv+0x42a>
 8001758:	430b      	orrs	r3, r1
 800175a:	031b      	lsls	r3, r3, #12
 800175c:	0017      	movs	r7, r2
 800175e:	0b1b      	lsrs	r3, r3, #12
 8001760:	46a2      	mov	sl, r4
 8001762:	4a01      	ldr	r2, [pc, #4]	; (8001768 <__aeabi_ddiv+0x27c>)
 8001764:	e750      	b.n	8001608 <__aeabi_ddiv+0x11c>
 8001766:	46c0      	nop			; (mov r8, r8)
 8001768:	000007ff 	.word	0x000007ff
 800176c:	fffffc01 	.word	0xfffffc01
 8001770:	08006804 	.word	0x08006804
 8001774:	000003ff 	.word	0x000003ff
 8001778:	feffffff 	.word	0xfeffffff
 800177c:	000007fe 	.word	0x000007fe
 8001780:	800fffff 	.word	0x800fffff
 8001784:	fffffc0d 	.word	0xfffffc0d
 8001788:	fffff801 	.word	0xfffff801
 800178c:	000003f3 	.word	0x000003f3
 8001790:	45d9      	cmp	r9, fp
 8001792:	d900      	bls.n	8001796 <__aeabi_ddiv+0x2aa>
 8001794:	e0cb      	b.n	800192e <__aeabi_ddiv+0x442>
 8001796:	d100      	bne.n	800179a <__aeabi_ddiv+0x2ae>
 8001798:	e0c6      	b.n	8001928 <__aeabi_ddiv+0x43c>
 800179a:	003c      	movs	r4, r7
 800179c:	4648      	mov	r0, r9
 800179e:	2700      	movs	r7, #0
 80017a0:	9b00      	ldr	r3, [sp, #0]
 80017a2:	3b01      	subs	r3, #1
 80017a4:	9300      	str	r3, [sp, #0]
 80017a6:	465b      	mov	r3, fp
 80017a8:	0e16      	lsrs	r6, r2, #24
 80017aa:	021b      	lsls	r3, r3, #8
 80017ac:	431e      	orrs	r6, r3
 80017ae:	0213      	lsls	r3, r2, #8
 80017b0:	4698      	mov	r8, r3
 80017b2:	0433      	lsls	r3, r6, #16
 80017b4:	0c1b      	lsrs	r3, r3, #16
 80017b6:	4699      	mov	r9, r3
 80017b8:	0c31      	lsrs	r1, r6, #16
 80017ba:	9101      	str	r1, [sp, #4]
 80017bc:	f7fe fd2a 	bl	8000214 <__aeabi_uidivmod>
 80017c0:	464a      	mov	r2, r9
 80017c2:	4342      	muls	r2, r0
 80017c4:	040b      	lsls	r3, r1, #16
 80017c6:	0c21      	lsrs	r1, r4, #16
 80017c8:	0005      	movs	r5, r0
 80017ca:	4319      	orrs	r1, r3
 80017cc:	428a      	cmp	r2, r1
 80017ce:	d907      	bls.n	80017e0 <__aeabi_ddiv+0x2f4>
 80017d0:	1989      	adds	r1, r1, r6
 80017d2:	3d01      	subs	r5, #1
 80017d4:	428e      	cmp	r6, r1
 80017d6:	d803      	bhi.n	80017e0 <__aeabi_ddiv+0x2f4>
 80017d8:	428a      	cmp	r2, r1
 80017da:	d901      	bls.n	80017e0 <__aeabi_ddiv+0x2f4>
 80017dc:	1e85      	subs	r5, r0, #2
 80017de:	1989      	adds	r1, r1, r6
 80017e0:	1a88      	subs	r0, r1, r2
 80017e2:	9901      	ldr	r1, [sp, #4]
 80017e4:	f7fe fd16 	bl	8000214 <__aeabi_uidivmod>
 80017e8:	0409      	lsls	r1, r1, #16
 80017ea:	468c      	mov	ip, r1
 80017ec:	464a      	mov	r2, r9
 80017ee:	0421      	lsls	r1, r4, #16
 80017f0:	4664      	mov	r4, ip
 80017f2:	4342      	muls	r2, r0
 80017f4:	0c09      	lsrs	r1, r1, #16
 80017f6:	0003      	movs	r3, r0
 80017f8:	4321      	orrs	r1, r4
 80017fa:	428a      	cmp	r2, r1
 80017fc:	d904      	bls.n	8001808 <__aeabi_ddiv+0x31c>
 80017fe:	1989      	adds	r1, r1, r6
 8001800:	3b01      	subs	r3, #1
 8001802:	428e      	cmp	r6, r1
 8001804:	d800      	bhi.n	8001808 <__aeabi_ddiv+0x31c>
 8001806:	e0f1      	b.n	80019ec <__aeabi_ddiv+0x500>
 8001808:	042d      	lsls	r5, r5, #16
 800180a:	431d      	orrs	r5, r3
 800180c:	46ab      	mov	fp, r5
 800180e:	4643      	mov	r3, r8
 8001810:	1a89      	subs	r1, r1, r2
 8001812:	4642      	mov	r2, r8
 8001814:	0c28      	lsrs	r0, r5, #16
 8001816:	0412      	lsls	r2, r2, #16
 8001818:	0c1d      	lsrs	r5, r3, #16
 800181a:	465b      	mov	r3, fp
 800181c:	0c14      	lsrs	r4, r2, #16
 800181e:	0022      	movs	r2, r4
 8001820:	041b      	lsls	r3, r3, #16
 8001822:	0c1b      	lsrs	r3, r3, #16
 8001824:	435a      	muls	r2, r3
 8001826:	9403      	str	r4, [sp, #12]
 8001828:	436b      	muls	r3, r5
 800182a:	4344      	muls	r4, r0
 800182c:	9502      	str	r5, [sp, #8]
 800182e:	4368      	muls	r0, r5
 8001830:	191b      	adds	r3, r3, r4
 8001832:	0c15      	lsrs	r5, r2, #16
 8001834:	18eb      	adds	r3, r5, r3
 8001836:	429c      	cmp	r4, r3
 8001838:	d903      	bls.n	8001842 <__aeabi_ddiv+0x356>
 800183a:	2480      	movs	r4, #128	; 0x80
 800183c:	0264      	lsls	r4, r4, #9
 800183e:	46a4      	mov	ip, r4
 8001840:	4460      	add	r0, ip
 8001842:	0c1c      	lsrs	r4, r3, #16
 8001844:	0415      	lsls	r5, r2, #16
 8001846:	041b      	lsls	r3, r3, #16
 8001848:	0c2d      	lsrs	r5, r5, #16
 800184a:	1820      	adds	r0, r4, r0
 800184c:	195d      	adds	r5, r3, r5
 800184e:	4281      	cmp	r1, r0
 8001850:	d377      	bcc.n	8001942 <__aeabi_ddiv+0x456>
 8001852:	d073      	beq.n	800193c <__aeabi_ddiv+0x450>
 8001854:	1a0c      	subs	r4, r1, r0
 8001856:	4aa2      	ldr	r2, [pc, #648]	; (8001ae0 <__aeabi_ddiv+0x5f4>)
 8001858:	1b7d      	subs	r5, r7, r5
 800185a:	42af      	cmp	r7, r5
 800185c:	41bf      	sbcs	r7, r7
 800185e:	4694      	mov	ip, r2
 8001860:	9b00      	ldr	r3, [sp, #0]
 8001862:	427f      	negs	r7, r7
 8001864:	4463      	add	r3, ip
 8001866:	1be0      	subs	r0, r4, r7
 8001868:	001c      	movs	r4, r3
 800186a:	4286      	cmp	r6, r0
 800186c:	d100      	bne.n	8001870 <__aeabi_ddiv+0x384>
 800186e:	e0db      	b.n	8001a28 <__aeabi_ddiv+0x53c>
 8001870:	9901      	ldr	r1, [sp, #4]
 8001872:	f7fe fccf 	bl	8000214 <__aeabi_uidivmod>
 8001876:	464a      	mov	r2, r9
 8001878:	4342      	muls	r2, r0
 800187a:	040b      	lsls	r3, r1, #16
 800187c:	0c29      	lsrs	r1, r5, #16
 800187e:	0007      	movs	r7, r0
 8001880:	4319      	orrs	r1, r3
 8001882:	428a      	cmp	r2, r1
 8001884:	d907      	bls.n	8001896 <__aeabi_ddiv+0x3aa>
 8001886:	1989      	adds	r1, r1, r6
 8001888:	3f01      	subs	r7, #1
 800188a:	428e      	cmp	r6, r1
 800188c:	d803      	bhi.n	8001896 <__aeabi_ddiv+0x3aa>
 800188e:	428a      	cmp	r2, r1
 8001890:	d901      	bls.n	8001896 <__aeabi_ddiv+0x3aa>
 8001892:	1e87      	subs	r7, r0, #2
 8001894:	1989      	adds	r1, r1, r6
 8001896:	1a88      	subs	r0, r1, r2
 8001898:	9901      	ldr	r1, [sp, #4]
 800189a:	f7fe fcbb 	bl	8000214 <__aeabi_uidivmod>
 800189e:	0409      	lsls	r1, r1, #16
 80018a0:	464a      	mov	r2, r9
 80018a2:	4689      	mov	r9, r1
 80018a4:	0429      	lsls	r1, r5, #16
 80018a6:	464d      	mov	r5, r9
 80018a8:	4342      	muls	r2, r0
 80018aa:	0c09      	lsrs	r1, r1, #16
 80018ac:	0003      	movs	r3, r0
 80018ae:	4329      	orrs	r1, r5
 80018b0:	428a      	cmp	r2, r1
 80018b2:	d907      	bls.n	80018c4 <__aeabi_ddiv+0x3d8>
 80018b4:	1989      	adds	r1, r1, r6
 80018b6:	3b01      	subs	r3, #1
 80018b8:	428e      	cmp	r6, r1
 80018ba:	d803      	bhi.n	80018c4 <__aeabi_ddiv+0x3d8>
 80018bc:	428a      	cmp	r2, r1
 80018be:	d901      	bls.n	80018c4 <__aeabi_ddiv+0x3d8>
 80018c0:	1e83      	subs	r3, r0, #2
 80018c2:	1989      	adds	r1, r1, r6
 80018c4:	043f      	lsls	r7, r7, #16
 80018c6:	1a89      	subs	r1, r1, r2
 80018c8:	003a      	movs	r2, r7
 80018ca:	9f03      	ldr	r7, [sp, #12]
 80018cc:	431a      	orrs	r2, r3
 80018ce:	0038      	movs	r0, r7
 80018d0:	0413      	lsls	r3, r2, #16
 80018d2:	0c1b      	lsrs	r3, r3, #16
 80018d4:	4358      	muls	r0, r3
 80018d6:	4681      	mov	r9, r0
 80018d8:	9802      	ldr	r0, [sp, #8]
 80018da:	0c15      	lsrs	r5, r2, #16
 80018dc:	436f      	muls	r7, r5
 80018de:	4343      	muls	r3, r0
 80018e0:	4345      	muls	r5, r0
 80018e2:	4648      	mov	r0, r9
 80018e4:	0c00      	lsrs	r0, r0, #16
 80018e6:	4684      	mov	ip, r0
 80018e8:	19db      	adds	r3, r3, r7
 80018ea:	4463      	add	r3, ip
 80018ec:	429f      	cmp	r7, r3
 80018ee:	d903      	bls.n	80018f8 <__aeabi_ddiv+0x40c>
 80018f0:	2080      	movs	r0, #128	; 0x80
 80018f2:	0240      	lsls	r0, r0, #9
 80018f4:	4684      	mov	ip, r0
 80018f6:	4465      	add	r5, ip
 80018f8:	4648      	mov	r0, r9
 80018fa:	0c1f      	lsrs	r7, r3, #16
 80018fc:	0400      	lsls	r0, r0, #16
 80018fe:	041b      	lsls	r3, r3, #16
 8001900:	0c00      	lsrs	r0, r0, #16
 8001902:	197d      	adds	r5, r7, r5
 8001904:	1818      	adds	r0, r3, r0
 8001906:	42a9      	cmp	r1, r5
 8001908:	d200      	bcs.n	800190c <__aeabi_ddiv+0x420>
 800190a:	e084      	b.n	8001a16 <__aeabi_ddiv+0x52a>
 800190c:	d100      	bne.n	8001910 <__aeabi_ddiv+0x424>
 800190e:	e07f      	b.n	8001a10 <__aeabi_ddiv+0x524>
 8001910:	2301      	movs	r3, #1
 8001912:	431a      	orrs	r2, r3
 8001914:	e657      	b.n	80015c6 <__aeabi_ddiv+0xda>
 8001916:	2380      	movs	r3, #128	; 0x80
 8001918:	464a      	mov	r2, r9
 800191a:	031b      	lsls	r3, r3, #12
 800191c:	4313      	orrs	r3, r2
 800191e:	031b      	lsls	r3, r3, #12
 8001920:	0b1b      	lsrs	r3, r3, #12
 8001922:	46aa      	mov	sl, r5
 8001924:	4a6f      	ldr	r2, [pc, #444]	; (8001ae4 <__aeabi_ddiv+0x5f8>)
 8001926:	e66f      	b.n	8001608 <__aeabi_ddiv+0x11c>
 8001928:	42ba      	cmp	r2, r7
 800192a:	d900      	bls.n	800192e <__aeabi_ddiv+0x442>
 800192c:	e735      	b.n	800179a <__aeabi_ddiv+0x2ae>
 800192e:	464b      	mov	r3, r9
 8001930:	07dc      	lsls	r4, r3, #31
 8001932:	0858      	lsrs	r0, r3, #1
 8001934:	087b      	lsrs	r3, r7, #1
 8001936:	431c      	orrs	r4, r3
 8001938:	07ff      	lsls	r7, r7, #31
 800193a:	e734      	b.n	80017a6 <__aeabi_ddiv+0x2ba>
 800193c:	2400      	movs	r4, #0
 800193e:	42af      	cmp	r7, r5
 8001940:	d289      	bcs.n	8001856 <__aeabi_ddiv+0x36a>
 8001942:	4447      	add	r7, r8
 8001944:	4547      	cmp	r7, r8
 8001946:	41a4      	sbcs	r4, r4
 8001948:	465b      	mov	r3, fp
 800194a:	4264      	negs	r4, r4
 800194c:	19a4      	adds	r4, r4, r6
 800194e:	1864      	adds	r4, r4, r1
 8001950:	3b01      	subs	r3, #1
 8001952:	42a6      	cmp	r6, r4
 8001954:	d21e      	bcs.n	8001994 <__aeabi_ddiv+0x4a8>
 8001956:	42a0      	cmp	r0, r4
 8001958:	d86d      	bhi.n	8001a36 <__aeabi_ddiv+0x54a>
 800195a:	d100      	bne.n	800195e <__aeabi_ddiv+0x472>
 800195c:	e0b6      	b.n	8001acc <__aeabi_ddiv+0x5e0>
 800195e:	1a24      	subs	r4, r4, r0
 8001960:	469b      	mov	fp, r3
 8001962:	e778      	b.n	8001856 <__aeabi_ddiv+0x36a>
 8001964:	0003      	movs	r3, r0
 8001966:	465a      	mov	r2, fp
 8001968:	3b28      	subs	r3, #40	; 0x28
 800196a:	409a      	lsls	r2, r3
 800196c:	2700      	movs	r7, #0
 800196e:	4691      	mov	r9, r2
 8001970:	e688      	b.n	8001684 <__aeabi_ddiv+0x198>
 8001972:	4658      	mov	r0, fp
 8001974:	f001 f85c 	bl	8002a30 <__clzsi2>
 8001978:	3020      	adds	r0, #32
 800197a:	e672      	b.n	8001662 <__aeabi_ddiv+0x176>
 800197c:	0003      	movs	r3, r0
 800197e:	4652      	mov	r2, sl
 8001980:	3b28      	subs	r3, #40	; 0x28
 8001982:	409a      	lsls	r2, r3
 8001984:	4693      	mov	fp, r2
 8001986:	2200      	movs	r2, #0
 8001988:	e6b4      	b.n	80016f4 <__aeabi_ddiv+0x208>
 800198a:	4650      	mov	r0, sl
 800198c:	f001 f850 	bl	8002a30 <__clzsi2>
 8001990:	3020      	adds	r0, #32
 8001992:	e69a      	b.n	80016ca <__aeabi_ddiv+0x1de>
 8001994:	42a6      	cmp	r6, r4
 8001996:	d1e2      	bne.n	800195e <__aeabi_ddiv+0x472>
 8001998:	45b8      	cmp	r8, r7
 800199a:	d9dc      	bls.n	8001956 <__aeabi_ddiv+0x46a>
 800199c:	1a34      	subs	r4, r6, r0
 800199e:	469b      	mov	fp, r3
 80019a0:	e759      	b.n	8001856 <__aeabi_ddiv+0x36a>
 80019a2:	2b1f      	cmp	r3, #31
 80019a4:	dc65      	bgt.n	8001a72 <__aeabi_ddiv+0x586>
 80019a6:	4c50      	ldr	r4, [pc, #320]	; (8001ae8 <__aeabi_ddiv+0x5fc>)
 80019a8:	9900      	ldr	r1, [sp, #0]
 80019aa:	46a4      	mov	ip, r4
 80019ac:	465c      	mov	r4, fp
 80019ae:	4461      	add	r1, ip
 80019b0:	0008      	movs	r0, r1
 80019b2:	408c      	lsls	r4, r1
 80019b4:	0011      	movs	r1, r2
 80019b6:	4082      	lsls	r2, r0
 80019b8:	40d9      	lsrs	r1, r3
 80019ba:	1e50      	subs	r0, r2, #1
 80019bc:	4182      	sbcs	r2, r0
 80019be:	430c      	orrs	r4, r1
 80019c0:	4314      	orrs	r4, r2
 80019c2:	465a      	mov	r2, fp
 80019c4:	40da      	lsrs	r2, r3
 80019c6:	0013      	movs	r3, r2
 80019c8:	0762      	lsls	r2, r4, #29
 80019ca:	d009      	beq.n	80019e0 <__aeabi_ddiv+0x4f4>
 80019cc:	220f      	movs	r2, #15
 80019ce:	4022      	ands	r2, r4
 80019d0:	2a04      	cmp	r2, #4
 80019d2:	d005      	beq.n	80019e0 <__aeabi_ddiv+0x4f4>
 80019d4:	0022      	movs	r2, r4
 80019d6:	1d14      	adds	r4, r2, #4
 80019d8:	4294      	cmp	r4, r2
 80019da:	4189      	sbcs	r1, r1
 80019dc:	4249      	negs	r1, r1
 80019de:	185b      	adds	r3, r3, r1
 80019e0:	021a      	lsls	r2, r3, #8
 80019e2:	d562      	bpl.n	8001aaa <__aeabi_ddiv+0x5be>
 80019e4:	2201      	movs	r2, #1
 80019e6:	2300      	movs	r3, #0
 80019e8:	2700      	movs	r7, #0
 80019ea:	e60d      	b.n	8001608 <__aeabi_ddiv+0x11c>
 80019ec:	428a      	cmp	r2, r1
 80019ee:	d800      	bhi.n	80019f2 <__aeabi_ddiv+0x506>
 80019f0:	e70a      	b.n	8001808 <__aeabi_ddiv+0x31c>
 80019f2:	1e83      	subs	r3, r0, #2
 80019f4:	1989      	adds	r1, r1, r6
 80019f6:	e707      	b.n	8001808 <__aeabi_ddiv+0x31c>
 80019f8:	230f      	movs	r3, #15
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b04      	cmp	r3, #4
 80019fe:	d100      	bne.n	8001a02 <__aeabi_ddiv+0x516>
 8001a00:	e5e6      	b.n	80015d0 <__aeabi_ddiv+0xe4>
 8001a02:	1d17      	adds	r7, r2, #4
 8001a04:	4297      	cmp	r7, r2
 8001a06:	4192      	sbcs	r2, r2
 8001a08:	4253      	negs	r3, r2
 8001a0a:	449b      	add	fp, r3
 8001a0c:	08fa      	lsrs	r2, r7, #3
 8001a0e:	e5e0      	b.n	80015d2 <__aeabi_ddiv+0xe6>
 8001a10:	2800      	cmp	r0, #0
 8001a12:	d100      	bne.n	8001a16 <__aeabi_ddiv+0x52a>
 8001a14:	e5d7      	b.n	80015c6 <__aeabi_ddiv+0xda>
 8001a16:	1871      	adds	r1, r6, r1
 8001a18:	1e53      	subs	r3, r2, #1
 8001a1a:	42b1      	cmp	r1, r6
 8001a1c:	d327      	bcc.n	8001a6e <__aeabi_ddiv+0x582>
 8001a1e:	42a9      	cmp	r1, r5
 8001a20:	d315      	bcc.n	8001a4e <__aeabi_ddiv+0x562>
 8001a22:	d058      	beq.n	8001ad6 <__aeabi_ddiv+0x5ea>
 8001a24:	001a      	movs	r2, r3
 8001a26:	e773      	b.n	8001910 <__aeabi_ddiv+0x424>
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	dc00      	bgt.n	8001a2e <__aeabi_ddiv+0x542>
 8001a2c:	e604      	b.n	8001638 <__aeabi_ddiv+0x14c>
 8001a2e:	2301      	movs	r3, #1
 8001a30:	2200      	movs	r2, #0
 8001a32:	449b      	add	fp, r3
 8001a34:	e5cd      	b.n	80015d2 <__aeabi_ddiv+0xe6>
 8001a36:	2302      	movs	r3, #2
 8001a38:	4447      	add	r7, r8
 8001a3a:	4547      	cmp	r7, r8
 8001a3c:	4189      	sbcs	r1, r1
 8001a3e:	425b      	negs	r3, r3
 8001a40:	469c      	mov	ip, r3
 8001a42:	4249      	negs	r1, r1
 8001a44:	1989      	adds	r1, r1, r6
 8001a46:	190c      	adds	r4, r1, r4
 8001a48:	44e3      	add	fp, ip
 8001a4a:	1a24      	subs	r4, r4, r0
 8001a4c:	e703      	b.n	8001856 <__aeabi_ddiv+0x36a>
 8001a4e:	4643      	mov	r3, r8
 8001a50:	005f      	lsls	r7, r3, #1
 8001a52:	4547      	cmp	r7, r8
 8001a54:	419b      	sbcs	r3, r3
 8001a56:	46b8      	mov	r8, r7
 8001a58:	425b      	negs	r3, r3
 8001a5a:	199e      	adds	r6, r3, r6
 8001a5c:	3a02      	subs	r2, #2
 8001a5e:	1989      	adds	r1, r1, r6
 8001a60:	42a9      	cmp	r1, r5
 8001a62:	d000      	beq.n	8001a66 <__aeabi_ddiv+0x57a>
 8001a64:	e754      	b.n	8001910 <__aeabi_ddiv+0x424>
 8001a66:	4540      	cmp	r0, r8
 8001a68:	d000      	beq.n	8001a6c <__aeabi_ddiv+0x580>
 8001a6a:	e751      	b.n	8001910 <__aeabi_ddiv+0x424>
 8001a6c:	e5ab      	b.n	80015c6 <__aeabi_ddiv+0xda>
 8001a6e:	001a      	movs	r2, r3
 8001a70:	e7f6      	b.n	8001a60 <__aeabi_ddiv+0x574>
 8001a72:	211f      	movs	r1, #31
 8001a74:	465f      	mov	r7, fp
 8001a76:	4249      	negs	r1, r1
 8001a78:	1b0c      	subs	r4, r1, r4
 8001a7a:	40e7      	lsrs	r7, r4
 8001a7c:	2b20      	cmp	r3, #32
 8001a7e:	d007      	beq.n	8001a90 <__aeabi_ddiv+0x5a4>
 8001a80:	491a      	ldr	r1, [pc, #104]	; (8001aec <__aeabi_ddiv+0x600>)
 8001a82:	9b00      	ldr	r3, [sp, #0]
 8001a84:	468c      	mov	ip, r1
 8001a86:	4463      	add	r3, ip
 8001a88:	0018      	movs	r0, r3
 8001a8a:	465b      	mov	r3, fp
 8001a8c:	4083      	lsls	r3, r0
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	1e50      	subs	r0, r2, #1
 8001a92:	4182      	sbcs	r2, r0
 8001a94:	433a      	orrs	r2, r7
 8001a96:	2707      	movs	r7, #7
 8001a98:	2300      	movs	r3, #0
 8001a9a:	4017      	ands	r7, r2
 8001a9c:	d009      	beq.n	8001ab2 <__aeabi_ddiv+0x5c6>
 8001a9e:	210f      	movs	r1, #15
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	4011      	ands	r1, r2
 8001aa4:	0014      	movs	r4, r2
 8001aa6:	2904      	cmp	r1, #4
 8001aa8:	d195      	bne.n	80019d6 <__aeabi_ddiv+0x4ea>
 8001aaa:	0022      	movs	r2, r4
 8001aac:	075f      	lsls	r7, r3, #29
 8001aae:	025b      	lsls	r3, r3, #9
 8001ab0:	0b1b      	lsrs	r3, r3, #12
 8001ab2:	08d2      	lsrs	r2, r2, #3
 8001ab4:	4317      	orrs	r7, r2
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	e5a6      	b.n	8001608 <__aeabi_ddiv+0x11c>
 8001aba:	2380      	movs	r3, #128	; 0x80
 8001abc:	4659      	mov	r1, fp
 8001abe:	031b      	lsls	r3, r3, #12
 8001ac0:	430b      	orrs	r3, r1
 8001ac2:	031b      	lsls	r3, r3, #12
 8001ac4:	0017      	movs	r7, r2
 8001ac6:	0b1b      	lsrs	r3, r3, #12
 8001ac8:	4a06      	ldr	r2, [pc, #24]	; (8001ae4 <__aeabi_ddiv+0x5f8>)
 8001aca:	e59d      	b.n	8001608 <__aeabi_ddiv+0x11c>
 8001acc:	42bd      	cmp	r5, r7
 8001ace:	d8b2      	bhi.n	8001a36 <__aeabi_ddiv+0x54a>
 8001ad0:	469b      	mov	fp, r3
 8001ad2:	2400      	movs	r4, #0
 8001ad4:	e6bf      	b.n	8001856 <__aeabi_ddiv+0x36a>
 8001ad6:	4580      	cmp	r8, r0
 8001ad8:	d3b9      	bcc.n	8001a4e <__aeabi_ddiv+0x562>
 8001ada:	001a      	movs	r2, r3
 8001adc:	e7c3      	b.n	8001a66 <__aeabi_ddiv+0x57a>
 8001ade:	46c0      	nop			; (mov r8, r8)
 8001ae0:	000003ff 	.word	0x000003ff
 8001ae4:	000007ff 	.word	0x000007ff
 8001ae8:	0000041e 	.word	0x0000041e
 8001aec:	0000043e 	.word	0x0000043e

08001af0 <__eqdf2>:
 8001af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001af2:	464f      	mov	r7, r9
 8001af4:	4646      	mov	r6, r8
 8001af6:	46d6      	mov	lr, sl
 8001af8:	4684      	mov	ip, r0
 8001afa:	b5c0      	push	{r6, r7, lr}
 8001afc:	4680      	mov	r8, r0
 8001afe:	4e19      	ldr	r6, [pc, #100]	; (8001b64 <__eqdf2+0x74>)
 8001b00:	0318      	lsls	r0, r3, #12
 8001b02:	030f      	lsls	r7, r1, #12
 8001b04:	004d      	lsls	r5, r1, #1
 8001b06:	0b00      	lsrs	r0, r0, #12
 8001b08:	005c      	lsls	r4, r3, #1
 8001b0a:	4682      	mov	sl, r0
 8001b0c:	0b3f      	lsrs	r7, r7, #12
 8001b0e:	0d6d      	lsrs	r5, r5, #21
 8001b10:	0fc9      	lsrs	r1, r1, #31
 8001b12:	4691      	mov	r9, r2
 8001b14:	0d64      	lsrs	r4, r4, #21
 8001b16:	0fdb      	lsrs	r3, r3, #31
 8001b18:	2001      	movs	r0, #1
 8001b1a:	42b5      	cmp	r5, r6
 8001b1c:	d00a      	beq.n	8001b34 <__eqdf2+0x44>
 8001b1e:	42b4      	cmp	r4, r6
 8001b20:	d003      	beq.n	8001b2a <__eqdf2+0x3a>
 8001b22:	42a5      	cmp	r5, r4
 8001b24:	d101      	bne.n	8001b2a <__eqdf2+0x3a>
 8001b26:	4557      	cmp	r7, sl
 8001b28:	d00c      	beq.n	8001b44 <__eqdf2+0x54>
 8001b2a:	bc1c      	pop	{r2, r3, r4}
 8001b2c:	4690      	mov	r8, r2
 8001b2e:	4699      	mov	r9, r3
 8001b30:	46a2      	mov	sl, r4
 8001b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b34:	4666      	mov	r6, ip
 8001b36:	433e      	orrs	r6, r7
 8001b38:	d1f7      	bne.n	8001b2a <__eqdf2+0x3a>
 8001b3a:	42ac      	cmp	r4, r5
 8001b3c:	d1f5      	bne.n	8001b2a <__eqdf2+0x3a>
 8001b3e:	4654      	mov	r4, sl
 8001b40:	4314      	orrs	r4, r2
 8001b42:	d1f2      	bne.n	8001b2a <__eqdf2+0x3a>
 8001b44:	2001      	movs	r0, #1
 8001b46:	45c8      	cmp	r8, r9
 8001b48:	d1ef      	bne.n	8001b2a <__eqdf2+0x3a>
 8001b4a:	4299      	cmp	r1, r3
 8001b4c:	d007      	beq.n	8001b5e <__eqdf2+0x6e>
 8001b4e:	2d00      	cmp	r5, #0
 8001b50:	d1eb      	bne.n	8001b2a <__eqdf2+0x3a>
 8001b52:	4663      	mov	r3, ip
 8001b54:	431f      	orrs	r7, r3
 8001b56:	0038      	movs	r0, r7
 8001b58:	1e47      	subs	r7, r0, #1
 8001b5a:	41b8      	sbcs	r0, r7
 8001b5c:	e7e5      	b.n	8001b2a <__eqdf2+0x3a>
 8001b5e:	2000      	movs	r0, #0
 8001b60:	e7e3      	b.n	8001b2a <__eqdf2+0x3a>
 8001b62:	46c0      	nop			; (mov r8, r8)
 8001b64:	000007ff 	.word	0x000007ff

08001b68 <__gedf2>:
 8001b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b6a:	464f      	mov	r7, r9
 8001b6c:	4646      	mov	r6, r8
 8001b6e:	46d6      	mov	lr, sl
 8001b70:	004d      	lsls	r5, r1, #1
 8001b72:	b5c0      	push	{r6, r7, lr}
 8001b74:	030e      	lsls	r6, r1, #12
 8001b76:	0fc9      	lsrs	r1, r1, #31
 8001b78:	468a      	mov	sl, r1
 8001b7a:	492c      	ldr	r1, [pc, #176]	; (8001c2c <__gedf2+0xc4>)
 8001b7c:	031f      	lsls	r7, r3, #12
 8001b7e:	005c      	lsls	r4, r3, #1
 8001b80:	4680      	mov	r8, r0
 8001b82:	0b36      	lsrs	r6, r6, #12
 8001b84:	0d6d      	lsrs	r5, r5, #21
 8001b86:	4691      	mov	r9, r2
 8001b88:	0b3f      	lsrs	r7, r7, #12
 8001b8a:	0d64      	lsrs	r4, r4, #21
 8001b8c:	0fdb      	lsrs	r3, r3, #31
 8001b8e:	428d      	cmp	r5, r1
 8001b90:	d01e      	beq.n	8001bd0 <__gedf2+0x68>
 8001b92:	428c      	cmp	r4, r1
 8001b94:	d016      	beq.n	8001bc4 <__gedf2+0x5c>
 8001b96:	2d00      	cmp	r5, #0
 8001b98:	d11e      	bne.n	8001bd8 <__gedf2+0x70>
 8001b9a:	4330      	orrs	r0, r6
 8001b9c:	4684      	mov	ip, r0
 8001b9e:	2c00      	cmp	r4, #0
 8001ba0:	d101      	bne.n	8001ba6 <__gedf2+0x3e>
 8001ba2:	433a      	orrs	r2, r7
 8001ba4:	d023      	beq.n	8001bee <__gedf2+0x86>
 8001ba6:	4662      	mov	r2, ip
 8001ba8:	2a00      	cmp	r2, #0
 8001baa:	d01a      	beq.n	8001be2 <__gedf2+0x7a>
 8001bac:	459a      	cmp	sl, r3
 8001bae:	d029      	beq.n	8001c04 <__gedf2+0x9c>
 8001bb0:	4651      	mov	r1, sl
 8001bb2:	2002      	movs	r0, #2
 8001bb4:	3901      	subs	r1, #1
 8001bb6:	4008      	ands	r0, r1
 8001bb8:	3801      	subs	r0, #1
 8001bba:	bc1c      	pop	{r2, r3, r4}
 8001bbc:	4690      	mov	r8, r2
 8001bbe:	4699      	mov	r9, r3
 8001bc0:	46a2      	mov	sl, r4
 8001bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bc4:	0039      	movs	r1, r7
 8001bc6:	4311      	orrs	r1, r2
 8001bc8:	d0e5      	beq.n	8001b96 <__gedf2+0x2e>
 8001bca:	2002      	movs	r0, #2
 8001bcc:	4240      	negs	r0, r0
 8001bce:	e7f4      	b.n	8001bba <__gedf2+0x52>
 8001bd0:	4330      	orrs	r0, r6
 8001bd2:	d1fa      	bne.n	8001bca <__gedf2+0x62>
 8001bd4:	42ac      	cmp	r4, r5
 8001bd6:	d00f      	beq.n	8001bf8 <__gedf2+0x90>
 8001bd8:	2c00      	cmp	r4, #0
 8001bda:	d10f      	bne.n	8001bfc <__gedf2+0x94>
 8001bdc:	433a      	orrs	r2, r7
 8001bde:	d0e7      	beq.n	8001bb0 <__gedf2+0x48>
 8001be0:	e00c      	b.n	8001bfc <__gedf2+0x94>
 8001be2:	2201      	movs	r2, #1
 8001be4:	3b01      	subs	r3, #1
 8001be6:	4393      	bics	r3, r2
 8001be8:	0018      	movs	r0, r3
 8001bea:	3001      	adds	r0, #1
 8001bec:	e7e5      	b.n	8001bba <__gedf2+0x52>
 8001bee:	4663      	mov	r3, ip
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d0e1      	beq.n	8001bba <__gedf2+0x52>
 8001bf6:	e7db      	b.n	8001bb0 <__gedf2+0x48>
 8001bf8:	433a      	orrs	r2, r7
 8001bfa:	d1e6      	bne.n	8001bca <__gedf2+0x62>
 8001bfc:	459a      	cmp	sl, r3
 8001bfe:	d1d7      	bne.n	8001bb0 <__gedf2+0x48>
 8001c00:	42a5      	cmp	r5, r4
 8001c02:	dcd5      	bgt.n	8001bb0 <__gedf2+0x48>
 8001c04:	42a5      	cmp	r5, r4
 8001c06:	db05      	blt.n	8001c14 <__gedf2+0xac>
 8001c08:	42be      	cmp	r6, r7
 8001c0a:	d8d1      	bhi.n	8001bb0 <__gedf2+0x48>
 8001c0c:	d008      	beq.n	8001c20 <__gedf2+0xb8>
 8001c0e:	2000      	movs	r0, #0
 8001c10:	42be      	cmp	r6, r7
 8001c12:	d2d2      	bcs.n	8001bba <__gedf2+0x52>
 8001c14:	4650      	mov	r0, sl
 8001c16:	2301      	movs	r3, #1
 8001c18:	3801      	subs	r0, #1
 8001c1a:	4398      	bics	r0, r3
 8001c1c:	3001      	adds	r0, #1
 8001c1e:	e7cc      	b.n	8001bba <__gedf2+0x52>
 8001c20:	45c8      	cmp	r8, r9
 8001c22:	d8c5      	bhi.n	8001bb0 <__gedf2+0x48>
 8001c24:	2000      	movs	r0, #0
 8001c26:	45c8      	cmp	r8, r9
 8001c28:	d3f4      	bcc.n	8001c14 <__gedf2+0xac>
 8001c2a:	e7c6      	b.n	8001bba <__gedf2+0x52>
 8001c2c:	000007ff 	.word	0x000007ff

08001c30 <__ledf2>:
 8001c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c32:	464f      	mov	r7, r9
 8001c34:	4646      	mov	r6, r8
 8001c36:	46d6      	mov	lr, sl
 8001c38:	004d      	lsls	r5, r1, #1
 8001c3a:	b5c0      	push	{r6, r7, lr}
 8001c3c:	030e      	lsls	r6, r1, #12
 8001c3e:	0fc9      	lsrs	r1, r1, #31
 8001c40:	468a      	mov	sl, r1
 8001c42:	492e      	ldr	r1, [pc, #184]	; (8001cfc <__ledf2+0xcc>)
 8001c44:	031f      	lsls	r7, r3, #12
 8001c46:	005c      	lsls	r4, r3, #1
 8001c48:	4680      	mov	r8, r0
 8001c4a:	0b36      	lsrs	r6, r6, #12
 8001c4c:	0d6d      	lsrs	r5, r5, #21
 8001c4e:	4691      	mov	r9, r2
 8001c50:	0b3f      	lsrs	r7, r7, #12
 8001c52:	0d64      	lsrs	r4, r4, #21
 8001c54:	0fdb      	lsrs	r3, r3, #31
 8001c56:	428d      	cmp	r5, r1
 8001c58:	d018      	beq.n	8001c8c <__ledf2+0x5c>
 8001c5a:	428c      	cmp	r4, r1
 8001c5c:	d011      	beq.n	8001c82 <__ledf2+0x52>
 8001c5e:	2d00      	cmp	r5, #0
 8001c60:	d118      	bne.n	8001c94 <__ledf2+0x64>
 8001c62:	4330      	orrs	r0, r6
 8001c64:	4684      	mov	ip, r0
 8001c66:	2c00      	cmp	r4, #0
 8001c68:	d11e      	bne.n	8001ca8 <__ledf2+0x78>
 8001c6a:	433a      	orrs	r2, r7
 8001c6c:	d11c      	bne.n	8001ca8 <__ledf2+0x78>
 8001c6e:	4663      	mov	r3, ip
 8001c70:	2000      	movs	r0, #0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d030      	beq.n	8001cd8 <__ledf2+0xa8>
 8001c76:	4651      	mov	r1, sl
 8001c78:	2002      	movs	r0, #2
 8001c7a:	3901      	subs	r1, #1
 8001c7c:	4008      	ands	r0, r1
 8001c7e:	3801      	subs	r0, #1
 8001c80:	e02a      	b.n	8001cd8 <__ledf2+0xa8>
 8001c82:	0039      	movs	r1, r7
 8001c84:	4311      	orrs	r1, r2
 8001c86:	d0ea      	beq.n	8001c5e <__ledf2+0x2e>
 8001c88:	2002      	movs	r0, #2
 8001c8a:	e025      	b.n	8001cd8 <__ledf2+0xa8>
 8001c8c:	4330      	orrs	r0, r6
 8001c8e:	d1fb      	bne.n	8001c88 <__ledf2+0x58>
 8001c90:	42ac      	cmp	r4, r5
 8001c92:	d026      	beq.n	8001ce2 <__ledf2+0xb2>
 8001c94:	2c00      	cmp	r4, #0
 8001c96:	d126      	bne.n	8001ce6 <__ledf2+0xb6>
 8001c98:	433a      	orrs	r2, r7
 8001c9a:	d124      	bne.n	8001ce6 <__ledf2+0xb6>
 8001c9c:	4651      	mov	r1, sl
 8001c9e:	2002      	movs	r0, #2
 8001ca0:	3901      	subs	r1, #1
 8001ca2:	4008      	ands	r0, r1
 8001ca4:	3801      	subs	r0, #1
 8001ca6:	e017      	b.n	8001cd8 <__ledf2+0xa8>
 8001ca8:	4662      	mov	r2, ip
 8001caa:	2a00      	cmp	r2, #0
 8001cac:	d00f      	beq.n	8001cce <__ledf2+0x9e>
 8001cae:	459a      	cmp	sl, r3
 8001cb0:	d1e1      	bne.n	8001c76 <__ledf2+0x46>
 8001cb2:	42a5      	cmp	r5, r4
 8001cb4:	db05      	blt.n	8001cc2 <__ledf2+0x92>
 8001cb6:	42be      	cmp	r6, r7
 8001cb8:	d8dd      	bhi.n	8001c76 <__ledf2+0x46>
 8001cba:	d019      	beq.n	8001cf0 <__ledf2+0xc0>
 8001cbc:	2000      	movs	r0, #0
 8001cbe:	42be      	cmp	r6, r7
 8001cc0:	d20a      	bcs.n	8001cd8 <__ledf2+0xa8>
 8001cc2:	4650      	mov	r0, sl
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	3801      	subs	r0, #1
 8001cc8:	4398      	bics	r0, r3
 8001cca:	3001      	adds	r0, #1
 8001ccc:	e004      	b.n	8001cd8 <__ledf2+0xa8>
 8001cce:	2201      	movs	r2, #1
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	4393      	bics	r3, r2
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	3001      	adds	r0, #1
 8001cd8:	bc1c      	pop	{r2, r3, r4}
 8001cda:	4690      	mov	r8, r2
 8001cdc:	4699      	mov	r9, r3
 8001cde:	46a2      	mov	sl, r4
 8001ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ce2:	433a      	orrs	r2, r7
 8001ce4:	d1d0      	bne.n	8001c88 <__ledf2+0x58>
 8001ce6:	459a      	cmp	sl, r3
 8001ce8:	d1c5      	bne.n	8001c76 <__ledf2+0x46>
 8001cea:	42a5      	cmp	r5, r4
 8001cec:	dcc3      	bgt.n	8001c76 <__ledf2+0x46>
 8001cee:	e7e0      	b.n	8001cb2 <__ledf2+0x82>
 8001cf0:	45c8      	cmp	r8, r9
 8001cf2:	d8c0      	bhi.n	8001c76 <__ledf2+0x46>
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	45c8      	cmp	r8, r9
 8001cf8:	d3e3      	bcc.n	8001cc2 <__ledf2+0x92>
 8001cfa:	e7ed      	b.n	8001cd8 <__ledf2+0xa8>
 8001cfc:	000007ff 	.word	0x000007ff

08001d00 <__aeabi_dmul>:
 8001d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d02:	4657      	mov	r7, sl
 8001d04:	46de      	mov	lr, fp
 8001d06:	464e      	mov	r6, r9
 8001d08:	4645      	mov	r5, r8
 8001d0a:	b5e0      	push	{r5, r6, r7, lr}
 8001d0c:	4683      	mov	fp, r0
 8001d0e:	0006      	movs	r6, r0
 8001d10:	030f      	lsls	r7, r1, #12
 8001d12:	0048      	lsls	r0, r1, #1
 8001d14:	b087      	sub	sp, #28
 8001d16:	4692      	mov	sl, r2
 8001d18:	001d      	movs	r5, r3
 8001d1a:	0b3f      	lsrs	r7, r7, #12
 8001d1c:	0d40      	lsrs	r0, r0, #21
 8001d1e:	0fcc      	lsrs	r4, r1, #31
 8001d20:	2800      	cmp	r0, #0
 8001d22:	d100      	bne.n	8001d26 <__aeabi_dmul+0x26>
 8001d24:	e06f      	b.n	8001e06 <__aeabi_dmul+0x106>
 8001d26:	4bde      	ldr	r3, [pc, #888]	; (80020a0 <__aeabi_dmul+0x3a0>)
 8001d28:	4298      	cmp	r0, r3
 8001d2a:	d038      	beq.n	8001d9e <__aeabi_dmul+0x9e>
 8001d2c:	2380      	movs	r3, #128	; 0x80
 8001d2e:	00ff      	lsls	r7, r7, #3
 8001d30:	041b      	lsls	r3, r3, #16
 8001d32:	431f      	orrs	r7, r3
 8001d34:	0f73      	lsrs	r3, r6, #29
 8001d36:	433b      	orrs	r3, r7
 8001d38:	9301      	str	r3, [sp, #4]
 8001d3a:	4bda      	ldr	r3, [pc, #872]	; (80020a4 <__aeabi_dmul+0x3a4>)
 8001d3c:	2700      	movs	r7, #0
 8001d3e:	4699      	mov	r9, r3
 8001d40:	2300      	movs	r3, #0
 8001d42:	469b      	mov	fp, r3
 8001d44:	00f6      	lsls	r6, r6, #3
 8001d46:	4481      	add	r9, r0
 8001d48:	032b      	lsls	r3, r5, #12
 8001d4a:	0069      	lsls	r1, r5, #1
 8001d4c:	0b1b      	lsrs	r3, r3, #12
 8001d4e:	4652      	mov	r2, sl
 8001d50:	4698      	mov	r8, r3
 8001d52:	0d49      	lsrs	r1, r1, #21
 8001d54:	0fed      	lsrs	r5, r5, #31
 8001d56:	2900      	cmp	r1, #0
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dmul+0x5c>
 8001d5a:	e085      	b.n	8001e68 <__aeabi_dmul+0x168>
 8001d5c:	4bd0      	ldr	r3, [pc, #832]	; (80020a0 <__aeabi_dmul+0x3a0>)
 8001d5e:	4299      	cmp	r1, r3
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dmul+0x64>
 8001d62:	e073      	b.n	8001e4c <__aeabi_dmul+0x14c>
 8001d64:	4643      	mov	r3, r8
 8001d66:	00da      	lsls	r2, r3, #3
 8001d68:	2380      	movs	r3, #128	; 0x80
 8001d6a:	041b      	lsls	r3, r3, #16
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	4652      	mov	r2, sl
 8001d70:	48cc      	ldr	r0, [pc, #816]	; (80020a4 <__aeabi_dmul+0x3a4>)
 8001d72:	0f52      	lsrs	r2, r2, #29
 8001d74:	4684      	mov	ip, r0
 8001d76:	4313      	orrs	r3, r2
 8001d78:	4652      	mov	r2, sl
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	4461      	add	r1, ip
 8001d7e:	00d2      	lsls	r2, r2, #3
 8001d80:	4489      	add	r9, r1
 8001d82:	0021      	movs	r1, r4
 8001d84:	4069      	eors	r1, r5
 8001d86:	9100      	str	r1, [sp, #0]
 8001d88:	468c      	mov	ip, r1
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	4449      	add	r1, r9
 8001d8e:	468a      	mov	sl, r1
 8001d90:	2f0f      	cmp	r7, #15
 8001d92:	d900      	bls.n	8001d96 <__aeabi_dmul+0x96>
 8001d94:	e090      	b.n	8001eb8 <__aeabi_dmul+0x1b8>
 8001d96:	49c4      	ldr	r1, [pc, #784]	; (80020a8 <__aeabi_dmul+0x3a8>)
 8001d98:	00bf      	lsls	r7, r7, #2
 8001d9a:	59cf      	ldr	r7, [r1, r7]
 8001d9c:	46bf      	mov	pc, r7
 8001d9e:	465b      	mov	r3, fp
 8001da0:	433b      	orrs	r3, r7
 8001da2:	9301      	str	r3, [sp, #4]
 8001da4:	d000      	beq.n	8001da8 <__aeabi_dmul+0xa8>
 8001da6:	e16a      	b.n	800207e <__aeabi_dmul+0x37e>
 8001da8:	2302      	movs	r3, #2
 8001daa:	2708      	movs	r7, #8
 8001dac:	2600      	movs	r6, #0
 8001dae:	4681      	mov	r9, r0
 8001db0:	469b      	mov	fp, r3
 8001db2:	e7c9      	b.n	8001d48 <__aeabi_dmul+0x48>
 8001db4:	0032      	movs	r2, r6
 8001db6:	4658      	mov	r0, fp
 8001db8:	9b01      	ldr	r3, [sp, #4]
 8001dba:	4661      	mov	r1, ip
 8001dbc:	9100      	str	r1, [sp, #0]
 8001dbe:	2802      	cmp	r0, #2
 8001dc0:	d100      	bne.n	8001dc4 <__aeabi_dmul+0xc4>
 8001dc2:	e075      	b.n	8001eb0 <__aeabi_dmul+0x1b0>
 8001dc4:	2803      	cmp	r0, #3
 8001dc6:	d100      	bne.n	8001dca <__aeabi_dmul+0xca>
 8001dc8:	e1fe      	b.n	80021c8 <__aeabi_dmul+0x4c8>
 8001dca:	2801      	cmp	r0, #1
 8001dcc:	d000      	beq.n	8001dd0 <__aeabi_dmul+0xd0>
 8001dce:	e12c      	b.n	800202a <__aeabi_dmul+0x32a>
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	2700      	movs	r7, #0
 8001dd4:	2600      	movs	r6, #0
 8001dd6:	2500      	movs	r5, #0
 8001dd8:	033f      	lsls	r7, r7, #12
 8001dda:	0d2a      	lsrs	r2, r5, #20
 8001ddc:	0b3f      	lsrs	r7, r7, #12
 8001dde:	48b3      	ldr	r0, [pc, #716]	; (80020ac <__aeabi_dmul+0x3ac>)
 8001de0:	0512      	lsls	r2, r2, #20
 8001de2:	433a      	orrs	r2, r7
 8001de4:	4002      	ands	r2, r0
 8001de6:	051b      	lsls	r3, r3, #20
 8001de8:	4313      	orrs	r3, r2
 8001dea:	9a00      	ldr	r2, [sp, #0]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	07d1      	lsls	r1, r2, #31
 8001df0:	085b      	lsrs	r3, r3, #1
 8001df2:	430b      	orrs	r3, r1
 8001df4:	0030      	movs	r0, r6
 8001df6:	0019      	movs	r1, r3
 8001df8:	b007      	add	sp, #28
 8001dfa:	bc3c      	pop	{r2, r3, r4, r5}
 8001dfc:	4690      	mov	r8, r2
 8001dfe:	4699      	mov	r9, r3
 8001e00:	46a2      	mov	sl, r4
 8001e02:	46ab      	mov	fp, r5
 8001e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e06:	465b      	mov	r3, fp
 8001e08:	433b      	orrs	r3, r7
 8001e0a:	9301      	str	r3, [sp, #4]
 8001e0c:	d100      	bne.n	8001e10 <__aeabi_dmul+0x110>
 8001e0e:	e12f      	b.n	8002070 <__aeabi_dmul+0x370>
 8001e10:	2f00      	cmp	r7, #0
 8001e12:	d100      	bne.n	8001e16 <__aeabi_dmul+0x116>
 8001e14:	e1a5      	b.n	8002162 <__aeabi_dmul+0x462>
 8001e16:	0038      	movs	r0, r7
 8001e18:	f000 fe0a 	bl	8002a30 <__clzsi2>
 8001e1c:	0003      	movs	r3, r0
 8001e1e:	3b0b      	subs	r3, #11
 8001e20:	2b1c      	cmp	r3, #28
 8001e22:	dd00      	ble.n	8001e26 <__aeabi_dmul+0x126>
 8001e24:	e196      	b.n	8002154 <__aeabi_dmul+0x454>
 8001e26:	221d      	movs	r2, #29
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	465a      	mov	r2, fp
 8001e2c:	0001      	movs	r1, r0
 8001e2e:	40da      	lsrs	r2, r3
 8001e30:	465e      	mov	r6, fp
 8001e32:	3908      	subs	r1, #8
 8001e34:	408f      	lsls	r7, r1
 8001e36:	0013      	movs	r3, r2
 8001e38:	408e      	lsls	r6, r1
 8001e3a:	433b      	orrs	r3, r7
 8001e3c:	9301      	str	r3, [sp, #4]
 8001e3e:	4b9c      	ldr	r3, [pc, #624]	; (80020b0 <__aeabi_dmul+0x3b0>)
 8001e40:	2700      	movs	r7, #0
 8001e42:	1a1b      	subs	r3, r3, r0
 8001e44:	4699      	mov	r9, r3
 8001e46:	2300      	movs	r3, #0
 8001e48:	469b      	mov	fp, r3
 8001e4a:	e77d      	b.n	8001d48 <__aeabi_dmul+0x48>
 8001e4c:	4641      	mov	r1, r8
 8001e4e:	4653      	mov	r3, sl
 8001e50:	430b      	orrs	r3, r1
 8001e52:	4993      	ldr	r1, [pc, #588]	; (80020a0 <__aeabi_dmul+0x3a0>)
 8001e54:	468c      	mov	ip, r1
 8001e56:	44e1      	add	r9, ip
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d000      	beq.n	8001e5e <__aeabi_dmul+0x15e>
 8001e5c:	e11a      	b.n	8002094 <__aeabi_dmul+0x394>
 8001e5e:	2202      	movs	r2, #2
 8001e60:	2002      	movs	r0, #2
 8001e62:	4317      	orrs	r7, r2
 8001e64:	2200      	movs	r2, #0
 8001e66:	e78c      	b.n	8001d82 <__aeabi_dmul+0x82>
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	d100      	bne.n	8001e6e <__aeabi_dmul+0x16e>
 8001e6c:	e10d      	b.n	800208a <__aeabi_dmul+0x38a>
 8001e6e:	4643      	mov	r3, r8
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d100      	bne.n	8001e76 <__aeabi_dmul+0x176>
 8001e74:	e181      	b.n	800217a <__aeabi_dmul+0x47a>
 8001e76:	4640      	mov	r0, r8
 8001e78:	f000 fdda 	bl	8002a30 <__clzsi2>
 8001e7c:	0002      	movs	r2, r0
 8001e7e:	3a0b      	subs	r2, #11
 8001e80:	2a1c      	cmp	r2, #28
 8001e82:	dd00      	ble.n	8001e86 <__aeabi_dmul+0x186>
 8001e84:	e172      	b.n	800216c <__aeabi_dmul+0x46c>
 8001e86:	0001      	movs	r1, r0
 8001e88:	4643      	mov	r3, r8
 8001e8a:	3908      	subs	r1, #8
 8001e8c:	408b      	lsls	r3, r1
 8001e8e:	4698      	mov	r8, r3
 8001e90:	231d      	movs	r3, #29
 8001e92:	1a9a      	subs	r2, r3, r2
 8001e94:	4653      	mov	r3, sl
 8001e96:	40d3      	lsrs	r3, r2
 8001e98:	001a      	movs	r2, r3
 8001e9a:	4643      	mov	r3, r8
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	4652      	mov	r2, sl
 8001ea0:	408a      	lsls	r2, r1
 8001ea2:	4649      	mov	r1, r9
 8001ea4:	1a08      	subs	r0, r1, r0
 8001ea6:	4982      	ldr	r1, [pc, #520]	; (80020b0 <__aeabi_dmul+0x3b0>)
 8001ea8:	4689      	mov	r9, r1
 8001eaa:	4481      	add	r9, r0
 8001eac:	2000      	movs	r0, #0
 8001eae:	e768      	b.n	8001d82 <__aeabi_dmul+0x82>
 8001eb0:	4b7b      	ldr	r3, [pc, #492]	; (80020a0 <__aeabi_dmul+0x3a0>)
 8001eb2:	2700      	movs	r7, #0
 8001eb4:	2600      	movs	r6, #0
 8001eb6:	e78e      	b.n	8001dd6 <__aeabi_dmul+0xd6>
 8001eb8:	0c14      	lsrs	r4, r2, #16
 8001eba:	0412      	lsls	r2, r2, #16
 8001ebc:	0c12      	lsrs	r2, r2, #16
 8001ebe:	0011      	movs	r1, r2
 8001ec0:	0c37      	lsrs	r7, r6, #16
 8001ec2:	0436      	lsls	r6, r6, #16
 8001ec4:	0c35      	lsrs	r5, r6, #16
 8001ec6:	4379      	muls	r1, r7
 8001ec8:	0028      	movs	r0, r5
 8001eca:	468c      	mov	ip, r1
 8001ecc:	002e      	movs	r6, r5
 8001ece:	4360      	muls	r0, r4
 8001ed0:	4460      	add	r0, ip
 8001ed2:	4683      	mov	fp, r0
 8001ed4:	4356      	muls	r6, r2
 8001ed6:	0021      	movs	r1, r4
 8001ed8:	0c30      	lsrs	r0, r6, #16
 8001eda:	4680      	mov	r8, r0
 8001edc:	4658      	mov	r0, fp
 8001ede:	4379      	muls	r1, r7
 8001ee0:	4440      	add	r0, r8
 8001ee2:	9102      	str	r1, [sp, #8]
 8001ee4:	4584      	cmp	ip, r0
 8001ee6:	d906      	bls.n	8001ef6 <__aeabi_dmul+0x1f6>
 8001ee8:	4688      	mov	r8, r1
 8001eea:	2180      	movs	r1, #128	; 0x80
 8001eec:	0249      	lsls	r1, r1, #9
 8001eee:	468c      	mov	ip, r1
 8001ef0:	44e0      	add	r8, ip
 8001ef2:	4641      	mov	r1, r8
 8001ef4:	9102      	str	r1, [sp, #8]
 8001ef6:	0436      	lsls	r6, r6, #16
 8001ef8:	0c01      	lsrs	r1, r0, #16
 8001efa:	0c36      	lsrs	r6, r6, #16
 8001efc:	0400      	lsls	r0, r0, #16
 8001efe:	468b      	mov	fp, r1
 8001f00:	1981      	adds	r1, r0, r6
 8001f02:	0c1e      	lsrs	r6, r3, #16
 8001f04:	041b      	lsls	r3, r3, #16
 8001f06:	0c1b      	lsrs	r3, r3, #16
 8001f08:	9103      	str	r1, [sp, #12]
 8001f0a:	0019      	movs	r1, r3
 8001f0c:	4379      	muls	r1, r7
 8001f0e:	468c      	mov	ip, r1
 8001f10:	0028      	movs	r0, r5
 8001f12:	4375      	muls	r5, r6
 8001f14:	4465      	add	r5, ip
 8001f16:	46a8      	mov	r8, r5
 8001f18:	4358      	muls	r0, r3
 8001f1a:	0c05      	lsrs	r5, r0, #16
 8001f1c:	4445      	add	r5, r8
 8001f1e:	4377      	muls	r7, r6
 8001f20:	42a9      	cmp	r1, r5
 8001f22:	d903      	bls.n	8001f2c <__aeabi_dmul+0x22c>
 8001f24:	2180      	movs	r1, #128	; 0x80
 8001f26:	0249      	lsls	r1, r1, #9
 8001f28:	468c      	mov	ip, r1
 8001f2a:	4467      	add	r7, ip
 8001f2c:	0c29      	lsrs	r1, r5, #16
 8001f2e:	468c      	mov	ip, r1
 8001f30:	0039      	movs	r1, r7
 8001f32:	0400      	lsls	r0, r0, #16
 8001f34:	0c00      	lsrs	r0, r0, #16
 8001f36:	042d      	lsls	r5, r5, #16
 8001f38:	182d      	adds	r5, r5, r0
 8001f3a:	4461      	add	r1, ip
 8001f3c:	44ab      	add	fp, r5
 8001f3e:	9105      	str	r1, [sp, #20]
 8001f40:	4659      	mov	r1, fp
 8001f42:	9104      	str	r1, [sp, #16]
 8001f44:	9901      	ldr	r1, [sp, #4]
 8001f46:	040f      	lsls	r7, r1, #16
 8001f48:	0c3f      	lsrs	r7, r7, #16
 8001f4a:	0c08      	lsrs	r0, r1, #16
 8001f4c:	0039      	movs	r1, r7
 8001f4e:	4351      	muls	r1, r2
 8001f50:	4342      	muls	r2, r0
 8001f52:	4690      	mov	r8, r2
 8001f54:	0002      	movs	r2, r0
 8001f56:	468c      	mov	ip, r1
 8001f58:	0c09      	lsrs	r1, r1, #16
 8001f5a:	468b      	mov	fp, r1
 8001f5c:	4362      	muls	r2, r4
 8001f5e:	437c      	muls	r4, r7
 8001f60:	4444      	add	r4, r8
 8001f62:	445c      	add	r4, fp
 8001f64:	45a0      	cmp	r8, r4
 8001f66:	d903      	bls.n	8001f70 <__aeabi_dmul+0x270>
 8001f68:	2180      	movs	r1, #128	; 0x80
 8001f6a:	0249      	lsls	r1, r1, #9
 8001f6c:	4688      	mov	r8, r1
 8001f6e:	4442      	add	r2, r8
 8001f70:	0c21      	lsrs	r1, r4, #16
 8001f72:	4688      	mov	r8, r1
 8001f74:	4661      	mov	r1, ip
 8001f76:	0409      	lsls	r1, r1, #16
 8001f78:	0c09      	lsrs	r1, r1, #16
 8001f7a:	468c      	mov	ip, r1
 8001f7c:	0039      	movs	r1, r7
 8001f7e:	4359      	muls	r1, r3
 8001f80:	4343      	muls	r3, r0
 8001f82:	4370      	muls	r0, r6
 8001f84:	437e      	muls	r6, r7
 8001f86:	0c0f      	lsrs	r7, r1, #16
 8001f88:	18f6      	adds	r6, r6, r3
 8001f8a:	0424      	lsls	r4, r4, #16
 8001f8c:	19be      	adds	r6, r7, r6
 8001f8e:	4464      	add	r4, ip
 8001f90:	4442      	add	r2, r8
 8001f92:	468c      	mov	ip, r1
 8001f94:	42b3      	cmp	r3, r6
 8001f96:	d903      	bls.n	8001fa0 <__aeabi_dmul+0x2a0>
 8001f98:	2380      	movs	r3, #128	; 0x80
 8001f9a:	025b      	lsls	r3, r3, #9
 8001f9c:	4698      	mov	r8, r3
 8001f9e:	4440      	add	r0, r8
 8001fa0:	9b02      	ldr	r3, [sp, #8]
 8001fa2:	4661      	mov	r1, ip
 8001fa4:	4698      	mov	r8, r3
 8001fa6:	9b04      	ldr	r3, [sp, #16]
 8001fa8:	0437      	lsls	r7, r6, #16
 8001faa:	4443      	add	r3, r8
 8001fac:	469b      	mov	fp, r3
 8001fae:	45ab      	cmp	fp, r5
 8001fb0:	41ad      	sbcs	r5, r5
 8001fb2:	426b      	negs	r3, r5
 8001fb4:	040d      	lsls	r5, r1, #16
 8001fb6:	9905      	ldr	r1, [sp, #20]
 8001fb8:	0c2d      	lsrs	r5, r5, #16
 8001fba:	468c      	mov	ip, r1
 8001fbc:	197f      	adds	r7, r7, r5
 8001fbe:	4467      	add	r7, ip
 8001fc0:	18fd      	adds	r5, r7, r3
 8001fc2:	46a8      	mov	r8, r5
 8001fc4:	465d      	mov	r5, fp
 8001fc6:	192d      	adds	r5, r5, r4
 8001fc8:	42a5      	cmp	r5, r4
 8001fca:	41a4      	sbcs	r4, r4
 8001fcc:	4693      	mov	fp, r2
 8001fce:	4264      	negs	r4, r4
 8001fd0:	46a4      	mov	ip, r4
 8001fd2:	44c3      	add	fp, r8
 8001fd4:	44dc      	add	ip, fp
 8001fd6:	428f      	cmp	r7, r1
 8001fd8:	41bf      	sbcs	r7, r7
 8001fda:	4598      	cmp	r8, r3
 8001fdc:	419b      	sbcs	r3, r3
 8001fde:	4593      	cmp	fp, r2
 8001fe0:	4192      	sbcs	r2, r2
 8001fe2:	45a4      	cmp	ip, r4
 8001fe4:	41a4      	sbcs	r4, r4
 8001fe6:	425b      	negs	r3, r3
 8001fe8:	427f      	negs	r7, r7
 8001fea:	431f      	orrs	r7, r3
 8001fec:	0c36      	lsrs	r6, r6, #16
 8001fee:	4252      	negs	r2, r2
 8001ff0:	4264      	negs	r4, r4
 8001ff2:	19bf      	adds	r7, r7, r6
 8001ff4:	4322      	orrs	r2, r4
 8001ff6:	18bf      	adds	r7, r7, r2
 8001ff8:	4662      	mov	r2, ip
 8001ffa:	1838      	adds	r0, r7, r0
 8001ffc:	0243      	lsls	r3, r0, #9
 8001ffe:	0dd2      	lsrs	r2, r2, #23
 8002000:	9903      	ldr	r1, [sp, #12]
 8002002:	4313      	orrs	r3, r2
 8002004:	026a      	lsls	r2, r5, #9
 8002006:	430a      	orrs	r2, r1
 8002008:	1e50      	subs	r0, r2, #1
 800200a:	4182      	sbcs	r2, r0
 800200c:	4661      	mov	r1, ip
 800200e:	0ded      	lsrs	r5, r5, #23
 8002010:	432a      	orrs	r2, r5
 8002012:	024e      	lsls	r6, r1, #9
 8002014:	4332      	orrs	r2, r6
 8002016:	01d9      	lsls	r1, r3, #7
 8002018:	d400      	bmi.n	800201c <__aeabi_dmul+0x31c>
 800201a:	e0b3      	b.n	8002184 <__aeabi_dmul+0x484>
 800201c:	2601      	movs	r6, #1
 800201e:	0850      	lsrs	r0, r2, #1
 8002020:	4032      	ands	r2, r6
 8002022:	4302      	orrs	r2, r0
 8002024:	07de      	lsls	r6, r3, #31
 8002026:	4332      	orrs	r2, r6
 8002028:	085b      	lsrs	r3, r3, #1
 800202a:	4c22      	ldr	r4, [pc, #136]	; (80020b4 <__aeabi_dmul+0x3b4>)
 800202c:	4454      	add	r4, sl
 800202e:	2c00      	cmp	r4, #0
 8002030:	dd62      	ble.n	80020f8 <__aeabi_dmul+0x3f8>
 8002032:	0751      	lsls	r1, r2, #29
 8002034:	d009      	beq.n	800204a <__aeabi_dmul+0x34a>
 8002036:	200f      	movs	r0, #15
 8002038:	4010      	ands	r0, r2
 800203a:	2804      	cmp	r0, #4
 800203c:	d005      	beq.n	800204a <__aeabi_dmul+0x34a>
 800203e:	1d10      	adds	r0, r2, #4
 8002040:	4290      	cmp	r0, r2
 8002042:	4192      	sbcs	r2, r2
 8002044:	4252      	negs	r2, r2
 8002046:	189b      	adds	r3, r3, r2
 8002048:	0002      	movs	r2, r0
 800204a:	01d9      	lsls	r1, r3, #7
 800204c:	d504      	bpl.n	8002058 <__aeabi_dmul+0x358>
 800204e:	2480      	movs	r4, #128	; 0x80
 8002050:	4819      	ldr	r0, [pc, #100]	; (80020b8 <__aeabi_dmul+0x3b8>)
 8002052:	00e4      	lsls	r4, r4, #3
 8002054:	4003      	ands	r3, r0
 8002056:	4454      	add	r4, sl
 8002058:	4818      	ldr	r0, [pc, #96]	; (80020bc <__aeabi_dmul+0x3bc>)
 800205a:	4284      	cmp	r4, r0
 800205c:	dd00      	ble.n	8002060 <__aeabi_dmul+0x360>
 800205e:	e727      	b.n	8001eb0 <__aeabi_dmul+0x1b0>
 8002060:	075e      	lsls	r6, r3, #29
 8002062:	025b      	lsls	r3, r3, #9
 8002064:	08d2      	lsrs	r2, r2, #3
 8002066:	0b1f      	lsrs	r7, r3, #12
 8002068:	0563      	lsls	r3, r4, #21
 800206a:	4316      	orrs	r6, r2
 800206c:	0d5b      	lsrs	r3, r3, #21
 800206e:	e6b2      	b.n	8001dd6 <__aeabi_dmul+0xd6>
 8002070:	2300      	movs	r3, #0
 8002072:	4699      	mov	r9, r3
 8002074:	3301      	adds	r3, #1
 8002076:	2704      	movs	r7, #4
 8002078:	2600      	movs	r6, #0
 800207a:	469b      	mov	fp, r3
 800207c:	e664      	b.n	8001d48 <__aeabi_dmul+0x48>
 800207e:	2303      	movs	r3, #3
 8002080:	9701      	str	r7, [sp, #4]
 8002082:	4681      	mov	r9, r0
 8002084:	270c      	movs	r7, #12
 8002086:	469b      	mov	fp, r3
 8002088:	e65e      	b.n	8001d48 <__aeabi_dmul+0x48>
 800208a:	2201      	movs	r2, #1
 800208c:	2001      	movs	r0, #1
 800208e:	4317      	orrs	r7, r2
 8002090:	2200      	movs	r2, #0
 8002092:	e676      	b.n	8001d82 <__aeabi_dmul+0x82>
 8002094:	2303      	movs	r3, #3
 8002096:	2003      	movs	r0, #3
 8002098:	431f      	orrs	r7, r3
 800209a:	4643      	mov	r3, r8
 800209c:	e671      	b.n	8001d82 <__aeabi_dmul+0x82>
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	000007ff 	.word	0x000007ff
 80020a4:	fffffc01 	.word	0xfffffc01
 80020a8:	08006844 	.word	0x08006844
 80020ac:	800fffff 	.word	0x800fffff
 80020b0:	fffffc0d 	.word	0xfffffc0d
 80020b4:	000003ff 	.word	0x000003ff
 80020b8:	feffffff 	.word	0xfeffffff
 80020bc:	000007fe 	.word	0x000007fe
 80020c0:	2300      	movs	r3, #0
 80020c2:	2780      	movs	r7, #128	; 0x80
 80020c4:	9300      	str	r3, [sp, #0]
 80020c6:	033f      	lsls	r7, r7, #12
 80020c8:	2600      	movs	r6, #0
 80020ca:	4b43      	ldr	r3, [pc, #268]	; (80021d8 <__aeabi_dmul+0x4d8>)
 80020cc:	e683      	b.n	8001dd6 <__aeabi_dmul+0xd6>
 80020ce:	9b01      	ldr	r3, [sp, #4]
 80020d0:	0032      	movs	r2, r6
 80020d2:	46a4      	mov	ip, r4
 80020d4:	4658      	mov	r0, fp
 80020d6:	e670      	b.n	8001dba <__aeabi_dmul+0xba>
 80020d8:	46ac      	mov	ip, r5
 80020da:	e66e      	b.n	8001dba <__aeabi_dmul+0xba>
 80020dc:	2780      	movs	r7, #128	; 0x80
 80020de:	9901      	ldr	r1, [sp, #4]
 80020e0:	033f      	lsls	r7, r7, #12
 80020e2:	4239      	tst	r1, r7
 80020e4:	d02d      	beq.n	8002142 <__aeabi_dmul+0x442>
 80020e6:	423b      	tst	r3, r7
 80020e8:	d12b      	bne.n	8002142 <__aeabi_dmul+0x442>
 80020ea:	431f      	orrs	r7, r3
 80020ec:	033f      	lsls	r7, r7, #12
 80020ee:	0b3f      	lsrs	r7, r7, #12
 80020f0:	9500      	str	r5, [sp, #0]
 80020f2:	0016      	movs	r6, r2
 80020f4:	4b38      	ldr	r3, [pc, #224]	; (80021d8 <__aeabi_dmul+0x4d8>)
 80020f6:	e66e      	b.n	8001dd6 <__aeabi_dmul+0xd6>
 80020f8:	2501      	movs	r5, #1
 80020fa:	1b2d      	subs	r5, r5, r4
 80020fc:	2d38      	cmp	r5, #56	; 0x38
 80020fe:	dd00      	ble.n	8002102 <__aeabi_dmul+0x402>
 8002100:	e666      	b.n	8001dd0 <__aeabi_dmul+0xd0>
 8002102:	2d1f      	cmp	r5, #31
 8002104:	dc40      	bgt.n	8002188 <__aeabi_dmul+0x488>
 8002106:	4835      	ldr	r0, [pc, #212]	; (80021dc <__aeabi_dmul+0x4dc>)
 8002108:	001c      	movs	r4, r3
 800210a:	4450      	add	r0, sl
 800210c:	0016      	movs	r6, r2
 800210e:	4082      	lsls	r2, r0
 8002110:	4084      	lsls	r4, r0
 8002112:	40ee      	lsrs	r6, r5
 8002114:	1e50      	subs	r0, r2, #1
 8002116:	4182      	sbcs	r2, r0
 8002118:	4334      	orrs	r4, r6
 800211a:	4314      	orrs	r4, r2
 800211c:	40eb      	lsrs	r3, r5
 800211e:	0762      	lsls	r2, r4, #29
 8002120:	d009      	beq.n	8002136 <__aeabi_dmul+0x436>
 8002122:	220f      	movs	r2, #15
 8002124:	4022      	ands	r2, r4
 8002126:	2a04      	cmp	r2, #4
 8002128:	d005      	beq.n	8002136 <__aeabi_dmul+0x436>
 800212a:	0022      	movs	r2, r4
 800212c:	1d14      	adds	r4, r2, #4
 800212e:	4294      	cmp	r4, r2
 8002130:	4180      	sbcs	r0, r0
 8002132:	4240      	negs	r0, r0
 8002134:	181b      	adds	r3, r3, r0
 8002136:	021a      	lsls	r2, r3, #8
 8002138:	d53e      	bpl.n	80021b8 <__aeabi_dmul+0x4b8>
 800213a:	2301      	movs	r3, #1
 800213c:	2700      	movs	r7, #0
 800213e:	2600      	movs	r6, #0
 8002140:	e649      	b.n	8001dd6 <__aeabi_dmul+0xd6>
 8002142:	2780      	movs	r7, #128	; 0x80
 8002144:	9b01      	ldr	r3, [sp, #4]
 8002146:	033f      	lsls	r7, r7, #12
 8002148:	431f      	orrs	r7, r3
 800214a:	033f      	lsls	r7, r7, #12
 800214c:	0b3f      	lsrs	r7, r7, #12
 800214e:	9400      	str	r4, [sp, #0]
 8002150:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <__aeabi_dmul+0x4d8>)
 8002152:	e640      	b.n	8001dd6 <__aeabi_dmul+0xd6>
 8002154:	0003      	movs	r3, r0
 8002156:	465a      	mov	r2, fp
 8002158:	3b28      	subs	r3, #40	; 0x28
 800215a:	409a      	lsls	r2, r3
 800215c:	2600      	movs	r6, #0
 800215e:	9201      	str	r2, [sp, #4]
 8002160:	e66d      	b.n	8001e3e <__aeabi_dmul+0x13e>
 8002162:	4658      	mov	r0, fp
 8002164:	f000 fc64 	bl	8002a30 <__clzsi2>
 8002168:	3020      	adds	r0, #32
 800216a:	e657      	b.n	8001e1c <__aeabi_dmul+0x11c>
 800216c:	0003      	movs	r3, r0
 800216e:	4652      	mov	r2, sl
 8002170:	3b28      	subs	r3, #40	; 0x28
 8002172:	409a      	lsls	r2, r3
 8002174:	0013      	movs	r3, r2
 8002176:	2200      	movs	r2, #0
 8002178:	e693      	b.n	8001ea2 <__aeabi_dmul+0x1a2>
 800217a:	4650      	mov	r0, sl
 800217c:	f000 fc58 	bl	8002a30 <__clzsi2>
 8002180:	3020      	adds	r0, #32
 8002182:	e67b      	b.n	8001e7c <__aeabi_dmul+0x17c>
 8002184:	46ca      	mov	sl, r9
 8002186:	e750      	b.n	800202a <__aeabi_dmul+0x32a>
 8002188:	201f      	movs	r0, #31
 800218a:	001e      	movs	r6, r3
 800218c:	4240      	negs	r0, r0
 800218e:	1b04      	subs	r4, r0, r4
 8002190:	40e6      	lsrs	r6, r4
 8002192:	2d20      	cmp	r5, #32
 8002194:	d003      	beq.n	800219e <__aeabi_dmul+0x49e>
 8002196:	4c12      	ldr	r4, [pc, #72]	; (80021e0 <__aeabi_dmul+0x4e0>)
 8002198:	4454      	add	r4, sl
 800219a:	40a3      	lsls	r3, r4
 800219c:	431a      	orrs	r2, r3
 800219e:	1e50      	subs	r0, r2, #1
 80021a0:	4182      	sbcs	r2, r0
 80021a2:	4332      	orrs	r2, r6
 80021a4:	2607      	movs	r6, #7
 80021a6:	2700      	movs	r7, #0
 80021a8:	4016      	ands	r6, r2
 80021aa:	d009      	beq.n	80021c0 <__aeabi_dmul+0x4c0>
 80021ac:	200f      	movs	r0, #15
 80021ae:	2300      	movs	r3, #0
 80021b0:	4010      	ands	r0, r2
 80021b2:	0014      	movs	r4, r2
 80021b4:	2804      	cmp	r0, #4
 80021b6:	d1b9      	bne.n	800212c <__aeabi_dmul+0x42c>
 80021b8:	0022      	movs	r2, r4
 80021ba:	075e      	lsls	r6, r3, #29
 80021bc:	025b      	lsls	r3, r3, #9
 80021be:	0b1f      	lsrs	r7, r3, #12
 80021c0:	08d2      	lsrs	r2, r2, #3
 80021c2:	4316      	orrs	r6, r2
 80021c4:	2300      	movs	r3, #0
 80021c6:	e606      	b.n	8001dd6 <__aeabi_dmul+0xd6>
 80021c8:	2780      	movs	r7, #128	; 0x80
 80021ca:	033f      	lsls	r7, r7, #12
 80021cc:	431f      	orrs	r7, r3
 80021ce:	033f      	lsls	r7, r7, #12
 80021d0:	0b3f      	lsrs	r7, r7, #12
 80021d2:	0016      	movs	r6, r2
 80021d4:	4b00      	ldr	r3, [pc, #0]	; (80021d8 <__aeabi_dmul+0x4d8>)
 80021d6:	e5fe      	b.n	8001dd6 <__aeabi_dmul+0xd6>
 80021d8:	000007ff 	.word	0x000007ff
 80021dc:	0000041e 	.word	0x0000041e
 80021e0:	0000043e 	.word	0x0000043e

080021e4 <__aeabi_dsub>:
 80021e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021e6:	4657      	mov	r7, sl
 80021e8:	464e      	mov	r6, r9
 80021ea:	4645      	mov	r5, r8
 80021ec:	46de      	mov	lr, fp
 80021ee:	000c      	movs	r4, r1
 80021f0:	0309      	lsls	r1, r1, #12
 80021f2:	b5e0      	push	{r5, r6, r7, lr}
 80021f4:	0a49      	lsrs	r1, r1, #9
 80021f6:	0f46      	lsrs	r6, r0, #29
 80021f8:	005f      	lsls	r7, r3, #1
 80021fa:	4331      	orrs	r1, r6
 80021fc:	031e      	lsls	r6, r3, #12
 80021fe:	0fdb      	lsrs	r3, r3, #31
 8002200:	0a76      	lsrs	r6, r6, #9
 8002202:	469b      	mov	fp, r3
 8002204:	0f53      	lsrs	r3, r2, #29
 8002206:	4333      	orrs	r3, r6
 8002208:	4ec8      	ldr	r6, [pc, #800]	; (800252c <__aeabi_dsub+0x348>)
 800220a:	0065      	lsls	r5, r4, #1
 800220c:	00c0      	lsls	r0, r0, #3
 800220e:	0fe4      	lsrs	r4, r4, #31
 8002210:	00d2      	lsls	r2, r2, #3
 8002212:	0d6d      	lsrs	r5, r5, #21
 8002214:	46a2      	mov	sl, r4
 8002216:	4681      	mov	r9, r0
 8002218:	0d7f      	lsrs	r7, r7, #21
 800221a:	469c      	mov	ip, r3
 800221c:	4690      	mov	r8, r2
 800221e:	42b7      	cmp	r7, r6
 8002220:	d100      	bne.n	8002224 <__aeabi_dsub+0x40>
 8002222:	e0b9      	b.n	8002398 <__aeabi_dsub+0x1b4>
 8002224:	465b      	mov	r3, fp
 8002226:	2601      	movs	r6, #1
 8002228:	4073      	eors	r3, r6
 800222a:	469b      	mov	fp, r3
 800222c:	1bee      	subs	r6, r5, r7
 800222e:	45a3      	cmp	fp, r4
 8002230:	d100      	bne.n	8002234 <__aeabi_dsub+0x50>
 8002232:	e083      	b.n	800233c <__aeabi_dsub+0x158>
 8002234:	2e00      	cmp	r6, #0
 8002236:	dd63      	ble.n	8002300 <__aeabi_dsub+0x11c>
 8002238:	2f00      	cmp	r7, #0
 800223a:	d000      	beq.n	800223e <__aeabi_dsub+0x5a>
 800223c:	e0b1      	b.n	80023a2 <__aeabi_dsub+0x1be>
 800223e:	4663      	mov	r3, ip
 8002240:	4313      	orrs	r3, r2
 8002242:	d100      	bne.n	8002246 <__aeabi_dsub+0x62>
 8002244:	e123      	b.n	800248e <__aeabi_dsub+0x2aa>
 8002246:	1e73      	subs	r3, r6, #1
 8002248:	2b00      	cmp	r3, #0
 800224a:	d000      	beq.n	800224e <__aeabi_dsub+0x6a>
 800224c:	e1ba      	b.n	80025c4 <__aeabi_dsub+0x3e0>
 800224e:	1a86      	subs	r6, r0, r2
 8002250:	4663      	mov	r3, ip
 8002252:	42b0      	cmp	r0, r6
 8002254:	4180      	sbcs	r0, r0
 8002256:	2501      	movs	r5, #1
 8002258:	1ac9      	subs	r1, r1, r3
 800225a:	4240      	negs	r0, r0
 800225c:	1a09      	subs	r1, r1, r0
 800225e:	020b      	lsls	r3, r1, #8
 8002260:	d400      	bmi.n	8002264 <__aeabi_dsub+0x80>
 8002262:	e147      	b.n	80024f4 <__aeabi_dsub+0x310>
 8002264:	0249      	lsls	r1, r1, #9
 8002266:	0a4b      	lsrs	r3, r1, #9
 8002268:	4698      	mov	r8, r3
 800226a:	4643      	mov	r3, r8
 800226c:	2b00      	cmp	r3, #0
 800226e:	d100      	bne.n	8002272 <__aeabi_dsub+0x8e>
 8002270:	e189      	b.n	8002586 <__aeabi_dsub+0x3a2>
 8002272:	4640      	mov	r0, r8
 8002274:	f000 fbdc 	bl	8002a30 <__clzsi2>
 8002278:	0003      	movs	r3, r0
 800227a:	3b08      	subs	r3, #8
 800227c:	2b1f      	cmp	r3, #31
 800227e:	dd00      	ble.n	8002282 <__aeabi_dsub+0x9e>
 8002280:	e17c      	b.n	800257c <__aeabi_dsub+0x398>
 8002282:	2220      	movs	r2, #32
 8002284:	0030      	movs	r0, r6
 8002286:	1ad2      	subs	r2, r2, r3
 8002288:	4641      	mov	r1, r8
 800228a:	40d0      	lsrs	r0, r2
 800228c:	4099      	lsls	r1, r3
 800228e:	0002      	movs	r2, r0
 8002290:	409e      	lsls	r6, r3
 8002292:	430a      	orrs	r2, r1
 8002294:	429d      	cmp	r5, r3
 8002296:	dd00      	ble.n	800229a <__aeabi_dsub+0xb6>
 8002298:	e16a      	b.n	8002570 <__aeabi_dsub+0x38c>
 800229a:	1b5d      	subs	r5, r3, r5
 800229c:	1c6b      	adds	r3, r5, #1
 800229e:	2b1f      	cmp	r3, #31
 80022a0:	dd00      	ble.n	80022a4 <__aeabi_dsub+0xc0>
 80022a2:	e194      	b.n	80025ce <__aeabi_dsub+0x3ea>
 80022a4:	2120      	movs	r1, #32
 80022a6:	0010      	movs	r0, r2
 80022a8:	0035      	movs	r5, r6
 80022aa:	1ac9      	subs	r1, r1, r3
 80022ac:	408e      	lsls	r6, r1
 80022ae:	40da      	lsrs	r2, r3
 80022b0:	4088      	lsls	r0, r1
 80022b2:	40dd      	lsrs	r5, r3
 80022b4:	1e71      	subs	r1, r6, #1
 80022b6:	418e      	sbcs	r6, r1
 80022b8:	0011      	movs	r1, r2
 80022ba:	2207      	movs	r2, #7
 80022bc:	4328      	orrs	r0, r5
 80022be:	2500      	movs	r5, #0
 80022c0:	4306      	orrs	r6, r0
 80022c2:	4032      	ands	r2, r6
 80022c4:	2a00      	cmp	r2, #0
 80022c6:	d009      	beq.n	80022dc <__aeabi_dsub+0xf8>
 80022c8:	230f      	movs	r3, #15
 80022ca:	4033      	ands	r3, r6
 80022cc:	2b04      	cmp	r3, #4
 80022ce:	d005      	beq.n	80022dc <__aeabi_dsub+0xf8>
 80022d0:	1d33      	adds	r3, r6, #4
 80022d2:	42b3      	cmp	r3, r6
 80022d4:	41b6      	sbcs	r6, r6
 80022d6:	4276      	negs	r6, r6
 80022d8:	1989      	adds	r1, r1, r6
 80022da:	001e      	movs	r6, r3
 80022dc:	020b      	lsls	r3, r1, #8
 80022de:	d400      	bmi.n	80022e2 <__aeabi_dsub+0xfe>
 80022e0:	e23d      	b.n	800275e <__aeabi_dsub+0x57a>
 80022e2:	1c6a      	adds	r2, r5, #1
 80022e4:	4b91      	ldr	r3, [pc, #580]	; (800252c <__aeabi_dsub+0x348>)
 80022e6:	0555      	lsls	r5, r2, #21
 80022e8:	0d6d      	lsrs	r5, r5, #21
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d100      	bne.n	80022f0 <__aeabi_dsub+0x10c>
 80022ee:	e119      	b.n	8002524 <__aeabi_dsub+0x340>
 80022f0:	4a8f      	ldr	r2, [pc, #572]	; (8002530 <__aeabi_dsub+0x34c>)
 80022f2:	08f6      	lsrs	r6, r6, #3
 80022f4:	400a      	ands	r2, r1
 80022f6:	0757      	lsls	r7, r2, #29
 80022f8:	0252      	lsls	r2, r2, #9
 80022fa:	4337      	orrs	r7, r6
 80022fc:	0b12      	lsrs	r2, r2, #12
 80022fe:	e09b      	b.n	8002438 <__aeabi_dsub+0x254>
 8002300:	2e00      	cmp	r6, #0
 8002302:	d000      	beq.n	8002306 <__aeabi_dsub+0x122>
 8002304:	e0c5      	b.n	8002492 <__aeabi_dsub+0x2ae>
 8002306:	1c6e      	adds	r6, r5, #1
 8002308:	0576      	lsls	r6, r6, #21
 800230a:	0d76      	lsrs	r6, r6, #21
 800230c:	2e01      	cmp	r6, #1
 800230e:	dc00      	bgt.n	8002312 <__aeabi_dsub+0x12e>
 8002310:	e148      	b.n	80025a4 <__aeabi_dsub+0x3c0>
 8002312:	4667      	mov	r7, ip
 8002314:	1a86      	subs	r6, r0, r2
 8002316:	1bcb      	subs	r3, r1, r7
 8002318:	42b0      	cmp	r0, r6
 800231a:	41bf      	sbcs	r7, r7
 800231c:	427f      	negs	r7, r7
 800231e:	46b8      	mov	r8, r7
 8002320:	001f      	movs	r7, r3
 8002322:	4643      	mov	r3, r8
 8002324:	1aff      	subs	r7, r7, r3
 8002326:	003b      	movs	r3, r7
 8002328:	46b8      	mov	r8, r7
 800232a:	021b      	lsls	r3, r3, #8
 800232c:	d500      	bpl.n	8002330 <__aeabi_dsub+0x14c>
 800232e:	e15f      	b.n	80025f0 <__aeabi_dsub+0x40c>
 8002330:	4337      	orrs	r7, r6
 8002332:	d19a      	bne.n	800226a <__aeabi_dsub+0x86>
 8002334:	2200      	movs	r2, #0
 8002336:	2400      	movs	r4, #0
 8002338:	2500      	movs	r5, #0
 800233a:	e079      	b.n	8002430 <__aeabi_dsub+0x24c>
 800233c:	2e00      	cmp	r6, #0
 800233e:	dc00      	bgt.n	8002342 <__aeabi_dsub+0x15e>
 8002340:	e0fa      	b.n	8002538 <__aeabi_dsub+0x354>
 8002342:	2f00      	cmp	r7, #0
 8002344:	d100      	bne.n	8002348 <__aeabi_dsub+0x164>
 8002346:	e08d      	b.n	8002464 <__aeabi_dsub+0x280>
 8002348:	4b78      	ldr	r3, [pc, #480]	; (800252c <__aeabi_dsub+0x348>)
 800234a:	429d      	cmp	r5, r3
 800234c:	d067      	beq.n	800241e <__aeabi_dsub+0x23a>
 800234e:	2380      	movs	r3, #128	; 0x80
 8002350:	4667      	mov	r7, ip
 8002352:	041b      	lsls	r3, r3, #16
 8002354:	431f      	orrs	r7, r3
 8002356:	46bc      	mov	ip, r7
 8002358:	2e38      	cmp	r6, #56	; 0x38
 800235a:	dc00      	bgt.n	800235e <__aeabi_dsub+0x17a>
 800235c:	e152      	b.n	8002604 <__aeabi_dsub+0x420>
 800235e:	4663      	mov	r3, ip
 8002360:	4313      	orrs	r3, r2
 8002362:	1e5a      	subs	r2, r3, #1
 8002364:	4193      	sbcs	r3, r2
 8002366:	181e      	adds	r6, r3, r0
 8002368:	4286      	cmp	r6, r0
 800236a:	4180      	sbcs	r0, r0
 800236c:	4240      	negs	r0, r0
 800236e:	1809      	adds	r1, r1, r0
 8002370:	020b      	lsls	r3, r1, #8
 8002372:	d400      	bmi.n	8002376 <__aeabi_dsub+0x192>
 8002374:	e0be      	b.n	80024f4 <__aeabi_dsub+0x310>
 8002376:	4b6d      	ldr	r3, [pc, #436]	; (800252c <__aeabi_dsub+0x348>)
 8002378:	3501      	adds	r5, #1
 800237a:	429d      	cmp	r5, r3
 800237c:	d100      	bne.n	8002380 <__aeabi_dsub+0x19c>
 800237e:	e0d2      	b.n	8002526 <__aeabi_dsub+0x342>
 8002380:	4a6b      	ldr	r2, [pc, #428]	; (8002530 <__aeabi_dsub+0x34c>)
 8002382:	0873      	lsrs	r3, r6, #1
 8002384:	400a      	ands	r2, r1
 8002386:	2101      	movs	r1, #1
 8002388:	400e      	ands	r6, r1
 800238a:	431e      	orrs	r6, r3
 800238c:	0851      	lsrs	r1, r2, #1
 800238e:	07d3      	lsls	r3, r2, #31
 8002390:	2207      	movs	r2, #7
 8002392:	431e      	orrs	r6, r3
 8002394:	4032      	ands	r2, r6
 8002396:	e795      	b.n	80022c4 <__aeabi_dsub+0xe0>
 8002398:	001e      	movs	r6, r3
 800239a:	4316      	orrs	r6, r2
 800239c:	d000      	beq.n	80023a0 <__aeabi_dsub+0x1bc>
 800239e:	e745      	b.n	800222c <__aeabi_dsub+0x48>
 80023a0:	e740      	b.n	8002224 <__aeabi_dsub+0x40>
 80023a2:	4b62      	ldr	r3, [pc, #392]	; (800252c <__aeabi_dsub+0x348>)
 80023a4:	429d      	cmp	r5, r3
 80023a6:	d03a      	beq.n	800241e <__aeabi_dsub+0x23a>
 80023a8:	2380      	movs	r3, #128	; 0x80
 80023aa:	4667      	mov	r7, ip
 80023ac:	041b      	lsls	r3, r3, #16
 80023ae:	431f      	orrs	r7, r3
 80023b0:	46bc      	mov	ip, r7
 80023b2:	2e38      	cmp	r6, #56	; 0x38
 80023b4:	dd00      	ble.n	80023b8 <__aeabi_dsub+0x1d4>
 80023b6:	e0eb      	b.n	8002590 <__aeabi_dsub+0x3ac>
 80023b8:	2e1f      	cmp	r6, #31
 80023ba:	dc00      	bgt.n	80023be <__aeabi_dsub+0x1da>
 80023bc:	e13a      	b.n	8002634 <__aeabi_dsub+0x450>
 80023be:	0033      	movs	r3, r6
 80023c0:	4667      	mov	r7, ip
 80023c2:	3b20      	subs	r3, #32
 80023c4:	40df      	lsrs	r7, r3
 80023c6:	003b      	movs	r3, r7
 80023c8:	2e20      	cmp	r6, #32
 80023ca:	d005      	beq.n	80023d8 <__aeabi_dsub+0x1f4>
 80023cc:	2740      	movs	r7, #64	; 0x40
 80023ce:	1bbf      	subs	r7, r7, r6
 80023d0:	4666      	mov	r6, ip
 80023d2:	40be      	lsls	r6, r7
 80023d4:	4332      	orrs	r2, r6
 80023d6:	4690      	mov	r8, r2
 80023d8:	4646      	mov	r6, r8
 80023da:	1e72      	subs	r2, r6, #1
 80023dc:	4196      	sbcs	r6, r2
 80023de:	4333      	orrs	r3, r6
 80023e0:	e0da      	b.n	8002598 <__aeabi_dsub+0x3b4>
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d100      	bne.n	80023e8 <__aeabi_dsub+0x204>
 80023e6:	e214      	b.n	8002812 <__aeabi_dsub+0x62e>
 80023e8:	4663      	mov	r3, ip
 80023ea:	4313      	orrs	r3, r2
 80023ec:	d100      	bne.n	80023f0 <__aeabi_dsub+0x20c>
 80023ee:	e168      	b.n	80026c2 <__aeabi_dsub+0x4de>
 80023f0:	2380      	movs	r3, #128	; 0x80
 80023f2:	074e      	lsls	r6, r1, #29
 80023f4:	08c0      	lsrs	r0, r0, #3
 80023f6:	08c9      	lsrs	r1, r1, #3
 80023f8:	031b      	lsls	r3, r3, #12
 80023fa:	4306      	orrs	r6, r0
 80023fc:	4219      	tst	r1, r3
 80023fe:	d008      	beq.n	8002412 <__aeabi_dsub+0x22e>
 8002400:	4660      	mov	r0, ip
 8002402:	08c0      	lsrs	r0, r0, #3
 8002404:	4218      	tst	r0, r3
 8002406:	d104      	bne.n	8002412 <__aeabi_dsub+0x22e>
 8002408:	4663      	mov	r3, ip
 800240a:	0001      	movs	r1, r0
 800240c:	08d2      	lsrs	r2, r2, #3
 800240e:	075e      	lsls	r6, r3, #29
 8002410:	4316      	orrs	r6, r2
 8002412:	00f3      	lsls	r3, r6, #3
 8002414:	4699      	mov	r9, r3
 8002416:	00c9      	lsls	r1, r1, #3
 8002418:	0f72      	lsrs	r2, r6, #29
 800241a:	4d44      	ldr	r5, [pc, #272]	; (800252c <__aeabi_dsub+0x348>)
 800241c:	4311      	orrs	r1, r2
 800241e:	464b      	mov	r3, r9
 8002420:	08de      	lsrs	r6, r3, #3
 8002422:	4b42      	ldr	r3, [pc, #264]	; (800252c <__aeabi_dsub+0x348>)
 8002424:	074f      	lsls	r7, r1, #29
 8002426:	4337      	orrs	r7, r6
 8002428:	08ca      	lsrs	r2, r1, #3
 800242a:	429d      	cmp	r5, r3
 800242c:	d100      	bne.n	8002430 <__aeabi_dsub+0x24c>
 800242e:	e06e      	b.n	800250e <__aeabi_dsub+0x32a>
 8002430:	0312      	lsls	r2, r2, #12
 8002432:	056d      	lsls	r5, r5, #21
 8002434:	0b12      	lsrs	r2, r2, #12
 8002436:	0d6d      	lsrs	r5, r5, #21
 8002438:	2100      	movs	r1, #0
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	0b13      	lsrs	r3, r2, #12
 800243e:	0d0a      	lsrs	r2, r1, #20
 8002440:	0512      	lsls	r2, r2, #20
 8002442:	431a      	orrs	r2, r3
 8002444:	4b3b      	ldr	r3, [pc, #236]	; (8002534 <__aeabi_dsub+0x350>)
 8002446:	052d      	lsls	r5, r5, #20
 8002448:	4013      	ands	r3, r2
 800244a:	432b      	orrs	r3, r5
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	07e4      	lsls	r4, r4, #31
 8002450:	085b      	lsrs	r3, r3, #1
 8002452:	4323      	orrs	r3, r4
 8002454:	0038      	movs	r0, r7
 8002456:	0019      	movs	r1, r3
 8002458:	bc3c      	pop	{r2, r3, r4, r5}
 800245a:	4690      	mov	r8, r2
 800245c:	4699      	mov	r9, r3
 800245e:	46a2      	mov	sl, r4
 8002460:	46ab      	mov	fp, r5
 8002462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002464:	4663      	mov	r3, ip
 8002466:	4313      	orrs	r3, r2
 8002468:	d011      	beq.n	800248e <__aeabi_dsub+0x2aa>
 800246a:	1e73      	subs	r3, r6, #1
 800246c:	2b00      	cmp	r3, #0
 800246e:	d000      	beq.n	8002472 <__aeabi_dsub+0x28e>
 8002470:	e107      	b.n	8002682 <__aeabi_dsub+0x49e>
 8002472:	1886      	adds	r6, r0, r2
 8002474:	4286      	cmp	r6, r0
 8002476:	4180      	sbcs	r0, r0
 8002478:	4461      	add	r1, ip
 800247a:	4240      	negs	r0, r0
 800247c:	1809      	adds	r1, r1, r0
 800247e:	2501      	movs	r5, #1
 8002480:	020b      	lsls	r3, r1, #8
 8002482:	d537      	bpl.n	80024f4 <__aeabi_dsub+0x310>
 8002484:	2502      	movs	r5, #2
 8002486:	e77b      	b.n	8002380 <__aeabi_dsub+0x19c>
 8002488:	003e      	movs	r6, r7
 800248a:	4661      	mov	r1, ip
 800248c:	4691      	mov	r9, r2
 800248e:	0035      	movs	r5, r6
 8002490:	e7c5      	b.n	800241e <__aeabi_dsub+0x23a>
 8002492:	465c      	mov	r4, fp
 8002494:	2d00      	cmp	r5, #0
 8002496:	d000      	beq.n	800249a <__aeabi_dsub+0x2b6>
 8002498:	e0e1      	b.n	800265e <__aeabi_dsub+0x47a>
 800249a:	000b      	movs	r3, r1
 800249c:	4303      	orrs	r3, r0
 800249e:	d0f3      	beq.n	8002488 <__aeabi_dsub+0x2a4>
 80024a0:	1c73      	adds	r3, r6, #1
 80024a2:	d100      	bne.n	80024a6 <__aeabi_dsub+0x2c2>
 80024a4:	e1ac      	b.n	8002800 <__aeabi_dsub+0x61c>
 80024a6:	4b21      	ldr	r3, [pc, #132]	; (800252c <__aeabi_dsub+0x348>)
 80024a8:	429f      	cmp	r7, r3
 80024aa:	d100      	bne.n	80024ae <__aeabi_dsub+0x2ca>
 80024ac:	e13a      	b.n	8002724 <__aeabi_dsub+0x540>
 80024ae:	43f3      	mvns	r3, r6
 80024b0:	2b38      	cmp	r3, #56	; 0x38
 80024b2:	dd00      	ble.n	80024b6 <__aeabi_dsub+0x2d2>
 80024b4:	e16f      	b.n	8002796 <__aeabi_dsub+0x5b2>
 80024b6:	2b1f      	cmp	r3, #31
 80024b8:	dd00      	ble.n	80024bc <__aeabi_dsub+0x2d8>
 80024ba:	e18c      	b.n	80027d6 <__aeabi_dsub+0x5f2>
 80024bc:	2520      	movs	r5, #32
 80024be:	000e      	movs	r6, r1
 80024c0:	1aed      	subs	r5, r5, r3
 80024c2:	40ae      	lsls	r6, r5
 80024c4:	46b0      	mov	r8, r6
 80024c6:	0006      	movs	r6, r0
 80024c8:	46aa      	mov	sl, r5
 80024ca:	40de      	lsrs	r6, r3
 80024cc:	4645      	mov	r5, r8
 80024ce:	4335      	orrs	r5, r6
 80024d0:	002e      	movs	r6, r5
 80024d2:	4655      	mov	r5, sl
 80024d4:	40d9      	lsrs	r1, r3
 80024d6:	40a8      	lsls	r0, r5
 80024d8:	4663      	mov	r3, ip
 80024da:	1e45      	subs	r5, r0, #1
 80024dc:	41a8      	sbcs	r0, r5
 80024de:	1a5b      	subs	r3, r3, r1
 80024e0:	469c      	mov	ip, r3
 80024e2:	4330      	orrs	r0, r6
 80024e4:	1a16      	subs	r6, r2, r0
 80024e6:	42b2      	cmp	r2, r6
 80024e8:	4192      	sbcs	r2, r2
 80024ea:	4663      	mov	r3, ip
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a99      	subs	r1, r3, r2
 80024f0:	003d      	movs	r5, r7
 80024f2:	e6b4      	b.n	800225e <__aeabi_dsub+0x7a>
 80024f4:	2207      	movs	r2, #7
 80024f6:	4032      	ands	r2, r6
 80024f8:	2a00      	cmp	r2, #0
 80024fa:	d000      	beq.n	80024fe <__aeabi_dsub+0x31a>
 80024fc:	e6e4      	b.n	80022c8 <__aeabi_dsub+0xe4>
 80024fe:	4b0b      	ldr	r3, [pc, #44]	; (800252c <__aeabi_dsub+0x348>)
 8002500:	08f6      	lsrs	r6, r6, #3
 8002502:	074f      	lsls	r7, r1, #29
 8002504:	4337      	orrs	r7, r6
 8002506:	08ca      	lsrs	r2, r1, #3
 8002508:	429d      	cmp	r5, r3
 800250a:	d000      	beq.n	800250e <__aeabi_dsub+0x32a>
 800250c:	e790      	b.n	8002430 <__aeabi_dsub+0x24c>
 800250e:	003b      	movs	r3, r7
 8002510:	4313      	orrs	r3, r2
 8002512:	d100      	bne.n	8002516 <__aeabi_dsub+0x332>
 8002514:	e1a6      	b.n	8002864 <__aeabi_dsub+0x680>
 8002516:	2380      	movs	r3, #128	; 0x80
 8002518:	031b      	lsls	r3, r3, #12
 800251a:	431a      	orrs	r2, r3
 800251c:	0312      	lsls	r2, r2, #12
 800251e:	0b12      	lsrs	r2, r2, #12
 8002520:	4d02      	ldr	r5, [pc, #8]	; (800252c <__aeabi_dsub+0x348>)
 8002522:	e789      	b.n	8002438 <__aeabi_dsub+0x254>
 8002524:	0015      	movs	r5, r2
 8002526:	2200      	movs	r2, #0
 8002528:	2700      	movs	r7, #0
 800252a:	e785      	b.n	8002438 <__aeabi_dsub+0x254>
 800252c:	000007ff 	.word	0x000007ff
 8002530:	ff7fffff 	.word	0xff7fffff
 8002534:	800fffff 	.word	0x800fffff
 8002538:	2e00      	cmp	r6, #0
 800253a:	d000      	beq.n	800253e <__aeabi_dsub+0x35a>
 800253c:	e0c7      	b.n	80026ce <__aeabi_dsub+0x4ea>
 800253e:	1c6b      	adds	r3, r5, #1
 8002540:	055e      	lsls	r6, r3, #21
 8002542:	0d76      	lsrs	r6, r6, #21
 8002544:	2e01      	cmp	r6, #1
 8002546:	dc00      	bgt.n	800254a <__aeabi_dsub+0x366>
 8002548:	e0f0      	b.n	800272c <__aeabi_dsub+0x548>
 800254a:	4dc8      	ldr	r5, [pc, #800]	; (800286c <__aeabi_dsub+0x688>)
 800254c:	42ab      	cmp	r3, r5
 800254e:	d100      	bne.n	8002552 <__aeabi_dsub+0x36e>
 8002550:	e0b9      	b.n	80026c6 <__aeabi_dsub+0x4e2>
 8002552:	1885      	adds	r5, r0, r2
 8002554:	000a      	movs	r2, r1
 8002556:	4285      	cmp	r5, r0
 8002558:	4189      	sbcs	r1, r1
 800255a:	4462      	add	r2, ip
 800255c:	4249      	negs	r1, r1
 800255e:	1851      	adds	r1, r2, r1
 8002560:	2207      	movs	r2, #7
 8002562:	07ce      	lsls	r6, r1, #31
 8002564:	086d      	lsrs	r5, r5, #1
 8002566:	432e      	orrs	r6, r5
 8002568:	0849      	lsrs	r1, r1, #1
 800256a:	4032      	ands	r2, r6
 800256c:	001d      	movs	r5, r3
 800256e:	e6a9      	b.n	80022c4 <__aeabi_dsub+0xe0>
 8002570:	49bf      	ldr	r1, [pc, #764]	; (8002870 <__aeabi_dsub+0x68c>)
 8002572:	1aed      	subs	r5, r5, r3
 8002574:	4011      	ands	r1, r2
 8002576:	2207      	movs	r2, #7
 8002578:	4032      	ands	r2, r6
 800257a:	e6a3      	b.n	80022c4 <__aeabi_dsub+0xe0>
 800257c:	0032      	movs	r2, r6
 800257e:	3828      	subs	r0, #40	; 0x28
 8002580:	4082      	lsls	r2, r0
 8002582:	2600      	movs	r6, #0
 8002584:	e686      	b.n	8002294 <__aeabi_dsub+0xb0>
 8002586:	0030      	movs	r0, r6
 8002588:	f000 fa52 	bl	8002a30 <__clzsi2>
 800258c:	3020      	adds	r0, #32
 800258e:	e673      	b.n	8002278 <__aeabi_dsub+0x94>
 8002590:	4663      	mov	r3, ip
 8002592:	4313      	orrs	r3, r2
 8002594:	1e5a      	subs	r2, r3, #1
 8002596:	4193      	sbcs	r3, r2
 8002598:	1ac6      	subs	r6, r0, r3
 800259a:	42b0      	cmp	r0, r6
 800259c:	4180      	sbcs	r0, r0
 800259e:	4240      	negs	r0, r0
 80025a0:	1a09      	subs	r1, r1, r0
 80025a2:	e65c      	b.n	800225e <__aeabi_dsub+0x7a>
 80025a4:	000e      	movs	r6, r1
 80025a6:	4667      	mov	r7, ip
 80025a8:	4306      	orrs	r6, r0
 80025aa:	4317      	orrs	r7, r2
 80025ac:	2d00      	cmp	r5, #0
 80025ae:	d15e      	bne.n	800266e <__aeabi_dsub+0x48a>
 80025b0:	2e00      	cmp	r6, #0
 80025b2:	d000      	beq.n	80025b6 <__aeabi_dsub+0x3d2>
 80025b4:	e0f3      	b.n	800279e <__aeabi_dsub+0x5ba>
 80025b6:	2f00      	cmp	r7, #0
 80025b8:	d100      	bne.n	80025bc <__aeabi_dsub+0x3d8>
 80025ba:	e11e      	b.n	80027fa <__aeabi_dsub+0x616>
 80025bc:	465c      	mov	r4, fp
 80025be:	4661      	mov	r1, ip
 80025c0:	4691      	mov	r9, r2
 80025c2:	e72c      	b.n	800241e <__aeabi_dsub+0x23a>
 80025c4:	4fa9      	ldr	r7, [pc, #676]	; (800286c <__aeabi_dsub+0x688>)
 80025c6:	42be      	cmp	r6, r7
 80025c8:	d07b      	beq.n	80026c2 <__aeabi_dsub+0x4de>
 80025ca:	001e      	movs	r6, r3
 80025cc:	e6f1      	b.n	80023b2 <__aeabi_dsub+0x1ce>
 80025ce:	0010      	movs	r0, r2
 80025d0:	3d1f      	subs	r5, #31
 80025d2:	40e8      	lsrs	r0, r5
 80025d4:	2b20      	cmp	r3, #32
 80025d6:	d003      	beq.n	80025e0 <__aeabi_dsub+0x3fc>
 80025d8:	2140      	movs	r1, #64	; 0x40
 80025da:	1acb      	subs	r3, r1, r3
 80025dc:	409a      	lsls	r2, r3
 80025de:	4316      	orrs	r6, r2
 80025e0:	1e73      	subs	r3, r6, #1
 80025e2:	419e      	sbcs	r6, r3
 80025e4:	2207      	movs	r2, #7
 80025e6:	4306      	orrs	r6, r0
 80025e8:	4032      	ands	r2, r6
 80025ea:	2100      	movs	r1, #0
 80025ec:	2500      	movs	r5, #0
 80025ee:	e783      	b.n	80024f8 <__aeabi_dsub+0x314>
 80025f0:	1a16      	subs	r6, r2, r0
 80025f2:	4663      	mov	r3, ip
 80025f4:	42b2      	cmp	r2, r6
 80025f6:	4180      	sbcs	r0, r0
 80025f8:	1a59      	subs	r1, r3, r1
 80025fa:	4240      	negs	r0, r0
 80025fc:	1a0b      	subs	r3, r1, r0
 80025fe:	4698      	mov	r8, r3
 8002600:	465c      	mov	r4, fp
 8002602:	e632      	b.n	800226a <__aeabi_dsub+0x86>
 8002604:	2e1f      	cmp	r6, #31
 8002606:	dd00      	ble.n	800260a <__aeabi_dsub+0x426>
 8002608:	e0ab      	b.n	8002762 <__aeabi_dsub+0x57e>
 800260a:	2720      	movs	r7, #32
 800260c:	1bbb      	subs	r3, r7, r6
 800260e:	469a      	mov	sl, r3
 8002610:	4663      	mov	r3, ip
 8002612:	4657      	mov	r7, sl
 8002614:	40bb      	lsls	r3, r7
 8002616:	4699      	mov	r9, r3
 8002618:	0013      	movs	r3, r2
 800261a:	464f      	mov	r7, r9
 800261c:	40f3      	lsrs	r3, r6
 800261e:	431f      	orrs	r7, r3
 8002620:	003b      	movs	r3, r7
 8002622:	4657      	mov	r7, sl
 8002624:	40ba      	lsls	r2, r7
 8002626:	1e57      	subs	r7, r2, #1
 8002628:	41ba      	sbcs	r2, r7
 800262a:	4313      	orrs	r3, r2
 800262c:	4662      	mov	r2, ip
 800262e:	40f2      	lsrs	r2, r6
 8002630:	1889      	adds	r1, r1, r2
 8002632:	e698      	b.n	8002366 <__aeabi_dsub+0x182>
 8002634:	2720      	movs	r7, #32
 8002636:	1bbb      	subs	r3, r7, r6
 8002638:	469a      	mov	sl, r3
 800263a:	4663      	mov	r3, ip
 800263c:	4657      	mov	r7, sl
 800263e:	40bb      	lsls	r3, r7
 8002640:	4699      	mov	r9, r3
 8002642:	0013      	movs	r3, r2
 8002644:	464f      	mov	r7, r9
 8002646:	40f3      	lsrs	r3, r6
 8002648:	431f      	orrs	r7, r3
 800264a:	003b      	movs	r3, r7
 800264c:	4657      	mov	r7, sl
 800264e:	40ba      	lsls	r2, r7
 8002650:	1e57      	subs	r7, r2, #1
 8002652:	41ba      	sbcs	r2, r7
 8002654:	4313      	orrs	r3, r2
 8002656:	4662      	mov	r2, ip
 8002658:	40f2      	lsrs	r2, r6
 800265a:	1a89      	subs	r1, r1, r2
 800265c:	e79c      	b.n	8002598 <__aeabi_dsub+0x3b4>
 800265e:	4b83      	ldr	r3, [pc, #524]	; (800286c <__aeabi_dsub+0x688>)
 8002660:	429f      	cmp	r7, r3
 8002662:	d05f      	beq.n	8002724 <__aeabi_dsub+0x540>
 8002664:	2580      	movs	r5, #128	; 0x80
 8002666:	042d      	lsls	r5, r5, #16
 8002668:	4273      	negs	r3, r6
 800266a:	4329      	orrs	r1, r5
 800266c:	e720      	b.n	80024b0 <__aeabi_dsub+0x2cc>
 800266e:	2e00      	cmp	r6, #0
 8002670:	d10c      	bne.n	800268c <__aeabi_dsub+0x4a8>
 8002672:	2f00      	cmp	r7, #0
 8002674:	d100      	bne.n	8002678 <__aeabi_dsub+0x494>
 8002676:	e0d0      	b.n	800281a <__aeabi_dsub+0x636>
 8002678:	465c      	mov	r4, fp
 800267a:	4661      	mov	r1, ip
 800267c:	4691      	mov	r9, r2
 800267e:	4d7b      	ldr	r5, [pc, #492]	; (800286c <__aeabi_dsub+0x688>)
 8002680:	e6cd      	b.n	800241e <__aeabi_dsub+0x23a>
 8002682:	4f7a      	ldr	r7, [pc, #488]	; (800286c <__aeabi_dsub+0x688>)
 8002684:	42be      	cmp	r6, r7
 8002686:	d01c      	beq.n	80026c2 <__aeabi_dsub+0x4de>
 8002688:	001e      	movs	r6, r3
 800268a:	e665      	b.n	8002358 <__aeabi_dsub+0x174>
 800268c:	2f00      	cmp	r7, #0
 800268e:	d018      	beq.n	80026c2 <__aeabi_dsub+0x4de>
 8002690:	08c0      	lsrs	r0, r0, #3
 8002692:	074e      	lsls	r6, r1, #29
 8002694:	4306      	orrs	r6, r0
 8002696:	2080      	movs	r0, #128	; 0x80
 8002698:	08c9      	lsrs	r1, r1, #3
 800269a:	0300      	lsls	r0, r0, #12
 800269c:	4201      	tst	r1, r0
 800269e:	d008      	beq.n	80026b2 <__aeabi_dsub+0x4ce>
 80026a0:	4663      	mov	r3, ip
 80026a2:	08dc      	lsrs	r4, r3, #3
 80026a4:	4204      	tst	r4, r0
 80026a6:	d104      	bne.n	80026b2 <__aeabi_dsub+0x4ce>
 80026a8:	0021      	movs	r1, r4
 80026aa:	46da      	mov	sl, fp
 80026ac:	08d2      	lsrs	r2, r2, #3
 80026ae:	075e      	lsls	r6, r3, #29
 80026b0:	4316      	orrs	r6, r2
 80026b2:	00f3      	lsls	r3, r6, #3
 80026b4:	4699      	mov	r9, r3
 80026b6:	2401      	movs	r4, #1
 80026b8:	4653      	mov	r3, sl
 80026ba:	00c9      	lsls	r1, r1, #3
 80026bc:	0f72      	lsrs	r2, r6, #29
 80026be:	4311      	orrs	r1, r2
 80026c0:	401c      	ands	r4, r3
 80026c2:	4d6a      	ldr	r5, [pc, #424]	; (800286c <__aeabi_dsub+0x688>)
 80026c4:	e6ab      	b.n	800241e <__aeabi_dsub+0x23a>
 80026c6:	001d      	movs	r5, r3
 80026c8:	2200      	movs	r2, #0
 80026ca:	2700      	movs	r7, #0
 80026cc:	e6b4      	b.n	8002438 <__aeabi_dsub+0x254>
 80026ce:	2d00      	cmp	r5, #0
 80026d0:	d159      	bne.n	8002786 <__aeabi_dsub+0x5a2>
 80026d2:	000b      	movs	r3, r1
 80026d4:	4303      	orrs	r3, r0
 80026d6:	d100      	bne.n	80026da <__aeabi_dsub+0x4f6>
 80026d8:	e6d6      	b.n	8002488 <__aeabi_dsub+0x2a4>
 80026da:	1c73      	adds	r3, r6, #1
 80026dc:	d100      	bne.n	80026e0 <__aeabi_dsub+0x4fc>
 80026de:	e0b2      	b.n	8002846 <__aeabi_dsub+0x662>
 80026e0:	4b62      	ldr	r3, [pc, #392]	; (800286c <__aeabi_dsub+0x688>)
 80026e2:	429f      	cmp	r7, r3
 80026e4:	d01e      	beq.n	8002724 <__aeabi_dsub+0x540>
 80026e6:	43f3      	mvns	r3, r6
 80026e8:	2b38      	cmp	r3, #56	; 0x38
 80026ea:	dc6f      	bgt.n	80027cc <__aeabi_dsub+0x5e8>
 80026ec:	2b1f      	cmp	r3, #31
 80026ee:	dd00      	ble.n	80026f2 <__aeabi_dsub+0x50e>
 80026f0:	e097      	b.n	8002822 <__aeabi_dsub+0x63e>
 80026f2:	2520      	movs	r5, #32
 80026f4:	000e      	movs	r6, r1
 80026f6:	1aed      	subs	r5, r5, r3
 80026f8:	40ae      	lsls	r6, r5
 80026fa:	46b0      	mov	r8, r6
 80026fc:	0006      	movs	r6, r0
 80026fe:	46aa      	mov	sl, r5
 8002700:	40de      	lsrs	r6, r3
 8002702:	4645      	mov	r5, r8
 8002704:	4335      	orrs	r5, r6
 8002706:	002e      	movs	r6, r5
 8002708:	4655      	mov	r5, sl
 800270a:	40a8      	lsls	r0, r5
 800270c:	40d9      	lsrs	r1, r3
 800270e:	1e45      	subs	r5, r0, #1
 8002710:	41a8      	sbcs	r0, r5
 8002712:	448c      	add	ip, r1
 8002714:	4306      	orrs	r6, r0
 8002716:	18b6      	adds	r6, r6, r2
 8002718:	4296      	cmp	r6, r2
 800271a:	4192      	sbcs	r2, r2
 800271c:	4251      	negs	r1, r2
 800271e:	4461      	add	r1, ip
 8002720:	003d      	movs	r5, r7
 8002722:	e625      	b.n	8002370 <__aeabi_dsub+0x18c>
 8002724:	003d      	movs	r5, r7
 8002726:	4661      	mov	r1, ip
 8002728:	4691      	mov	r9, r2
 800272a:	e678      	b.n	800241e <__aeabi_dsub+0x23a>
 800272c:	000b      	movs	r3, r1
 800272e:	4303      	orrs	r3, r0
 8002730:	2d00      	cmp	r5, #0
 8002732:	d000      	beq.n	8002736 <__aeabi_dsub+0x552>
 8002734:	e655      	b.n	80023e2 <__aeabi_dsub+0x1fe>
 8002736:	2b00      	cmp	r3, #0
 8002738:	d0f5      	beq.n	8002726 <__aeabi_dsub+0x542>
 800273a:	4663      	mov	r3, ip
 800273c:	4313      	orrs	r3, r2
 800273e:	d100      	bne.n	8002742 <__aeabi_dsub+0x55e>
 8002740:	e66d      	b.n	800241e <__aeabi_dsub+0x23a>
 8002742:	1886      	adds	r6, r0, r2
 8002744:	4286      	cmp	r6, r0
 8002746:	4180      	sbcs	r0, r0
 8002748:	4461      	add	r1, ip
 800274a:	4240      	negs	r0, r0
 800274c:	1809      	adds	r1, r1, r0
 800274e:	2200      	movs	r2, #0
 8002750:	020b      	lsls	r3, r1, #8
 8002752:	d400      	bmi.n	8002756 <__aeabi_dsub+0x572>
 8002754:	e6d0      	b.n	80024f8 <__aeabi_dsub+0x314>
 8002756:	4b46      	ldr	r3, [pc, #280]	; (8002870 <__aeabi_dsub+0x68c>)
 8002758:	3501      	adds	r5, #1
 800275a:	4019      	ands	r1, r3
 800275c:	e5b2      	b.n	80022c4 <__aeabi_dsub+0xe0>
 800275e:	46b1      	mov	r9, r6
 8002760:	e65d      	b.n	800241e <__aeabi_dsub+0x23a>
 8002762:	0033      	movs	r3, r6
 8002764:	4667      	mov	r7, ip
 8002766:	3b20      	subs	r3, #32
 8002768:	40df      	lsrs	r7, r3
 800276a:	003b      	movs	r3, r7
 800276c:	2e20      	cmp	r6, #32
 800276e:	d005      	beq.n	800277c <__aeabi_dsub+0x598>
 8002770:	2740      	movs	r7, #64	; 0x40
 8002772:	1bbf      	subs	r7, r7, r6
 8002774:	4666      	mov	r6, ip
 8002776:	40be      	lsls	r6, r7
 8002778:	4332      	orrs	r2, r6
 800277a:	4690      	mov	r8, r2
 800277c:	4646      	mov	r6, r8
 800277e:	1e72      	subs	r2, r6, #1
 8002780:	4196      	sbcs	r6, r2
 8002782:	4333      	orrs	r3, r6
 8002784:	e5ef      	b.n	8002366 <__aeabi_dsub+0x182>
 8002786:	4b39      	ldr	r3, [pc, #228]	; (800286c <__aeabi_dsub+0x688>)
 8002788:	429f      	cmp	r7, r3
 800278a:	d0cb      	beq.n	8002724 <__aeabi_dsub+0x540>
 800278c:	2580      	movs	r5, #128	; 0x80
 800278e:	042d      	lsls	r5, r5, #16
 8002790:	4273      	negs	r3, r6
 8002792:	4329      	orrs	r1, r5
 8002794:	e7a8      	b.n	80026e8 <__aeabi_dsub+0x504>
 8002796:	4308      	orrs	r0, r1
 8002798:	1e41      	subs	r1, r0, #1
 800279a:	4188      	sbcs	r0, r1
 800279c:	e6a2      	b.n	80024e4 <__aeabi_dsub+0x300>
 800279e:	2f00      	cmp	r7, #0
 80027a0:	d100      	bne.n	80027a4 <__aeabi_dsub+0x5c0>
 80027a2:	e63c      	b.n	800241e <__aeabi_dsub+0x23a>
 80027a4:	4663      	mov	r3, ip
 80027a6:	1a86      	subs	r6, r0, r2
 80027a8:	1acf      	subs	r7, r1, r3
 80027aa:	42b0      	cmp	r0, r6
 80027ac:	419b      	sbcs	r3, r3
 80027ae:	425b      	negs	r3, r3
 80027b0:	1afb      	subs	r3, r7, r3
 80027b2:	4698      	mov	r8, r3
 80027b4:	021b      	lsls	r3, r3, #8
 80027b6:	d54e      	bpl.n	8002856 <__aeabi_dsub+0x672>
 80027b8:	1a16      	subs	r6, r2, r0
 80027ba:	4663      	mov	r3, ip
 80027bc:	42b2      	cmp	r2, r6
 80027be:	4192      	sbcs	r2, r2
 80027c0:	1a59      	subs	r1, r3, r1
 80027c2:	4252      	negs	r2, r2
 80027c4:	1a89      	subs	r1, r1, r2
 80027c6:	465c      	mov	r4, fp
 80027c8:	2200      	movs	r2, #0
 80027ca:	e57b      	b.n	80022c4 <__aeabi_dsub+0xe0>
 80027cc:	4301      	orrs	r1, r0
 80027ce:	000e      	movs	r6, r1
 80027d0:	1e71      	subs	r1, r6, #1
 80027d2:	418e      	sbcs	r6, r1
 80027d4:	e79f      	b.n	8002716 <__aeabi_dsub+0x532>
 80027d6:	001d      	movs	r5, r3
 80027d8:	000e      	movs	r6, r1
 80027da:	3d20      	subs	r5, #32
 80027dc:	40ee      	lsrs	r6, r5
 80027de:	46b0      	mov	r8, r6
 80027e0:	2b20      	cmp	r3, #32
 80027e2:	d004      	beq.n	80027ee <__aeabi_dsub+0x60a>
 80027e4:	2540      	movs	r5, #64	; 0x40
 80027e6:	1aeb      	subs	r3, r5, r3
 80027e8:	4099      	lsls	r1, r3
 80027ea:	4308      	orrs	r0, r1
 80027ec:	4681      	mov	r9, r0
 80027ee:	4648      	mov	r0, r9
 80027f0:	4643      	mov	r3, r8
 80027f2:	1e41      	subs	r1, r0, #1
 80027f4:	4188      	sbcs	r0, r1
 80027f6:	4318      	orrs	r0, r3
 80027f8:	e674      	b.n	80024e4 <__aeabi_dsub+0x300>
 80027fa:	2200      	movs	r2, #0
 80027fc:	2400      	movs	r4, #0
 80027fe:	e617      	b.n	8002430 <__aeabi_dsub+0x24c>
 8002800:	1a16      	subs	r6, r2, r0
 8002802:	4663      	mov	r3, ip
 8002804:	42b2      	cmp	r2, r6
 8002806:	4192      	sbcs	r2, r2
 8002808:	1a59      	subs	r1, r3, r1
 800280a:	4252      	negs	r2, r2
 800280c:	1a89      	subs	r1, r1, r2
 800280e:	003d      	movs	r5, r7
 8002810:	e525      	b.n	800225e <__aeabi_dsub+0x7a>
 8002812:	4661      	mov	r1, ip
 8002814:	4691      	mov	r9, r2
 8002816:	4d15      	ldr	r5, [pc, #84]	; (800286c <__aeabi_dsub+0x688>)
 8002818:	e601      	b.n	800241e <__aeabi_dsub+0x23a>
 800281a:	2280      	movs	r2, #128	; 0x80
 800281c:	2400      	movs	r4, #0
 800281e:	0312      	lsls	r2, r2, #12
 8002820:	e679      	b.n	8002516 <__aeabi_dsub+0x332>
 8002822:	001d      	movs	r5, r3
 8002824:	000e      	movs	r6, r1
 8002826:	3d20      	subs	r5, #32
 8002828:	40ee      	lsrs	r6, r5
 800282a:	46b0      	mov	r8, r6
 800282c:	2b20      	cmp	r3, #32
 800282e:	d004      	beq.n	800283a <__aeabi_dsub+0x656>
 8002830:	2540      	movs	r5, #64	; 0x40
 8002832:	1aeb      	subs	r3, r5, r3
 8002834:	4099      	lsls	r1, r3
 8002836:	4308      	orrs	r0, r1
 8002838:	4681      	mov	r9, r0
 800283a:	464e      	mov	r6, r9
 800283c:	4643      	mov	r3, r8
 800283e:	1e71      	subs	r1, r6, #1
 8002840:	418e      	sbcs	r6, r1
 8002842:	431e      	orrs	r6, r3
 8002844:	e767      	b.n	8002716 <__aeabi_dsub+0x532>
 8002846:	1886      	adds	r6, r0, r2
 8002848:	4296      	cmp	r6, r2
 800284a:	419b      	sbcs	r3, r3
 800284c:	4461      	add	r1, ip
 800284e:	425b      	negs	r3, r3
 8002850:	18c9      	adds	r1, r1, r3
 8002852:	003d      	movs	r5, r7
 8002854:	e58c      	b.n	8002370 <__aeabi_dsub+0x18c>
 8002856:	4647      	mov	r7, r8
 8002858:	4337      	orrs	r7, r6
 800285a:	d0ce      	beq.n	80027fa <__aeabi_dsub+0x616>
 800285c:	2207      	movs	r2, #7
 800285e:	4641      	mov	r1, r8
 8002860:	4032      	ands	r2, r6
 8002862:	e649      	b.n	80024f8 <__aeabi_dsub+0x314>
 8002864:	2700      	movs	r7, #0
 8002866:	003a      	movs	r2, r7
 8002868:	e5e6      	b.n	8002438 <__aeabi_dsub+0x254>
 800286a:	46c0      	nop			; (mov r8, r8)
 800286c:	000007ff 	.word	0x000007ff
 8002870:	ff7fffff 	.word	0xff7fffff

08002874 <__aeabi_dcmpun>:
 8002874:	b570      	push	{r4, r5, r6, lr}
 8002876:	4e0c      	ldr	r6, [pc, #48]	; (80028a8 <__aeabi_dcmpun+0x34>)
 8002878:	030d      	lsls	r5, r1, #12
 800287a:	031c      	lsls	r4, r3, #12
 800287c:	0049      	lsls	r1, r1, #1
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	0b2d      	lsrs	r5, r5, #12
 8002882:	0d49      	lsrs	r1, r1, #21
 8002884:	0b24      	lsrs	r4, r4, #12
 8002886:	0d5b      	lsrs	r3, r3, #21
 8002888:	42b1      	cmp	r1, r6
 800288a:	d008      	beq.n	800289e <__aeabi_dcmpun+0x2a>
 800288c:	4906      	ldr	r1, [pc, #24]	; (80028a8 <__aeabi_dcmpun+0x34>)
 800288e:	2000      	movs	r0, #0
 8002890:	428b      	cmp	r3, r1
 8002892:	d103      	bne.n	800289c <__aeabi_dcmpun+0x28>
 8002894:	4314      	orrs	r4, r2
 8002896:	0020      	movs	r0, r4
 8002898:	1e44      	subs	r4, r0, #1
 800289a:	41a0      	sbcs	r0, r4
 800289c:	bd70      	pop	{r4, r5, r6, pc}
 800289e:	4305      	orrs	r5, r0
 80028a0:	2001      	movs	r0, #1
 80028a2:	2d00      	cmp	r5, #0
 80028a4:	d1fa      	bne.n	800289c <__aeabi_dcmpun+0x28>
 80028a6:	e7f1      	b.n	800288c <__aeabi_dcmpun+0x18>
 80028a8:	000007ff 	.word	0x000007ff

080028ac <__aeabi_d2iz>:
 80028ac:	b530      	push	{r4, r5, lr}
 80028ae:	4d14      	ldr	r5, [pc, #80]	; (8002900 <__aeabi_d2iz+0x54>)
 80028b0:	030a      	lsls	r2, r1, #12
 80028b2:	004b      	lsls	r3, r1, #1
 80028b4:	0b12      	lsrs	r2, r2, #12
 80028b6:	0d5b      	lsrs	r3, r3, #21
 80028b8:	0fc9      	lsrs	r1, r1, #31
 80028ba:	2400      	movs	r4, #0
 80028bc:	42ab      	cmp	r3, r5
 80028be:	dd11      	ble.n	80028e4 <__aeabi_d2iz+0x38>
 80028c0:	4c10      	ldr	r4, [pc, #64]	; (8002904 <__aeabi_d2iz+0x58>)
 80028c2:	42a3      	cmp	r3, r4
 80028c4:	dc10      	bgt.n	80028e8 <__aeabi_d2iz+0x3c>
 80028c6:	2480      	movs	r4, #128	; 0x80
 80028c8:	0364      	lsls	r4, r4, #13
 80028ca:	4322      	orrs	r2, r4
 80028cc:	4c0e      	ldr	r4, [pc, #56]	; (8002908 <__aeabi_d2iz+0x5c>)
 80028ce:	1ae4      	subs	r4, r4, r3
 80028d0:	2c1f      	cmp	r4, #31
 80028d2:	dd0c      	ble.n	80028ee <__aeabi_d2iz+0x42>
 80028d4:	480d      	ldr	r0, [pc, #52]	; (800290c <__aeabi_d2iz+0x60>)
 80028d6:	1ac3      	subs	r3, r0, r3
 80028d8:	40da      	lsrs	r2, r3
 80028da:	0013      	movs	r3, r2
 80028dc:	425c      	negs	r4, r3
 80028de:	2900      	cmp	r1, #0
 80028e0:	d100      	bne.n	80028e4 <__aeabi_d2iz+0x38>
 80028e2:	001c      	movs	r4, r3
 80028e4:	0020      	movs	r0, r4
 80028e6:	bd30      	pop	{r4, r5, pc}
 80028e8:	4b09      	ldr	r3, [pc, #36]	; (8002910 <__aeabi_d2iz+0x64>)
 80028ea:	18cc      	adds	r4, r1, r3
 80028ec:	e7fa      	b.n	80028e4 <__aeabi_d2iz+0x38>
 80028ee:	4d09      	ldr	r5, [pc, #36]	; (8002914 <__aeabi_d2iz+0x68>)
 80028f0:	40e0      	lsrs	r0, r4
 80028f2:	46ac      	mov	ip, r5
 80028f4:	4463      	add	r3, ip
 80028f6:	409a      	lsls	r2, r3
 80028f8:	0013      	movs	r3, r2
 80028fa:	4303      	orrs	r3, r0
 80028fc:	e7ee      	b.n	80028dc <__aeabi_d2iz+0x30>
 80028fe:	46c0      	nop			; (mov r8, r8)
 8002900:	000003fe 	.word	0x000003fe
 8002904:	0000041d 	.word	0x0000041d
 8002908:	00000433 	.word	0x00000433
 800290c:	00000413 	.word	0x00000413
 8002910:	7fffffff 	.word	0x7fffffff
 8002914:	fffffbed 	.word	0xfffffbed

08002918 <__aeabi_i2d>:
 8002918:	b570      	push	{r4, r5, r6, lr}
 800291a:	2800      	cmp	r0, #0
 800291c:	d02d      	beq.n	800297a <__aeabi_i2d+0x62>
 800291e:	17c3      	asrs	r3, r0, #31
 8002920:	18c5      	adds	r5, r0, r3
 8002922:	405d      	eors	r5, r3
 8002924:	0fc4      	lsrs	r4, r0, #31
 8002926:	0028      	movs	r0, r5
 8002928:	f000 f882 	bl	8002a30 <__clzsi2>
 800292c:	4b15      	ldr	r3, [pc, #84]	; (8002984 <__aeabi_i2d+0x6c>)
 800292e:	1a1b      	subs	r3, r3, r0
 8002930:	055b      	lsls	r3, r3, #21
 8002932:	0d5b      	lsrs	r3, r3, #21
 8002934:	280a      	cmp	r0, #10
 8002936:	dd15      	ble.n	8002964 <__aeabi_i2d+0x4c>
 8002938:	380b      	subs	r0, #11
 800293a:	4085      	lsls	r5, r0
 800293c:	2200      	movs	r2, #0
 800293e:	032d      	lsls	r5, r5, #12
 8002940:	0b2d      	lsrs	r5, r5, #12
 8002942:	2100      	movs	r1, #0
 8002944:	0010      	movs	r0, r2
 8002946:	032d      	lsls	r5, r5, #12
 8002948:	0d0a      	lsrs	r2, r1, #20
 800294a:	0b2d      	lsrs	r5, r5, #12
 800294c:	0512      	lsls	r2, r2, #20
 800294e:	432a      	orrs	r2, r5
 8002950:	4d0d      	ldr	r5, [pc, #52]	; (8002988 <__aeabi_i2d+0x70>)
 8002952:	051b      	lsls	r3, r3, #20
 8002954:	402a      	ands	r2, r5
 8002956:	4313      	orrs	r3, r2
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	07e4      	lsls	r4, r4, #31
 800295c:	085b      	lsrs	r3, r3, #1
 800295e:	4323      	orrs	r3, r4
 8002960:	0019      	movs	r1, r3
 8002962:	bd70      	pop	{r4, r5, r6, pc}
 8002964:	0002      	movs	r2, r0
 8002966:	0029      	movs	r1, r5
 8002968:	3215      	adds	r2, #21
 800296a:	4091      	lsls	r1, r2
 800296c:	000a      	movs	r2, r1
 800296e:	210b      	movs	r1, #11
 8002970:	1a08      	subs	r0, r1, r0
 8002972:	40c5      	lsrs	r5, r0
 8002974:	032d      	lsls	r5, r5, #12
 8002976:	0b2d      	lsrs	r5, r5, #12
 8002978:	e7e3      	b.n	8002942 <__aeabi_i2d+0x2a>
 800297a:	2400      	movs	r4, #0
 800297c:	2300      	movs	r3, #0
 800297e:	2500      	movs	r5, #0
 8002980:	2200      	movs	r2, #0
 8002982:	e7de      	b.n	8002942 <__aeabi_i2d+0x2a>
 8002984:	0000041e 	.word	0x0000041e
 8002988:	800fffff 	.word	0x800fffff

0800298c <__aeabi_f2d>:
 800298c:	0041      	lsls	r1, r0, #1
 800298e:	0e09      	lsrs	r1, r1, #24
 8002990:	1c4b      	adds	r3, r1, #1
 8002992:	b570      	push	{r4, r5, r6, lr}
 8002994:	b2db      	uxtb	r3, r3
 8002996:	0246      	lsls	r6, r0, #9
 8002998:	0a75      	lsrs	r5, r6, #9
 800299a:	0fc4      	lsrs	r4, r0, #31
 800299c:	2b01      	cmp	r3, #1
 800299e:	dd14      	ble.n	80029ca <__aeabi_f2d+0x3e>
 80029a0:	23e0      	movs	r3, #224	; 0xe0
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	076d      	lsls	r5, r5, #29
 80029a6:	0b36      	lsrs	r6, r6, #12
 80029a8:	18cb      	adds	r3, r1, r3
 80029aa:	2100      	movs	r1, #0
 80029ac:	0d0a      	lsrs	r2, r1, #20
 80029ae:	0028      	movs	r0, r5
 80029b0:	0512      	lsls	r2, r2, #20
 80029b2:	4d1c      	ldr	r5, [pc, #112]	; (8002a24 <__aeabi_f2d+0x98>)
 80029b4:	4332      	orrs	r2, r6
 80029b6:	055b      	lsls	r3, r3, #21
 80029b8:	402a      	ands	r2, r5
 80029ba:	085b      	lsrs	r3, r3, #1
 80029bc:	4313      	orrs	r3, r2
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	07e4      	lsls	r4, r4, #31
 80029c2:	085b      	lsrs	r3, r3, #1
 80029c4:	4323      	orrs	r3, r4
 80029c6:	0019      	movs	r1, r3
 80029c8:	bd70      	pop	{r4, r5, r6, pc}
 80029ca:	2900      	cmp	r1, #0
 80029cc:	d114      	bne.n	80029f8 <__aeabi_f2d+0x6c>
 80029ce:	2d00      	cmp	r5, #0
 80029d0:	d01e      	beq.n	8002a10 <__aeabi_f2d+0x84>
 80029d2:	0028      	movs	r0, r5
 80029d4:	f000 f82c 	bl	8002a30 <__clzsi2>
 80029d8:	280a      	cmp	r0, #10
 80029da:	dc1c      	bgt.n	8002a16 <__aeabi_f2d+0x8a>
 80029dc:	230b      	movs	r3, #11
 80029de:	002a      	movs	r2, r5
 80029e0:	1a1b      	subs	r3, r3, r0
 80029e2:	40da      	lsrs	r2, r3
 80029e4:	0003      	movs	r3, r0
 80029e6:	3315      	adds	r3, #21
 80029e8:	409d      	lsls	r5, r3
 80029ea:	4b0f      	ldr	r3, [pc, #60]	; (8002a28 <__aeabi_f2d+0x9c>)
 80029ec:	0312      	lsls	r2, r2, #12
 80029ee:	1a1b      	subs	r3, r3, r0
 80029f0:	055b      	lsls	r3, r3, #21
 80029f2:	0b16      	lsrs	r6, r2, #12
 80029f4:	0d5b      	lsrs	r3, r3, #21
 80029f6:	e7d8      	b.n	80029aa <__aeabi_f2d+0x1e>
 80029f8:	2d00      	cmp	r5, #0
 80029fa:	d006      	beq.n	8002a0a <__aeabi_f2d+0x7e>
 80029fc:	0b32      	lsrs	r2, r6, #12
 80029fe:	2680      	movs	r6, #128	; 0x80
 8002a00:	0336      	lsls	r6, r6, #12
 8002a02:	076d      	lsls	r5, r5, #29
 8002a04:	4316      	orrs	r6, r2
 8002a06:	4b09      	ldr	r3, [pc, #36]	; (8002a2c <__aeabi_f2d+0xa0>)
 8002a08:	e7cf      	b.n	80029aa <__aeabi_f2d+0x1e>
 8002a0a:	4b08      	ldr	r3, [pc, #32]	; (8002a2c <__aeabi_f2d+0xa0>)
 8002a0c:	2600      	movs	r6, #0
 8002a0e:	e7cc      	b.n	80029aa <__aeabi_f2d+0x1e>
 8002a10:	2300      	movs	r3, #0
 8002a12:	2600      	movs	r6, #0
 8002a14:	e7c9      	b.n	80029aa <__aeabi_f2d+0x1e>
 8002a16:	0003      	movs	r3, r0
 8002a18:	002a      	movs	r2, r5
 8002a1a:	3b0b      	subs	r3, #11
 8002a1c:	409a      	lsls	r2, r3
 8002a1e:	2500      	movs	r5, #0
 8002a20:	e7e3      	b.n	80029ea <__aeabi_f2d+0x5e>
 8002a22:	46c0      	nop			; (mov r8, r8)
 8002a24:	800fffff 	.word	0x800fffff
 8002a28:	00000389 	.word	0x00000389
 8002a2c:	000007ff 	.word	0x000007ff

08002a30 <__clzsi2>:
 8002a30:	211c      	movs	r1, #28
 8002a32:	2301      	movs	r3, #1
 8002a34:	041b      	lsls	r3, r3, #16
 8002a36:	4298      	cmp	r0, r3
 8002a38:	d301      	bcc.n	8002a3e <__clzsi2+0xe>
 8002a3a:	0c00      	lsrs	r0, r0, #16
 8002a3c:	3910      	subs	r1, #16
 8002a3e:	0a1b      	lsrs	r3, r3, #8
 8002a40:	4298      	cmp	r0, r3
 8002a42:	d301      	bcc.n	8002a48 <__clzsi2+0x18>
 8002a44:	0a00      	lsrs	r0, r0, #8
 8002a46:	3908      	subs	r1, #8
 8002a48:	091b      	lsrs	r3, r3, #4
 8002a4a:	4298      	cmp	r0, r3
 8002a4c:	d301      	bcc.n	8002a52 <__clzsi2+0x22>
 8002a4e:	0900      	lsrs	r0, r0, #4
 8002a50:	3904      	subs	r1, #4
 8002a52:	a202      	add	r2, pc, #8	; (adr r2, 8002a5c <__clzsi2+0x2c>)
 8002a54:	5c10      	ldrb	r0, [r2, r0]
 8002a56:	1840      	adds	r0, r0, r1
 8002a58:	4770      	bx	lr
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	02020304 	.word	0x02020304
 8002a60:	01010101 	.word	0x01010101
	...

08002a6c <__clzdi2>:
 8002a6c:	b510      	push	{r4, lr}
 8002a6e:	2900      	cmp	r1, #0
 8002a70:	d103      	bne.n	8002a7a <__clzdi2+0xe>
 8002a72:	f7ff ffdd 	bl	8002a30 <__clzsi2>
 8002a76:	3020      	adds	r0, #32
 8002a78:	e002      	b.n	8002a80 <__clzdi2+0x14>
 8002a7a:	1c08      	adds	r0, r1, #0
 8002a7c:	f7ff ffd8 	bl	8002a30 <__clzsi2>
 8002a80:	bd10      	pop	{r4, pc}
 8002a82:	46c0      	nop			; (mov r8, r8)

08002a84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  HAL_Init();
 8002a88:	f001 f99a 	bl	8003dc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a8c:	f000 f87e 	bl	8002b8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a90:	f000 f9d4 	bl	8002e3c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002a94:	f000 f9a2 	bl	8002ddc <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002a98:	f000 f8ea 	bl	8002c70 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002a9c:	f000 f948 	bl	8002d30 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  MY_Period_Init(time_irri);
 8002aa0:	4b2d      	ldr	r3, [pc, #180]	; (8002b58 <main+0xd4>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f000 fa4f 	bl	8002f48 <MY_Period_Init>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 8002aaa:	4b2c      	ldr	r3, [pc, #176]	; (8002b5c <main+0xd8>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	2101      	movs	r1, #1
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f001 fc3d 	bl	8004330 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 8002ab6:	23a0      	movs	r3, #160	; 0xa0
 8002ab8:	05db      	lsls	r3, r3, #23
 8002aba:	2200      	movs	r2, #0
 8002abc:	2120      	movs	r1, #32
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f001 fc36 	bl	8004330 <HAL_GPIO_WritePin>
  MX_TIM2_Init_stade_1();
 8002ac4:	f000 fa82 	bl	8002fcc <MX_TIM2_Init_stade_1>
  TIM2->SR &= ~TIM_SR_UIF;						// clear update interrupt Flag
 8002ac8:	2380      	movs	r3, #128	; 0x80
 8002aca:	05db      	lsls	r3, r3, #23
 8002acc:	691a      	ldr	r2, [r3, #16]
 8002ace:	2380      	movs	r3, #128	; 0x80
 8002ad0:	05db      	lsls	r3, r3, #23
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	438a      	bics	r2, r1
 8002ad6:	611a      	str	r2, [r3, #16]
  TIM3->SR &= ~TIM_SR_UIF;						// clear update interrupt Flag
 8002ad8:	4b21      	ldr	r3, [pc, #132]	; (8002b60 <main+0xdc>)
 8002ada:	691a      	ldr	r2, [r3, #16]
 8002adc:	4b20      	ldr	r3, [pc, #128]	; (8002b60 <main+0xdc>)
 8002ade:	2101      	movs	r1, #1
 8002ae0:	438a      	bics	r2, r1
 8002ae2:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim2);
 8002ae4:	4b1f      	ldr	r3, [pc, #124]	; (8002b64 <main+0xe0>)
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	f002 fbba 	bl	8005260 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8002aec:	4b1e      	ldr	r3, [pc, #120]	; (8002b68 <main+0xe4>)
 8002aee:	0018      	movs	r0, r3
 8002af0:	f002 fbb6 	bl	8005260 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,SET);
 8002af4:	4b19      	ldr	r3, [pc, #100]	; (8002b5c <main+0xd8>)
 8002af6:	2201      	movs	r2, #1
 8002af8:	2101      	movs	r1, #1
 8002afa:	0018      	movs	r0, r3
 8002afc:	f001 fc18 	bl	8004330 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  seuil_l = seuil[a][0];
 8002b00:	4b1a      	ldr	r3, [pc, #104]	; (8002b6c <main+0xe8>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	4b1a      	ldr	r3, [pc, #104]	; (8002b70 <main+0xec>)
 8002b06:	00d2      	lsls	r2, r2, #3
 8002b08:	58d2      	ldr	r2, [r2, r3]
 8002b0a:	4b1a      	ldr	r3, [pc, #104]	; (8002b74 <main+0xf0>)
 8002b0c:	601a      	str	r2, [r3, #0]
  seuil_h = seuil[a][1];
 8002b0e:	4b17      	ldr	r3, [pc, #92]	; (8002b6c <main+0xe8>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a17      	ldr	r2, [pc, #92]	; (8002b70 <main+0xec>)
 8002b14:	00db      	lsls	r3, r3, #3
 8002b16:	18d3      	adds	r3, r2, r3
 8002b18:	3304      	adds	r3, #4
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	4b16      	ldr	r3, [pc, #88]	; (8002b78 <main+0xf4>)
 8002b1e:	601a      	str	r2, [r3, #0]

//  Humitide_begin = 90;                           // testing
  Humitide_begin = Humitide_sol[i];
 8002b20:	4b16      	ldr	r3, [pc, #88]	; (8002b7c <main+0xf8>)
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	4b16      	ldr	r3, [pc, #88]	; (8002b80 <main+0xfc>)
 8002b26:	0092      	lsls	r2, r2, #2
 8002b28:	58d3      	ldr	r3, [r2, r3]
 8002b2a:	1c18      	adds	r0, r3, #0
 8002b2c:	f7fe f958 	bl	8000de0 <__aeabi_f2iz>
 8002b30:	0002      	movs	r2, r0
 8002b32:	4b14      	ldr	r3, [pc, #80]	; (8002b84 <main+0x100>)
 8002b34:	601a      	str	r2, [r3, #0]
  DH = Humitide_begin - seuil_h;				 // 40
 8002b36:	4b13      	ldr	r3, [pc, #76]	; (8002b84 <main+0x100>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	4b0f      	ldr	r3, [pc, #60]	; (8002b78 <main+0xf4>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	1ad2      	subs	r2, r2, r3
 8002b40:	4b11      	ldr	r3, [pc, #68]	; (8002b88 <main+0x104>)
 8002b42:	601a      	str	r2, [r3, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	irrigation(seuil_l, seuil_h);
 8002b44:	4b0b      	ldr	r3, [pc, #44]	; (8002b74 <main+0xf0>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	4b0b      	ldr	r3, [pc, #44]	; (8002b78 <main+0xf4>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	0019      	movs	r1, r3
 8002b4e:	0010      	movs	r0, r2
 8002b50:	f000 fbb2 	bl	80032b8 <irrigation>
 8002b54:	e7f6      	b.n	8002b44 <main+0xc0>
 8002b56:	46c0      	nop			; (mov r8, r8)
 8002b58:	200000b8 	.word	0x200000b8
 8002b5c:	50000800 	.word	0x50000800
 8002b60:	40000400 	.word	0x40000400
 8002b64:	20000200 	.word	0x20000200
 8002b68:	200001a8 	.word	0x200001a8
 8002b6c:	20000174 	.word	0x20000174
 8002b70:	200000a0 	.word	0x200000a0
 8002b74:	200001f8 	.word	0x200001f8
 8002b78:	200001e8 	.word	0x200001e8
 8002b7c:	2000016c 	.word	0x2000016c
 8002b80:	20000000 	.word	0x20000000
 8002b84:	2000019c 	.word	0x2000019c
 8002b88:	200001e4 	.word	0x200001e4

08002b8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b8c:	b590      	push	{r4, r7, lr}
 8002b8e:	b09f      	sub	sp, #124	; 0x7c
 8002b90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b92:	2440      	movs	r4, #64	; 0x40
 8002b94:	193b      	adds	r3, r7, r4
 8002b96:	0018      	movs	r0, r3
 8002b98:	2338      	movs	r3, #56	; 0x38
 8002b9a:	001a      	movs	r2, r3
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	f003 fba3 	bl	80062e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ba2:	232c      	movs	r3, #44	; 0x2c
 8002ba4:	18fb      	adds	r3, r7, r3
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	2314      	movs	r3, #20
 8002baa:	001a      	movs	r2, r3
 8002bac:	2100      	movs	r1, #0
 8002bae:	f003 fb9b 	bl	80062e8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002bb2:	1d3b      	adds	r3, r7, #4
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	2328      	movs	r3, #40	; 0x28
 8002bb8:	001a      	movs	r2, r3
 8002bba:	2100      	movs	r1, #0
 8002bbc:	f003 fb94 	bl	80062e8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bc0:	4b29      	ldr	r3, [pc, #164]	; (8002c68 <SystemClock_Config+0xdc>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a29      	ldr	r2, [pc, #164]	; (8002c6c <SystemClock_Config+0xe0>)
 8002bc6:	401a      	ands	r2, r3
 8002bc8:	4b27      	ldr	r3, [pc, #156]	; (8002c68 <SystemClock_Config+0xdc>)
 8002bca:	2180      	movs	r1, #128	; 0x80
 8002bcc:	0109      	lsls	r1, r1, #4
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002bd2:	0021      	movs	r1, r4
 8002bd4:	187b      	adds	r3, r7, r1
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bda:	187b      	adds	r3, r7, r1
 8002bdc:	2201      	movs	r2, #1
 8002bde:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002be0:	187b      	adds	r3, r7, r1
 8002be2:	2210      	movs	r2, #16
 8002be4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002be6:	187b      	adds	r3, r7, r1
 8002be8:	2202      	movs	r2, #2
 8002bea:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002bec:	187b      	adds	r3, r7, r1
 8002bee:	2200      	movs	r2, #0
 8002bf0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	2280      	movs	r2, #128	; 0x80
 8002bf6:	02d2      	lsls	r2, r2, #11
 8002bf8:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002bfa:	187b      	adds	r3, r7, r1
 8002bfc:	2280      	movs	r2, #128	; 0x80
 8002bfe:	03d2      	lsls	r2, r2, #15
 8002c00:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c02:	187b      	adds	r3, r7, r1
 8002c04:	0018      	movs	r0, r3
 8002c06:	f001 fbd7 	bl	80043b8 <HAL_RCC_OscConfig>
 8002c0a:	1e03      	subs	r3, r0, #0
 8002c0c:	d001      	beq.n	8002c12 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002c0e:	f000 ff1d 	bl	8003a4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c12:	212c      	movs	r1, #44	; 0x2c
 8002c14:	187b      	adds	r3, r7, r1
 8002c16:	220f      	movs	r2, #15
 8002c18:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c1a:	187b      	adds	r3, r7, r1
 8002c1c:	2203      	movs	r2, #3
 8002c1e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c20:	187b      	adds	r3, r7, r1
 8002c22:	2200      	movs	r2, #0
 8002c24:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c26:	187b      	adds	r3, r7, r1
 8002c28:	2200      	movs	r2, #0
 8002c2a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c2c:	187b      	adds	r3, r7, r1
 8002c2e:	2200      	movs	r2, #0
 8002c30:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002c32:	187b      	adds	r3, r7, r1
 8002c34:	2101      	movs	r1, #1
 8002c36:	0018      	movs	r0, r3
 8002c38:	f001 ff8e 	bl	8004b58 <HAL_RCC_ClockConfig>
 8002c3c:	1e03      	subs	r3, r0, #0
 8002c3e:	d001      	beq.n	8002c44 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002c40:	f000 ff04 	bl	8003a4c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c44:	1d3b      	adds	r3, r7, #4
 8002c46:	2202      	movs	r2, #2
 8002c48:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c4a:	1d3b      	adds	r3, r7, #4
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c50:	1d3b      	adds	r3, r7, #4
 8002c52:	0018      	movs	r0, r3
 8002c54:	f002 f964 	bl	8004f20 <HAL_RCCEx_PeriphCLKConfig>
 8002c58:	1e03      	subs	r3, r0, #0
 8002c5a:	d001      	beq.n	8002c60 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002c5c:	f000 fef6 	bl	8003a4c <Error_Handler>
  }
}
 8002c60:	46c0      	nop			; (mov r8, r8)
 8002c62:	46bd      	mov	sp, r7
 8002c64:	b01f      	add	sp, #124	; 0x7c
 8002c66:	bd90      	pop	{r4, r7, pc}
 8002c68:	40007000 	.word	0x40007000
 8002c6c:	ffffe7ff 	.word	0xffffe7ff

08002c70 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c76:	2308      	movs	r3, #8
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	0018      	movs	r0, r3
 8002c7c:	2310      	movs	r3, #16
 8002c7e:	001a      	movs	r2, r3
 8002c80:	2100      	movs	r1, #0
 8002c82:	f003 fb31 	bl	80062e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c86:	003b      	movs	r3, r7
 8002c88:	0018      	movs	r0, r3
 8002c8a:	2308      	movs	r3, #8
 8002c8c:	001a      	movs	r2, r3
 8002c8e:	2100      	movs	r1, #0
 8002c90:	f003 fb2a 	bl	80062e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c94:	4b23      	ldr	r3, [pc, #140]	; (8002d24 <MX_TIM2_Init+0xb4>)
 8002c96:	2280      	movs	r2, #128	; 0x80
 8002c98:	05d2      	lsls	r2, r2, #23
 8002c9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 8002c9c:	4b21      	ldr	r3, [pc, #132]	; (8002d24 <MX_TIM2_Init+0xb4>)
 8002c9e:	4a22      	ldr	r2, [pc, #136]	; (8002d28 <MX_TIM2_Init+0xb8>)
 8002ca0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ca2:	4b20      	ldr	r3, [pc, #128]	; (8002d24 <MX_TIM2_Init+0xb4>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = p_stade_4*1000-1;
 8002ca8:	4b20      	ldr	r3, [pc, #128]	; (8002d2c <MX_TIM2_Init+0xbc>)
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	0013      	movs	r3, r2
 8002cae:	015b      	lsls	r3, r3, #5
 8002cb0:	1a9b      	subs	r3, r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	189b      	adds	r3, r3, r2
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	001a      	movs	r2, r3
 8002cbc:	4b19      	ldr	r3, [pc, #100]	; (8002d24 <MX_TIM2_Init+0xb4>)
 8002cbe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cc0:	4b18      	ldr	r3, [pc, #96]	; (8002d24 <MX_TIM2_Init+0xb4>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cc6:	4b17      	ldr	r3, [pc, #92]	; (8002d24 <MX_TIM2_Init+0xb4>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ccc:	4b15      	ldr	r3, [pc, #84]	; (8002d24 <MX_TIM2_Init+0xb4>)
 8002cce:	0018      	movs	r0, r3
 8002cd0:	f002 fa9a 	bl	8005208 <HAL_TIM_Base_Init>
 8002cd4:	1e03      	subs	r3, r0, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8002cd8:	f000 feb8 	bl	8003a4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cdc:	2108      	movs	r1, #8
 8002cde:	187b      	adds	r3, r7, r1
 8002ce0:	2280      	movs	r2, #128	; 0x80
 8002ce2:	0152      	lsls	r2, r2, #5
 8002ce4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002ce6:	187a      	adds	r2, r7, r1
 8002ce8:	4b0e      	ldr	r3, [pc, #56]	; (8002d24 <MX_TIM2_Init+0xb4>)
 8002cea:	0011      	movs	r1, r2
 8002cec:	0018      	movs	r0, r3
 8002cee:	f002 fbe3 	bl	80054b8 <HAL_TIM_ConfigClockSource>
 8002cf2:	1e03      	subs	r3, r0, #0
 8002cf4:	d001      	beq.n	8002cfa <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002cf6:	f000 fea9 	bl	8003a4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cfa:	003b      	movs	r3, r7
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d00:	003b      	movs	r3, r7
 8002d02:	2200      	movs	r2, #0
 8002d04:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d06:	003a      	movs	r2, r7
 8002d08:	4b06      	ldr	r3, [pc, #24]	; (8002d24 <MX_TIM2_Init+0xb4>)
 8002d0a:	0011      	movs	r1, r2
 8002d0c:	0018      	movs	r0, r3
 8002d0e:	f002 fdb1 	bl	8005874 <HAL_TIMEx_MasterConfigSynchronization>
 8002d12:	1e03      	subs	r3, r0, #0
 8002d14:	d001      	beq.n	8002d1a <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8002d16:	f000 fe99 	bl	8003a4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d1a:	46c0      	nop			; (mov r8, r8)
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	b006      	add	sp, #24
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	46c0      	nop			; (mov r8, r8)
 8002d24:	20000200 	.word	0x20000200
 8002d28:	00007cff 	.word	0x00007cff
 8002d2c:	200001a0 	.word	0x200001a0

08002d30 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b086      	sub	sp, #24
 8002d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d36:	2308      	movs	r3, #8
 8002d38:	18fb      	adds	r3, r7, r3
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	2310      	movs	r3, #16
 8002d3e:	001a      	movs	r2, r3
 8002d40:	2100      	movs	r1, #0
 8002d42:	f003 fad1 	bl	80062e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d46:	003b      	movs	r3, r7
 8002d48:	0018      	movs	r0, r3
 8002d4a:	2308      	movs	r3, #8
 8002d4c:	001a      	movs	r2, r3
 8002d4e:	2100      	movs	r1, #0
 8002d50:	f003 faca 	bl	80062e8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d54:	4b1e      	ldr	r3, [pc, #120]	; (8002dd0 <MX_TIM3_Init+0xa0>)
 8002d56:	4a1f      	ldr	r2, [pc, #124]	; (8002dd4 <MX_TIM3_Init+0xa4>)
 8002d58:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63999;
 8002d5a:	4b1d      	ldr	r3, [pc, #116]	; (8002dd0 <MX_TIM3_Init+0xa0>)
 8002d5c:	4a1e      	ldr	r2, [pc, #120]	; (8002dd8 <MX_TIM3_Init+0xa8>)
 8002d5e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d60:	4b1b      	ldr	r3, [pc, #108]	; (8002dd0 <MX_TIM3_Init+0xa0>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8002d66:	4b1a      	ldr	r3, [pc, #104]	; (8002dd0 <MX_TIM3_Init+0xa0>)
 8002d68:	22f4      	movs	r2, #244	; 0xf4
 8002d6a:	32ff      	adds	r2, #255	; 0xff
 8002d6c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d6e:	4b18      	ldr	r3, [pc, #96]	; (8002dd0 <MX_TIM3_Init+0xa0>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d74:	4b16      	ldr	r3, [pc, #88]	; (8002dd0 <MX_TIM3_Init+0xa0>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d7a:	4b15      	ldr	r3, [pc, #84]	; (8002dd0 <MX_TIM3_Init+0xa0>)
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	f002 fa43 	bl	8005208 <HAL_TIM_Base_Init>
 8002d82:	1e03      	subs	r3, r0, #0
 8002d84:	d001      	beq.n	8002d8a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002d86:	f000 fe61 	bl	8003a4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d8a:	2108      	movs	r1, #8
 8002d8c:	187b      	adds	r3, r7, r1
 8002d8e:	2280      	movs	r2, #128	; 0x80
 8002d90:	0152      	lsls	r2, r2, #5
 8002d92:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002d94:	187a      	adds	r2, r7, r1
 8002d96:	4b0e      	ldr	r3, [pc, #56]	; (8002dd0 <MX_TIM3_Init+0xa0>)
 8002d98:	0011      	movs	r1, r2
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	f002 fb8c 	bl	80054b8 <HAL_TIM_ConfigClockSource>
 8002da0:	1e03      	subs	r3, r0, #0
 8002da2:	d001      	beq.n	8002da8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002da4:	f000 fe52 	bl	8003a4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002da8:	003b      	movs	r3, r7
 8002daa:	2200      	movs	r2, #0
 8002dac:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dae:	003b      	movs	r3, r7
 8002db0:	2200      	movs	r2, #0
 8002db2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002db4:	003a      	movs	r2, r7
 8002db6:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <MX_TIM3_Init+0xa0>)
 8002db8:	0011      	movs	r1, r2
 8002dba:	0018      	movs	r0, r3
 8002dbc:	f002 fd5a 	bl	8005874 <HAL_TIMEx_MasterConfigSynchronization>
 8002dc0:	1e03      	subs	r3, r0, #0
 8002dc2:	d001      	beq.n	8002dc8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002dc4:	f000 fe42 	bl	8003a4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002dc8:	46c0      	nop			; (mov r8, r8)
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	b006      	add	sp, #24
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	200001a8 	.word	0x200001a8
 8002dd4:	40000400 	.word	0x40000400
 8002dd8:	0000f9ff 	.word	0x0000f9ff

08002ddc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002de0:	4b14      	ldr	r3, [pc, #80]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002de2:	4a15      	ldr	r2, [pc, #84]	; (8002e38 <MX_USART2_UART_Init+0x5c>)
 8002de4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002de6:	4b13      	ldr	r3, [pc, #76]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002de8:	22e1      	movs	r2, #225	; 0xe1
 8002dea:	0252      	lsls	r2, r2, #9
 8002dec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002dee:	4b11      	ldr	r3, [pc, #68]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002df4:	4b0f      	ldr	r3, [pc, #60]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002dfa:	4b0e      	ldr	r3, [pc, #56]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e00:	4b0c      	ldr	r3, [pc, #48]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002e02:	220c      	movs	r2, #12
 8002e04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e06:	4b0b      	ldr	r3, [pc, #44]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e0c:	4b09      	ldr	r3, [pc, #36]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e12:	4b08      	ldr	r3, [pc, #32]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e18:	4b06      	ldr	r3, [pc, #24]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e1e:	4b05      	ldr	r3, [pc, #20]	; (8002e34 <MX_USART2_UART_Init+0x58>)
 8002e20:	0018      	movs	r0, r3
 8002e22:	f002 fd6b 	bl	80058fc <HAL_UART_Init>
 8002e26:	1e03      	subs	r3, r0, #0
 8002e28:	d001      	beq.n	8002e2e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002e2a:	f000 fe0f 	bl	8003a4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e2e:	46c0      	nop			; (mov r8, r8)
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	2000023c 	.word	0x2000023c
 8002e38:	40004400 	.word	0x40004400

08002e3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e3c:	b590      	push	{r4, r7, lr}
 8002e3e:	b089      	sub	sp, #36	; 0x24
 8002e40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e42:	240c      	movs	r4, #12
 8002e44:	193b      	adds	r3, r7, r4
 8002e46:	0018      	movs	r0, r3
 8002e48:	2314      	movs	r3, #20
 8002e4a:	001a      	movs	r2, r3
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	f003 fa4b 	bl	80062e8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e52:	4b3a      	ldr	r3, [pc, #232]	; (8002f3c <MX_GPIO_Init+0x100>)
 8002e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e56:	4b39      	ldr	r3, [pc, #228]	; (8002f3c <MX_GPIO_Init+0x100>)
 8002e58:	2104      	movs	r1, #4
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e5e:	4b37      	ldr	r3, [pc, #220]	; (8002f3c <MX_GPIO_Init+0x100>)
 8002e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e62:	2204      	movs	r2, #4
 8002e64:	4013      	ands	r3, r2
 8002e66:	60bb      	str	r3, [r7, #8]
 8002e68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e6a:	4b34      	ldr	r3, [pc, #208]	; (8002f3c <MX_GPIO_Init+0x100>)
 8002e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e6e:	4b33      	ldr	r3, [pc, #204]	; (8002f3c <MX_GPIO_Init+0x100>)
 8002e70:	2180      	movs	r1, #128	; 0x80
 8002e72:	430a      	orrs	r2, r1
 8002e74:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e76:	4b31      	ldr	r3, [pc, #196]	; (8002f3c <MX_GPIO_Init+0x100>)
 8002e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e7a:	2280      	movs	r2, #128	; 0x80
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	607b      	str	r3, [r7, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e82:	4b2e      	ldr	r3, [pc, #184]	; (8002f3c <MX_GPIO_Init+0x100>)
 8002e84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e86:	4b2d      	ldr	r3, [pc, #180]	; (8002f3c <MX_GPIO_Init+0x100>)
 8002e88:	2101      	movs	r1, #1
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e8e:	4b2b      	ldr	r3, [pc, #172]	; (8002f3c <MX_GPIO_Init+0x100>)
 8002e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e92:	2201      	movs	r2, #1
 8002e94:	4013      	ands	r3, r2
 8002e96:	603b      	str	r3, [r7, #0]
 8002e98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8002e9a:	4b29      	ldr	r3, [pc, #164]	; (8002f40 <MX_GPIO_Init+0x104>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f001 fa45 	bl	8004330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002ea6:	23a0      	movs	r3, #160	; 0xa0
 8002ea8:	05db      	lsls	r3, r3, #23
 8002eaa:	2200      	movs	r2, #0
 8002eac:	2120      	movs	r1, #32
 8002eae:	0018      	movs	r0, r3
 8002eb0:	f001 fa3e 	bl	8004330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002eb4:	193b      	adds	r3, r7, r4
 8002eb6:	2280      	movs	r2, #128	; 0x80
 8002eb8:	0192      	lsls	r2, r2, #6
 8002eba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ebc:	193b      	adds	r3, r7, r4
 8002ebe:	4a21      	ldr	r2, [pc, #132]	; (8002f44 <MX_GPIO_Init+0x108>)
 8002ec0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec2:	193b      	adds	r3, r7, r4
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002ec8:	193b      	adds	r3, r7, r4
 8002eca:	4a1d      	ldr	r2, [pc, #116]	; (8002f40 <MX_GPIO_Init+0x104>)
 8002ecc:	0019      	movs	r1, r3
 8002ece:	0010      	movs	r0, r2
 8002ed0:	f001 f8b0 	bl	8004034 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002ed4:	0021      	movs	r1, r4
 8002ed6:	187b      	adds	r3, r7, r1
 8002ed8:	2201      	movs	r2, #1
 8002eda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002edc:	187b      	adds	r3, r7, r1
 8002ede:	2201      	movs	r2, #1
 8002ee0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee2:	187b      	adds	r3, r7, r1
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee8:	187b      	adds	r3, r7, r1
 8002eea:	2200      	movs	r2, #0
 8002eec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eee:	000c      	movs	r4, r1
 8002ef0:	187b      	adds	r3, r7, r1
 8002ef2:	4a13      	ldr	r2, [pc, #76]	; (8002f40 <MX_GPIO_Init+0x104>)
 8002ef4:	0019      	movs	r1, r3
 8002ef6:	0010      	movs	r0, r2
 8002ef8:	f001 f89c 	bl	8004034 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002efc:	0021      	movs	r1, r4
 8002efe:	187b      	adds	r3, r7, r1
 8002f00:	2220      	movs	r2, #32
 8002f02:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f04:	187b      	adds	r3, r7, r1
 8002f06:	2201      	movs	r2, #1
 8002f08:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0a:	187b      	adds	r3, r7, r1
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f10:	187b      	adds	r3, r7, r1
 8002f12:	2200      	movs	r2, #0
 8002f14:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002f16:	187a      	adds	r2, r7, r1
 8002f18:	23a0      	movs	r3, #160	; 0xa0
 8002f1a:	05db      	lsls	r3, r3, #23
 8002f1c:	0011      	movs	r1, r2
 8002f1e:	0018      	movs	r0, r3
 8002f20:	f001 f888 	bl	8004034 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002f24:	2200      	movs	r2, #0
 8002f26:	2100      	movs	r1, #0
 8002f28:	2007      	movs	r0, #7
 8002f2a:	f001 f851 	bl	8003fd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002f2e:	2007      	movs	r0, #7
 8002f30:	f001 f863 	bl	8003ffa <HAL_NVIC_EnableIRQ>

}
 8002f34:	46c0      	nop			; (mov r8, r8)
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b009      	add	sp, #36	; 0x24
 8002f3a:	bd90      	pop	{r4, r7, pc}
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	50000800 	.word	0x50000800
 8002f44:	10210000 	.word	0x10210000

08002f48 <MY_Period_Init>:
  * 	     sampling period stage 4 = 2s
  * @param time_irrigation
  * @retval None
  */
static void MY_Period_Init(int time_irrigation)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
	p_stade_1 = (time_irrigation*60*2)/(5*3);			// 3 samples
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	0013      	movs	r3, r2
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	1a9b      	subs	r3, r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	210f      	movs	r1, #15
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	f7fd f95d 	bl	800021c <__divsi3>
 8002f62:	0003      	movs	r3, r0
 8002f64:	001a      	movs	r2, r3
 8002f66:	4b14      	ldr	r3, [pc, #80]	; (8002fb8 <MY_Period_Init+0x70>)
 8002f68:	601a      	str	r2, [r3, #0]
//	p_stade_2 = 10;										//test
//	p_stade_3 = 200;									//test
	p_stade_4 = 2;
 8002f6a:	4b14      	ldr	r3, [pc, #80]	; (8002fbc <MY_Period_Init+0x74>)
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	601a      	str	r2, [r3, #0]

	if(p_stade_1 > 60)
 8002f70:	4b11      	ldr	r3, [pc, #68]	; (8002fb8 <MY_Period_Init+0x70>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b3c      	cmp	r3, #60	; 0x3c
 8002f76:	dd1a      	ble.n	8002fae <MY_Period_Init+0x66>
	{
		cnt=p_stade_1/60;
 8002f78:	4b0f      	ldr	r3, [pc, #60]	; (8002fb8 <MY_Period_Init+0x70>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	213c      	movs	r1, #60	; 0x3c
 8002f7e:	0018      	movs	r0, r3
 8002f80:	f7fd f94c 	bl	800021c <__divsi3>
 8002f84:	0003      	movs	r3, r0
 8002f86:	001a      	movs	r2, r3
 8002f88:	4b0d      	ldr	r3, [pc, #52]	; (8002fc0 <MY_Period_Init+0x78>)
 8002f8a:	601a      	str	r2, [r3, #0]
		cnt2=p_stade_1%60;
 8002f8c:	4b0a      	ldr	r3, [pc, #40]	; (8002fb8 <MY_Period_Init+0x70>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	213c      	movs	r1, #60	; 0x3c
 8002f92:	0018      	movs	r0, r3
 8002f94:	f7fd fa28 	bl	80003e8 <__aeabi_idivmod>
 8002f98:	000b      	movs	r3, r1
 8002f9a:	001a      	movs	r2, r3
 8002f9c:	4b09      	ldr	r3, [pc, #36]	; (8002fc4 <MY_Period_Init+0x7c>)
 8002f9e:	601a      	str	r2, [r3, #0]
		period = p_stade_1;
 8002fa0:	4b05      	ldr	r3, [pc, #20]	; (8002fb8 <MY_Period_Init+0x70>)
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	4b08      	ldr	r3, [pc, #32]	; (8002fc8 <MY_Period_Init+0x80>)
 8002fa6:	601a      	str	r2, [r3, #0]
		p_stade_1 =60;
 8002fa8:	4b03      	ldr	r3, [pc, #12]	; (8002fb8 <MY_Period_Init+0x70>)
 8002faa:	223c      	movs	r2, #60	; 0x3c
 8002fac:	601a      	str	r2, [r3, #0]
	}

}
 8002fae:	46c0      	nop			; (mov r8, r8)
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	b002      	add	sp, #8
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	46c0      	nop			; (mov r8, r8)
 8002fb8:	200001ec 	.word	0x200001ec
 8002fbc:	200001a0 	.word	0x200001a0
 8002fc0:	20000180 	.word	0x20000180
 8002fc4:	20000184 	.word	0x20000184
 8002fc8:	200001fc 	.word	0x200001fc

08002fcc <MX_TIM2_Init_stade_1>:
  * @brief TIM2 stade 1 Initialization Function
  * @param sampling period:p_stade_1
  * @retval None
  */
static void MX_TIM2_Init_stade_1(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fd2:	2308      	movs	r3, #8
 8002fd4:	18fb      	adds	r3, r7, r3
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	2310      	movs	r3, #16
 8002fda:	001a      	movs	r2, r3
 8002fdc:	2100      	movs	r1, #0
 8002fde:	f003 f983 	bl	80062e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fe2:	003b      	movs	r3, r7
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	2308      	movs	r3, #8
 8002fe8:	001a      	movs	r2, r3
 8002fea:	2100      	movs	r1, #0
 8002fec:	f003 f97c 	bl	80062e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ff0:	4b23      	ldr	r3, [pc, #140]	; (8003080 <MX_TIM2_Init_stade_1+0xb4>)
 8002ff2:	2280      	movs	r2, #128	; 0x80
 8002ff4:	05d2      	lsls	r2, r2, #23
 8002ff6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 8002ff8:	4b21      	ldr	r3, [pc, #132]	; (8003080 <MX_TIM2_Init_stade_1+0xb4>)
 8002ffa:	4a22      	ldr	r2, [pc, #136]	; (8003084 <MX_TIM2_Init_stade_1+0xb8>)
 8002ffc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ffe:	4b20      	ldr	r3, [pc, #128]	; (8003080 <MX_TIM2_Init_stade_1+0xb4>)
 8003000:	2200      	movs	r2, #0
 8003002:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000*p_stade_1-1;
 8003004:	4b20      	ldr	r3, [pc, #128]	; (8003088 <MX_TIM2_Init_stade_1+0xbc>)
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	0013      	movs	r3, r2
 800300a:	015b      	lsls	r3, r3, #5
 800300c:	1a9b      	subs	r3, r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	189b      	adds	r3, r3, r2
 8003012:	00db      	lsls	r3, r3, #3
 8003014:	3b01      	subs	r3, #1
 8003016:	001a      	movs	r2, r3
 8003018:	4b19      	ldr	r3, [pc, #100]	; (8003080 <MX_TIM2_Init_stade_1+0xb4>)
 800301a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800301c:	4b18      	ldr	r3, [pc, #96]	; (8003080 <MX_TIM2_Init_stade_1+0xb4>)
 800301e:	2200      	movs	r2, #0
 8003020:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003022:	4b17      	ldr	r3, [pc, #92]	; (8003080 <MX_TIM2_Init_stade_1+0xb4>)
 8003024:	2200      	movs	r2, #0
 8003026:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003028:	4b15      	ldr	r3, [pc, #84]	; (8003080 <MX_TIM2_Init_stade_1+0xb4>)
 800302a:	0018      	movs	r0, r3
 800302c:	f002 f8ec 	bl	8005208 <HAL_TIM_Base_Init>
 8003030:	1e03      	subs	r3, r0, #0
 8003032:	d001      	beq.n	8003038 <MX_TIM2_Init_stade_1+0x6c>
  {
    Error_Handler();
 8003034:	f000 fd0a 	bl	8003a4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003038:	2108      	movs	r1, #8
 800303a:	187b      	adds	r3, r7, r1
 800303c:	2280      	movs	r2, #128	; 0x80
 800303e:	0152      	lsls	r2, r2, #5
 8003040:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003042:	187a      	adds	r2, r7, r1
 8003044:	4b0e      	ldr	r3, [pc, #56]	; (8003080 <MX_TIM2_Init_stade_1+0xb4>)
 8003046:	0011      	movs	r1, r2
 8003048:	0018      	movs	r0, r3
 800304a:	f002 fa35 	bl	80054b8 <HAL_TIM_ConfigClockSource>
 800304e:	1e03      	subs	r3, r0, #0
 8003050:	d001      	beq.n	8003056 <MX_TIM2_Init_stade_1+0x8a>
  {
    Error_Handler();
 8003052:	f000 fcfb 	bl	8003a4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003056:	003b      	movs	r3, r7
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800305c:	003b      	movs	r3, r7
 800305e:	2200      	movs	r2, #0
 8003060:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003062:	003a      	movs	r2, r7
 8003064:	4b06      	ldr	r3, [pc, #24]	; (8003080 <MX_TIM2_Init_stade_1+0xb4>)
 8003066:	0011      	movs	r1, r2
 8003068:	0018      	movs	r0, r3
 800306a:	f002 fc03 	bl	8005874 <HAL_TIMEx_MasterConfigSynchronization>
 800306e:	1e03      	subs	r3, r0, #0
 8003070:	d001      	beq.n	8003076 <MX_TIM2_Init_stade_1+0xaa>
  {
    Error_Handler();
 8003072:	f000 fceb 	bl	8003a4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	46bd      	mov	sp, r7
 800307a:	b006      	add	sp, #24
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	20000200 	.word	0x20000200
 8003084:	00007cff 	.word	0x00007cff
 8003088:	200001ec 	.word	0x200001ec

0800308c <MX_TIM2_Init_stade_2>:
  * @brief TIM2 stade 2 Initialization Function
  * @param sampling period:p_stade_2
  * @retval None
  */
static void MX_TIM2_Init_stade_2(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003092:	2308      	movs	r3, #8
 8003094:	18fb      	adds	r3, r7, r3
 8003096:	0018      	movs	r0, r3
 8003098:	2310      	movs	r3, #16
 800309a:	001a      	movs	r2, r3
 800309c:	2100      	movs	r1, #0
 800309e:	f003 f923 	bl	80062e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030a2:	003b      	movs	r3, r7
 80030a4:	0018      	movs	r0, r3
 80030a6:	2308      	movs	r3, #8
 80030a8:	001a      	movs	r2, r3
 80030aa:	2100      	movs	r1, #0
 80030ac:	f003 f91c 	bl	80062e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80030b0:	4b23      	ldr	r3, [pc, #140]	; (8003140 <MX_TIM2_Init_stade_2+0xb4>)
 80030b2:	2280      	movs	r2, #128	; 0x80
 80030b4:	05d2      	lsls	r2, r2, #23
 80030b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 80030b8:	4b21      	ldr	r3, [pc, #132]	; (8003140 <MX_TIM2_Init_stade_2+0xb4>)
 80030ba:	4a22      	ldr	r2, [pc, #136]	; (8003144 <MX_TIM2_Init_stade_2+0xb8>)
 80030bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030be:	4b20      	ldr	r3, [pc, #128]	; (8003140 <MX_TIM2_Init_stade_2+0xb4>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000*p_stade_2-1;
 80030c4:	4b20      	ldr	r3, [pc, #128]	; (8003148 <MX_TIM2_Init_stade_2+0xbc>)
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	0013      	movs	r3, r2
 80030ca:	015b      	lsls	r3, r3, #5
 80030cc:	1a9b      	subs	r3, r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	189b      	adds	r3, r3, r2
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	3b01      	subs	r3, #1
 80030d6:	001a      	movs	r2, r3
 80030d8:	4b19      	ldr	r3, [pc, #100]	; (8003140 <MX_TIM2_Init_stade_2+0xb4>)
 80030da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030dc:	4b18      	ldr	r3, [pc, #96]	; (8003140 <MX_TIM2_Init_stade_2+0xb4>)
 80030de:	2200      	movs	r2, #0
 80030e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030e2:	4b17      	ldr	r3, [pc, #92]	; (8003140 <MX_TIM2_Init_stade_2+0xb4>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80030e8:	4b15      	ldr	r3, [pc, #84]	; (8003140 <MX_TIM2_Init_stade_2+0xb4>)
 80030ea:	0018      	movs	r0, r3
 80030ec:	f002 f88c 	bl	8005208 <HAL_TIM_Base_Init>
 80030f0:	1e03      	subs	r3, r0, #0
 80030f2:	d001      	beq.n	80030f8 <MX_TIM2_Init_stade_2+0x6c>
  {
    Error_Handler();
 80030f4:	f000 fcaa 	bl	8003a4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030f8:	2108      	movs	r1, #8
 80030fa:	187b      	adds	r3, r7, r1
 80030fc:	2280      	movs	r2, #128	; 0x80
 80030fe:	0152      	lsls	r2, r2, #5
 8003100:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003102:	187a      	adds	r2, r7, r1
 8003104:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <MX_TIM2_Init_stade_2+0xb4>)
 8003106:	0011      	movs	r1, r2
 8003108:	0018      	movs	r0, r3
 800310a:	f002 f9d5 	bl	80054b8 <HAL_TIM_ConfigClockSource>
 800310e:	1e03      	subs	r3, r0, #0
 8003110:	d001      	beq.n	8003116 <MX_TIM2_Init_stade_2+0x8a>
  {
    Error_Handler();
 8003112:	f000 fc9b 	bl	8003a4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003116:	003b      	movs	r3, r7
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800311c:	003b      	movs	r3, r7
 800311e:	2200      	movs	r2, #0
 8003120:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003122:	003a      	movs	r2, r7
 8003124:	4b06      	ldr	r3, [pc, #24]	; (8003140 <MX_TIM2_Init_stade_2+0xb4>)
 8003126:	0011      	movs	r1, r2
 8003128:	0018      	movs	r0, r3
 800312a:	f002 fba3 	bl	8005874 <HAL_TIMEx_MasterConfigSynchronization>
 800312e:	1e03      	subs	r3, r0, #0
 8003130:	d001      	beq.n	8003136 <MX_TIM2_Init_stade_2+0xaa>
  {
    Error_Handler();
 8003132:	f000 fc8b 	bl	8003a4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	46bd      	mov	sp, r7
 800313a:	b006      	add	sp, #24
 800313c:	bd80      	pop	{r7, pc}
 800313e:	46c0      	nop			; (mov r8, r8)
 8003140:	20000200 	.word	0x20000200
 8003144:	00007cff 	.word	0x00007cff
 8003148:	20000188 	.word	0x20000188

0800314c <MX_TIM2_Init_stade_3>:
  * @brief TIM2 stade 3 Initialization Function
  * @param sampling period:p_stade_3
  * @retval None
  */
static void MX_TIM2_Init_stade_3(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003152:	2308      	movs	r3, #8
 8003154:	18fb      	adds	r3, r7, r3
 8003156:	0018      	movs	r0, r3
 8003158:	2310      	movs	r3, #16
 800315a:	001a      	movs	r2, r3
 800315c:	2100      	movs	r1, #0
 800315e:	f003 f8c3 	bl	80062e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003162:	003b      	movs	r3, r7
 8003164:	0018      	movs	r0, r3
 8003166:	2308      	movs	r3, #8
 8003168:	001a      	movs	r2, r3
 800316a:	2100      	movs	r1, #0
 800316c:	f003 f8bc 	bl	80062e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003170:	4b23      	ldr	r3, [pc, #140]	; (8003200 <MX_TIM2_Init_stade_3+0xb4>)
 8003172:	2280      	movs	r2, #128	; 0x80
 8003174:	05d2      	lsls	r2, r2, #23
 8003176:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 8003178:	4b21      	ldr	r3, [pc, #132]	; (8003200 <MX_TIM2_Init_stade_3+0xb4>)
 800317a:	4a22      	ldr	r2, [pc, #136]	; (8003204 <MX_TIM2_Init_stade_3+0xb8>)
 800317c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800317e:	4b20      	ldr	r3, [pc, #128]	; (8003200 <MX_TIM2_Init_stade_3+0xb4>)
 8003180:	2200      	movs	r2, #0
 8003182:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000*p_stade_3-1;
 8003184:	4b20      	ldr	r3, [pc, #128]	; (8003208 <MX_TIM2_Init_stade_3+0xbc>)
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	0013      	movs	r3, r2
 800318a:	015b      	lsls	r3, r3, #5
 800318c:	1a9b      	subs	r3, r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	189b      	adds	r3, r3, r2
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	3b01      	subs	r3, #1
 8003196:	001a      	movs	r2, r3
 8003198:	4b19      	ldr	r3, [pc, #100]	; (8003200 <MX_TIM2_Init_stade_3+0xb4>)
 800319a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800319c:	4b18      	ldr	r3, [pc, #96]	; (8003200 <MX_TIM2_Init_stade_3+0xb4>)
 800319e:	2200      	movs	r2, #0
 80031a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031a2:	4b17      	ldr	r3, [pc, #92]	; (8003200 <MX_TIM2_Init_stade_3+0xb4>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031a8:	4b15      	ldr	r3, [pc, #84]	; (8003200 <MX_TIM2_Init_stade_3+0xb4>)
 80031aa:	0018      	movs	r0, r3
 80031ac:	f002 f82c 	bl	8005208 <HAL_TIM_Base_Init>
 80031b0:	1e03      	subs	r3, r0, #0
 80031b2:	d001      	beq.n	80031b8 <MX_TIM2_Init_stade_3+0x6c>
  {
    Error_Handler();
 80031b4:	f000 fc4a 	bl	8003a4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031b8:	2108      	movs	r1, #8
 80031ba:	187b      	adds	r3, r7, r1
 80031bc:	2280      	movs	r2, #128	; 0x80
 80031be:	0152      	lsls	r2, r2, #5
 80031c0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031c2:	187a      	adds	r2, r7, r1
 80031c4:	4b0e      	ldr	r3, [pc, #56]	; (8003200 <MX_TIM2_Init_stade_3+0xb4>)
 80031c6:	0011      	movs	r1, r2
 80031c8:	0018      	movs	r0, r3
 80031ca:	f002 f975 	bl	80054b8 <HAL_TIM_ConfigClockSource>
 80031ce:	1e03      	subs	r3, r0, #0
 80031d0:	d001      	beq.n	80031d6 <MX_TIM2_Init_stade_3+0x8a>
  {
    Error_Handler();
 80031d2:	f000 fc3b 	bl	8003a4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031d6:	003b      	movs	r3, r7
 80031d8:	2200      	movs	r2, #0
 80031da:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031dc:	003b      	movs	r3, r7
 80031de:	2200      	movs	r2, #0
 80031e0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031e2:	003a      	movs	r2, r7
 80031e4:	4b06      	ldr	r3, [pc, #24]	; (8003200 <MX_TIM2_Init_stade_3+0xb4>)
 80031e6:	0011      	movs	r1, r2
 80031e8:	0018      	movs	r0, r3
 80031ea:	f002 fb43 	bl	8005874 <HAL_TIMEx_MasterConfigSynchronization>
 80031ee:	1e03      	subs	r3, r0, #0
 80031f0:	d001      	beq.n	80031f6 <MX_TIM2_Init_stade_3+0xaa>
  {
    Error_Handler();
 80031f2:	f000 fc2b 	bl	8003a4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	46bd      	mov	sp, r7
 80031fa:	b006      	add	sp, #24
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	20000200 	.word	0x20000200
 8003204:	00007cff 	.word	0x00007cff
 8003208:	200001f4 	.word	0x200001f4

0800320c <MX_TIM2_Init_30s>:
  * sampling period : 30 seconds
  * @param Period = 29999
  * @retval None
  */
static void MX_TIM2_Init_30s(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003212:	2308      	movs	r3, #8
 8003214:	18fb      	adds	r3, r7, r3
 8003216:	0018      	movs	r0, r3
 8003218:	2310      	movs	r3, #16
 800321a:	001a      	movs	r2, r3
 800321c:	2100      	movs	r1, #0
 800321e:	f003 f863 	bl	80062e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003222:	003b      	movs	r3, r7
 8003224:	0018      	movs	r0, r3
 8003226:	2308      	movs	r3, #8
 8003228:	001a      	movs	r2, r3
 800322a:	2100      	movs	r1, #0
 800322c:	f003 f85c 	bl	80062e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003230:	4b1e      	ldr	r3, [pc, #120]	; (80032ac <MX_TIM2_Init_30s+0xa0>)
 8003232:	2280      	movs	r2, #128	; 0x80
 8003234:	05d2      	lsls	r2, r2, #23
 8003236:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 8003238:	4b1c      	ldr	r3, [pc, #112]	; (80032ac <MX_TIM2_Init_30s+0xa0>)
 800323a:	4a1d      	ldr	r2, [pc, #116]	; (80032b0 <MX_TIM2_Init_30s+0xa4>)
 800323c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800323e:	4b1b      	ldr	r3, [pc, #108]	; (80032ac <MX_TIM2_Init_30s+0xa0>)
 8003240:	2200      	movs	r2, #0
 8003242:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 29999;
 8003244:	4b19      	ldr	r3, [pc, #100]	; (80032ac <MX_TIM2_Init_30s+0xa0>)
 8003246:	4a1b      	ldr	r2, [pc, #108]	; (80032b4 <MX_TIM2_Init_30s+0xa8>)
 8003248:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800324a:	4b18      	ldr	r3, [pc, #96]	; (80032ac <MX_TIM2_Init_30s+0xa0>)
 800324c:	2200      	movs	r2, #0
 800324e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003250:	4b16      	ldr	r3, [pc, #88]	; (80032ac <MX_TIM2_Init_30s+0xa0>)
 8003252:	2200      	movs	r2, #0
 8003254:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003256:	4b15      	ldr	r3, [pc, #84]	; (80032ac <MX_TIM2_Init_30s+0xa0>)
 8003258:	0018      	movs	r0, r3
 800325a:	f001 ffd5 	bl	8005208 <HAL_TIM_Base_Init>
 800325e:	1e03      	subs	r3, r0, #0
 8003260:	d001      	beq.n	8003266 <MX_TIM2_Init_30s+0x5a>
  {
    Error_Handler();
 8003262:	f000 fbf3 	bl	8003a4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003266:	2108      	movs	r1, #8
 8003268:	187b      	adds	r3, r7, r1
 800326a:	2280      	movs	r2, #128	; 0x80
 800326c:	0152      	lsls	r2, r2, #5
 800326e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003270:	187a      	adds	r2, r7, r1
 8003272:	4b0e      	ldr	r3, [pc, #56]	; (80032ac <MX_TIM2_Init_30s+0xa0>)
 8003274:	0011      	movs	r1, r2
 8003276:	0018      	movs	r0, r3
 8003278:	f002 f91e 	bl	80054b8 <HAL_TIM_ConfigClockSource>
 800327c:	1e03      	subs	r3, r0, #0
 800327e:	d001      	beq.n	8003284 <MX_TIM2_Init_30s+0x78>
  {
    Error_Handler();
 8003280:	f000 fbe4 	bl	8003a4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003284:	003b      	movs	r3, r7
 8003286:	2200      	movs	r2, #0
 8003288:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800328a:	003b      	movs	r3, r7
 800328c:	2200      	movs	r2, #0
 800328e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003290:	003a      	movs	r2, r7
 8003292:	4b06      	ldr	r3, [pc, #24]	; (80032ac <MX_TIM2_Init_30s+0xa0>)
 8003294:	0011      	movs	r1, r2
 8003296:	0018      	movs	r0, r3
 8003298:	f002 faec 	bl	8005874 <HAL_TIMEx_MasterConfigSynchronization>
 800329c:	1e03      	subs	r3, r0, #0
 800329e:	d001      	beq.n	80032a4 <MX_TIM2_Init_30s+0x98>
  {
    Error_Handler();
 80032a0:	f000 fbd4 	bl	8003a4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80032a4:	46c0      	nop			; (mov r8, r8)
 80032a6:	46bd      	mov	sp, r7
 80032a8:	b006      	add	sp, #24
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	20000200 	.word	0x20000200
 80032b0:	00007cff 	.word	0x00007cff
 80032b4:	0000752f 	.word	0x0000752f

080032b8 <irrigation>:
  *
  *
  */

void irrigation(int seuil_low, int seuil_high)
{
 80032b8:	b5b0      	push	{r4, r5, r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
	seuil_1 = DH*0.15+seuil_h;
 80032c2:	4bde      	ldr	r3, [pc, #888]	; (800363c <irrigation+0x384>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	0018      	movs	r0, r3
 80032c8:	f7ff fb26 	bl	8002918 <__aeabi_i2d>
 80032cc:	4adc      	ldr	r2, [pc, #880]	; (8003640 <irrigation+0x388>)
 80032ce:	4bdd      	ldr	r3, [pc, #884]	; (8003644 <irrigation+0x38c>)
 80032d0:	f7fe fd16 	bl	8001d00 <__aeabi_dmul>
 80032d4:	0003      	movs	r3, r0
 80032d6:	000c      	movs	r4, r1
 80032d8:	0025      	movs	r5, r4
 80032da:	001c      	movs	r4, r3
 80032dc:	4bda      	ldr	r3, [pc, #872]	; (8003648 <irrigation+0x390>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	0018      	movs	r0, r3
 80032e2:	f7ff fb19 	bl	8002918 <__aeabi_i2d>
 80032e6:	0002      	movs	r2, r0
 80032e8:	000b      	movs	r3, r1
 80032ea:	0020      	movs	r0, r4
 80032ec:	0029      	movs	r1, r5
 80032ee:	f7fd fde1 	bl	8000eb4 <__aeabi_dadd>
 80032f2:	0003      	movs	r3, r0
 80032f4:	000c      	movs	r4, r1
 80032f6:	0018      	movs	r0, r3
 80032f8:	0021      	movs	r1, r4
 80032fa:	f7ff fad7 	bl	80028ac <__aeabi_d2iz>
 80032fe:	0002      	movs	r2, r0
 8003300:	4bd2      	ldr	r3, [pc, #840]	; (800364c <irrigation+0x394>)
 8003302:	601a      	str	r2, [r3, #0]
	seuil_2 = DH*0.05+seuil_h;
 8003304:	4bcd      	ldr	r3, [pc, #820]	; (800363c <irrigation+0x384>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	0018      	movs	r0, r3
 800330a:	f7ff fb05 	bl	8002918 <__aeabi_i2d>
 800330e:	4ad0      	ldr	r2, [pc, #832]	; (8003650 <irrigation+0x398>)
 8003310:	4bd0      	ldr	r3, [pc, #832]	; (8003654 <irrigation+0x39c>)
 8003312:	f7fe fcf5 	bl	8001d00 <__aeabi_dmul>
 8003316:	0003      	movs	r3, r0
 8003318:	000c      	movs	r4, r1
 800331a:	0025      	movs	r5, r4
 800331c:	001c      	movs	r4, r3
 800331e:	4bca      	ldr	r3, [pc, #808]	; (8003648 <irrigation+0x390>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	0018      	movs	r0, r3
 8003324:	f7ff faf8 	bl	8002918 <__aeabi_i2d>
 8003328:	0002      	movs	r2, r0
 800332a:	000b      	movs	r3, r1
 800332c:	0020      	movs	r0, r4
 800332e:	0029      	movs	r1, r5
 8003330:	f7fd fdc0 	bl	8000eb4 <__aeabi_dadd>
 8003334:	0003      	movs	r3, r0
 8003336:	000c      	movs	r4, r1
 8003338:	0018      	movs	r0, r3
 800333a:	0021      	movs	r1, r4
 800333c:	f7ff fab6 	bl	80028ac <__aeabi_d2iz>
 8003340:	0002      	movs	r2, r0
 8003342:	4bc5      	ldr	r3, [pc, #788]	; (8003658 <irrigation+0x3a0>)
 8003344:	601a      	str	r2, [r3, #0]


	/** read a new data from the sensor */
 	if (flag == 0)
 8003346:	4bc5      	ldr	r3, [pc, #788]	; (800365c <irrigation+0x3a4>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d000      	beq.n	8003350 <irrigation+0x98>
 800334e:	e342      	b.n	80039d6 <irrigation+0x71e>
	{
		flag = 1;
 8003350:	4bc2      	ldr	r3, [pc, #776]	; (800365c <irrigation+0x3a4>)
 8003352:	2201      	movs	r2, #1
 8003354:	601a      	str	r2, [r3, #0]

		if (i < sample_1+sample_2+sample_3 && Humitide_sol[i] <= seuil_h)
 8003356:	4bc2      	ldr	r3, [pc, #776]	; (8003660 <irrigation+0x3a8>)
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	4bc2      	ldr	r3, [pc, #776]	; (8003664 <irrigation+0x3ac>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	18d2      	adds	r2, r2, r3
 8003360:	4bc1      	ldr	r3, [pc, #772]	; (8003668 <irrigation+0x3b0>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	18d2      	adds	r2, r2, r3
 8003366:	4bc1      	ldr	r3, [pc, #772]	; (800366c <irrigation+0x3b4>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	429a      	cmp	r2, r3
 800336c:	dd4f      	ble.n	800340e <irrigation+0x156>
 800336e:	4bbf      	ldr	r3, [pc, #764]	; (800366c <irrigation+0x3b4>)
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	4bbf      	ldr	r3, [pc, #764]	; (8003670 <irrigation+0x3b8>)
 8003374:	0092      	lsls	r2, r2, #2
 8003376:	58d4      	ldr	r4, [r2, r3]
 8003378:	4bb3      	ldr	r3, [pc, #716]	; (8003648 <irrigation+0x390>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	0018      	movs	r0, r3
 800337e:	f7fd fd4f 	bl	8000e20 <__aeabi_i2f>
 8003382:	1c03      	adds	r3, r0, #0
 8003384:	1c19      	adds	r1, r3, #0
 8003386:	1c20      	adds	r0, r4, #0
 8003388:	f7fd f88e 	bl	80004a8 <__aeabi_fcmple>
 800338c:	1e03      	subs	r3, r0, #0
 800338e:	d03e      	beq.n	800340e <irrigation+0x156>
		{
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 8003390:	4bb8      	ldr	r3, [pc, #736]	; (8003674 <irrigation+0x3bc>)
 8003392:	2200      	movs	r2, #0
 8003394:	2101      	movs	r1, #1
 8003396:	0018      	movs	r0, r3
 8003398:	f000 ffca 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim2);
 800339c:	4bb6      	ldr	r3, [pc, #728]	; (8003678 <irrigation+0x3c0>)
 800339e:	0018      	movs	r0, r3
 80033a0:	f001 ff80 	bl	80052a4 <HAL_TIM_Base_Stop_IT>
			Tau = x/5;
 80033a4:	4bb5      	ldr	r3, [pc, #724]	; (800367c <irrigation+0x3c4>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2105      	movs	r1, #5
 80033aa:	0018      	movs	r0, r3
 80033ac:	f7fc ff36 	bl	800021c <__divsi3>
 80033b0:	0003      	movs	r3, r0
 80033b2:	001a      	movs	r2, r3
 80033b4:	4bb2      	ldr	r3, [pc, #712]	; (8003680 <irrigation+0x3c8>)
 80033b6:	601a      	str	r2, [r3, #0]
			p_stade_1 = Tau/3;
 80033b8:	4bb1      	ldr	r3, [pc, #708]	; (8003680 <irrigation+0x3c8>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2103      	movs	r1, #3
 80033be:	0018      	movs	r0, r3
 80033c0:	f7fc ff2c 	bl	800021c <__divsi3>
 80033c4:	0003      	movs	r3, r0
 80033c6:	001a      	movs	r2, r3
 80033c8:	4bae      	ldr	r3, [pc, #696]	; (8003684 <irrigation+0x3cc>)
 80033ca:	601a      	str	r2, [r3, #0]
			real_time_irri = (double)min + (second/60.0);
 80033cc:	4bae      	ldr	r3, [pc, #696]	; (8003688 <irrigation+0x3d0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	0018      	movs	r0, r3
 80033d2:	f7ff faa1 	bl	8002918 <__aeabi_i2d>
 80033d6:	0004      	movs	r4, r0
 80033d8:	000d      	movs	r5, r1
 80033da:	4bac      	ldr	r3, [pc, #688]	; (800368c <irrigation+0x3d4>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	0018      	movs	r0, r3
 80033e0:	f7ff fa9a 	bl	8002918 <__aeabi_i2d>
 80033e4:	2200      	movs	r2, #0
 80033e6:	4baa      	ldr	r3, [pc, #680]	; (8003690 <irrigation+0x3d8>)
 80033e8:	f7fe f880 	bl	80014ec <__aeabi_ddiv>
 80033ec:	0002      	movs	r2, r0
 80033ee:	000b      	movs	r3, r1
 80033f0:	0020      	movs	r0, r4
 80033f2:	0029      	movs	r1, r5
 80033f4:	f7fd fd5e 	bl	8000eb4 <__aeabi_dadd>
 80033f8:	0003      	movs	r3, r0
 80033fa:	000c      	movs	r4, r1
 80033fc:	4aa5      	ldr	r2, [pc, #660]	; (8003694 <irrigation+0x3dc>)
 80033fe:	6013      	str	r3, [r2, #0]
 8003400:	6054      	str	r4, [r2, #4]
			cnt = 0;
 8003402:	4ba5      	ldr	r3, [pc, #660]	; (8003698 <irrigation+0x3e0>)
 8003404:	2200      	movs	r2, #0
 8003406:	601a      	str	r2, [r3, #0]
			end = 1;
 8003408:	4ba4      	ldr	r3, [pc, #656]	; (800369c <irrigation+0x3e4>)
 800340a:	2201      	movs	r2, #1
 800340c:	601a      	str	r2, [r3, #0]
		}

		if (i == sample_1)							//swap to stade2
 800340e:	4b97      	ldr	r3, [pc, #604]	; (800366c <irrigation+0x3b4>)
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	4b93      	ldr	r3, [pc, #588]	; (8003660 <irrigation+0x3a8>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	429a      	cmp	r2, r3
 8003418:	d000      	beq.n	800341c <irrigation+0x164>
 800341a:	e0b8      	b.n	800358e <irrigation+0x2d6>
		{
			Humitide_fin_stade1 = Humitide_sol[i];
 800341c:	4b93      	ldr	r3, [pc, #588]	; (800366c <irrigation+0x3b4>)
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	4b93      	ldr	r3, [pc, #588]	; (8003670 <irrigation+0x3b8>)
 8003422:	0092      	lsls	r2, r2, #2
 8003424:	58d2      	ldr	r2, [r2, r3]
 8003426:	4b9e      	ldr	r3, [pc, #632]	; (80036a0 <irrigation+0x3e8>)
 8003428:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim2);
 800342a:	4b93      	ldr	r3, [pc, #588]	; (8003678 <irrigation+0x3c0>)
 800342c:	0018      	movs	r0, r3
 800342e:	f001 ff39 	bl	80052a4 <HAL_TIM_Base_Stop_IT>
			cnt = 0;
 8003432:	4b99      	ldr	r3, [pc, #612]	; (8003698 <irrigation+0x3e0>)
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]

			if( Humitide_fin_stade1 >= seuil_1-1 && Humitide_fin_stade1 <= seuil_1+1 )
 8003438:	4b84      	ldr	r3, [pc, #528]	; (800364c <irrigation+0x394>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	3b01      	subs	r3, #1
 800343e:	0018      	movs	r0, r3
 8003440:	f7fd fcee 	bl	8000e20 <__aeabi_i2f>
 8003444:	1c02      	adds	r2, r0, #0
 8003446:	4b96      	ldr	r3, [pc, #600]	; (80036a0 <irrigation+0x3e8>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	1c19      	adds	r1, r3, #0
 800344c:	1c10      	adds	r0, r2, #0
 800344e:	f7fd f82b 	bl	80004a8 <__aeabi_fcmple>
 8003452:	1e03      	subs	r3, r0, #0
 8003454:	d01d      	beq.n	8003492 <irrigation+0x1da>
 8003456:	4b7d      	ldr	r3, [pc, #500]	; (800364c <irrigation+0x394>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	3301      	adds	r3, #1
 800345c:	0018      	movs	r0, r3
 800345e:	f7fd fcdf 	bl	8000e20 <__aeabi_i2f>
 8003462:	1c02      	adds	r2, r0, #0
 8003464:	4b8e      	ldr	r3, [pc, #568]	; (80036a0 <irrigation+0x3e8>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	1c19      	adds	r1, r3, #0
 800346a:	1c10      	adds	r0, r2, #0
 800346c:	f7fd f830 	bl	80004d0 <__aeabi_fcmpge>
 8003470:	1e03      	subs	r3, r0, #0
 8003472:	d00e      	beq.n	8003492 <irrigation+0x1da>
			{
				p_stade_2 = (time_irri*60)/(5*4);
 8003474:	4b8b      	ldr	r3, [pc, #556]	; (80036a4 <irrigation+0x3ec>)
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	0013      	movs	r3, r2
 800347a:	011b      	lsls	r3, r3, #4
 800347c:	1a9b      	subs	r3, r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	2114      	movs	r1, #20
 8003482:	0018      	movs	r0, r3
 8003484:	f7fc feca 	bl	800021c <__divsi3>
 8003488:	0003      	movs	r3, r0
 800348a:	001a      	movs	r2, r3
 800348c:	4b86      	ldr	r3, [pc, #536]	; (80036a8 <irrigation+0x3f0>)
 800348e:	601a      	str	r2, [r3, #0]
 8003490:	e06e      	b.n	8003570 <irrigation+0x2b8>

			}
			else
			{
				x = min*60 + second;
 8003492:	4b7d      	ldr	r3, [pc, #500]	; (8003688 <irrigation+0x3d0>)
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	0013      	movs	r3, r2
 8003498:	011b      	lsls	r3, r3, #4
 800349a:	1a9b      	subs	r3, r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	001a      	movs	r2, r3
 80034a0:	4b7a      	ldr	r3, [pc, #488]	; (800368c <irrigation+0x3d4>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	18d2      	adds	r2, r2, r3
 80034a6:	4b75      	ldr	r3, [pc, #468]	; (800367c <irrigation+0x3c4>)
 80034a8:	601a      	str	r2, [r3, #0]
				y = log(DH/(Humitide_fin_stade1-seuil_h));
 80034aa:	4b64      	ldr	r3, [pc, #400]	; (800363c <irrigation+0x384>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	0018      	movs	r0, r3
 80034b0:	f7fd fcb6 	bl	8000e20 <__aeabi_i2f>
 80034b4:	1c05      	adds	r5, r0, #0
 80034b6:	4b7a      	ldr	r3, [pc, #488]	; (80036a0 <irrigation+0x3e8>)
 80034b8:	681c      	ldr	r4, [r3, #0]
 80034ba:	4b63      	ldr	r3, [pc, #396]	; (8003648 <irrigation+0x390>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	0018      	movs	r0, r3
 80034c0:	f7fd fcae 	bl	8000e20 <__aeabi_i2f>
 80034c4:	1c03      	adds	r3, r0, #0
 80034c6:	1c19      	adds	r1, r3, #0
 80034c8:	1c20      	adds	r0, r4, #0
 80034ca:	f7fd fac5 	bl	8000a58 <__aeabi_fsub>
 80034ce:	1c03      	adds	r3, r0, #0
 80034d0:	1c19      	adds	r1, r3, #0
 80034d2:	1c28      	adds	r0, r5, #0
 80034d4:	f7fd f8e8 	bl	80006a8 <__aeabi_fdiv>
 80034d8:	1c03      	adds	r3, r0, #0
 80034da:	1c18      	adds	r0, r3, #0
 80034dc:	f7ff fa56 	bl	800298c <__aeabi_f2d>
 80034e0:	0003      	movs	r3, r0
 80034e2:	000c      	movs	r4, r1
 80034e4:	0018      	movs	r0, r3
 80034e6:	0021      	movs	r1, r4
 80034e8:	f002 ff06 	bl	80062f8 <log>
 80034ec:	0003      	movs	r3, r0
 80034ee:	000c      	movs	r4, r1
 80034f0:	4a6e      	ldr	r2, [pc, #440]	; (80036ac <irrigation+0x3f4>)
 80034f2:	6013      	str	r3, [r2, #0]
 80034f4:	6054      	str	r4, [r2, #4]
				Tau = x/y;
 80034f6:	4b61      	ldr	r3, [pc, #388]	; (800367c <irrigation+0x3c4>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	0018      	movs	r0, r3
 80034fc:	f7ff fa0c 	bl	8002918 <__aeabi_i2d>
 8003500:	4b6a      	ldr	r3, [pc, #424]	; (80036ac <irrigation+0x3f4>)
 8003502:	685c      	ldr	r4, [r3, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	001a      	movs	r2, r3
 8003508:	0023      	movs	r3, r4
 800350a:	f7fd ffef 	bl	80014ec <__aeabi_ddiv>
 800350e:	0003      	movs	r3, r0
 8003510:	000c      	movs	r4, r1
 8003512:	0018      	movs	r0, r3
 8003514:	0021      	movs	r1, r4
 8003516:	f7ff f9c9 	bl	80028ac <__aeabi_d2iz>
 800351a:	0002      	movs	r2, r0
 800351c:	4b58      	ldr	r3, [pc, #352]	; (8003680 <irrigation+0x3c8>)
 800351e:	601a      	str	r2, [r3, #0]
				p_stade_2 = Tau/4;
 8003520:	4b57      	ldr	r3, [pc, #348]	; (8003680 <irrigation+0x3c8>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	da00      	bge.n	800352a <irrigation+0x272>
 8003528:	3303      	adds	r3, #3
 800352a:	109b      	asrs	r3, r3, #2
 800352c:	001a      	movs	r2, r3
 800352e:	4b5e      	ldr	r3, [pc, #376]	; (80036a8 <irrigation+0x3f0>)
 8003530:	601a      	str	r2, [r3, #0]

				if(p_stade_2 > 60)
 8003532:	4b5d      	ldr	r3, [pc, #372]	; (80036a8 <irrigation+0x3f0>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2b3c      	cmp	r3, #60	; 0x3c
 8003538:	dd1a      	ble.n	8003570 <irrigation+0x2b8>
				{
					cnt=p_stade_2/60;
 800353a:	4b5b      	ldr	r3, [pc, #364]	; (80036a8 <irrigation+0x3f0>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	213c      	movs	r1, #60	; 0x3c
 8003540:	0018      	movs	r0, r3
 8003542:	f7fc fe6b 	bl	800021c <__divsi3>
 8003546:	0003      	movs	r3, r0
 8003548:	001a      	movs	r2, r3
 800354a:	4b53      	ldr	r3, [pc, #332]	; (8003698 <irrigation+0x3e0>)
 800354c:	601a      	str	r2, [r3, #0]
					cnt2=p_stade_2%60;
 800354e:	4b56      	ldr	r3, [pc, #344]	; (80036a8 <irrigation+0x3f0>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	213c      	movs	r1, #60	; 0x3c
 8003554:	0018      	movs	r0, r3
 8003556:	f7fc ff47 	bl	80003e8 <__aeabi_idivmod>
 800355a:	000b      	movs	r3, r1
 800355c:	001a      	movs	r2, r3
 800355e:	4b54      	ldr	r3, [pc, #336]	; (80036b0 <irrigation+0x3f8>)
 8003560:	601a      	str	r2, [r3, #0]
					period = p_stade_2;
 8003562:	4b51      	ldr	r3, [pc, #324]	; (80036a8 <irrigation+0x3f0>)
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	4b53      	ldr	r3, [pc, #332]	; (80036b4 <irrigation+0x3fc>)
 8003568:	601a      	str	r2, [r3, #0]
					p_stade_2 =60;
 800356a:	4b4f      	ldr	r3, [pc, #316]	; (80036a8 <irrigation+0x3f0>)
 800356c:	223c      	movs	r2, #60	; 0x3c
 800356e:	601a      	str	r2, [r3, #0]
				}
			}

			MX_TIM2_Init_stade_2();
 8003570:	f7ff fd8c 	bl	800308c <MX_TIM2_Init_stade_2>
			TIM2->SR &= ~TIM_SR_UIF;
 8003574:	2380      	movs	r3, #128	; 0x80
 8003576:	05db      	lsls	r3, r3, #23
 8003578:	691a      	ldr	r2, [r3, #16]
 800357a:	2380      	movs	r3, #128	; 0x80
 800357c:	05db      	lsls	r3, r3, #23
 800357e:	2101      	movs	r1, #1
 8003580:	438a      	bics	r2, r1
 8003582:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim2);
 8003584:	4b3c      	ldr	r3, [pc, #240]	; (8003678 <irrigation+0x3c0>)
 8003586:	0018      	movs	r0, r3
 8003588:	f001 fe6a 	bl	8005260 <HAL_TIM_Base_Start_IT>
			Error_Handler();
		}

	}

}
 800358c:	e223      	b.n	80039d6 <irrigation+0x71e>
		else if (i == sample_1+sample_2)			//swap to stade3
 800358e:	4b34      	ldr	r3, [pc, #208]	; (8003660 <irrigation+0x3a8>)
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	4b34      	ldr	r3, [pc, #208]	; (8003664 <irrigation+0x3ac>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	18d2      	adds	r2, r2, r3
 8003598:	4b34      	ldr	r3, [pc, #208]	; (800366c <irrigation+0x3b4>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	429a      	cmp	r2, r3
 800359e:	d000      	beq.n	80035a2 <irrigation+0x2ea>
 80035a0:	e10f      	b.n	80037c2 <irrigation+0x50a>
			Humitide_fin_stade2 = Humitide_sol[i];
 80035a2:	4b32      	ldr	r3, [pc, #200]	; (800366c <irrigation+0x3b4>)
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	4b32      	ldr	r3, [pc, #200]	; (8003670 <irrigation+0x3b8>)
 80035a8:	0092      	lsls	r2, r2, #2
 80035aa:	58d2      	ldr	r2, [r2, r3]
 80035ac:	4b42      	ldr	r3, [pc, #264]	; (80036b8 <irrigation+0x400>)
 80035ae:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim2);
 80035b0:	4b31      	ldr	r3, [pc, #196]	; (8003678 <irrigation+0x3c0>)
 80035b2:	0018      	movs	r0, r3
 80035b4:	f001 fe76 	bl	80052a4 <HAL_TIM_Base_Stop_IT>
			cnt = 0;
 80035b8:	4b37      	ldr	r3, [pc, #220]	; (8003698 <irrigation+0x3e0>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	601a      	str	r2, [r3, #0]
			if( Humitide_fin_stade2 >= seuil_2-0.5 && Humitide_fin_stade1 <= seuil_2+0.5 )
 80035be:	4b3e      	ldr	r3, [pc, #248]	; (80036b8 <irrigation+0x400>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	1c18      	adds	r0, r3, #0
 80035c4:	f7ff f9e2 	bl	800298c <__aeabi_f2d>
 80035c8:	0004      	movs	r4, r0
 80035ca:	000d      	movs	r5, r1
 80035cc:	4b22      	ldr	r3, [pc, #136]	; (8003658 <irrigation+0x3a0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	0018      	movs	r0, r3
 80035d2:	f7ff f9a1 	bl	8002918 <__aeabi_i2d>
 80035d6:	2200      	movs	r2, #0
 80035d8:	4b38      	ldr	r3, [pc, #224]	; (80036bc <irrigation+0x404>)
 80035da:	f7fe fe03 	bl	80021e4 <__aeabi_dsub>
 80035de:	0002      	movs	r2, r0
 80035e0:	000b      	movs	r3, r1
 80035e2:	0020      	movs	r0, r4
 80035e4:	0029      	movs	r1, r5
 80035e6:	f7fc ff39 	bl	800045c <__aeabi_dcmpge>
 80035ea:	1e03      	subs	r3, r0, #0
 80035ec:	d06a      	beq.n	80036c4 <irrigation+0x40c>
 80035ee:	4b2c      	ldr	r3, [pc, #176]	; (80036a0 <irrigation+0x3e8>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	1c18      	adds	r0, r3, #0
 80035f4:	f7ff f9ca 	bl	800298c <__aeabi_f2d>
 80035f8:	0004      	movs	r4, r0
 80035fa:	000d      	movs	r5, r1
 80035fc:	4b16      	ldr	r3, [pc, #88]	; (8003658 <irrigation+0x3a0>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	0018      	movs	r0, r3
 8003602:	f7ff f989 	bl	8002918 <__aeabi_i2d>
 8003606:	2200      	movs	r2, #0
 8003608:	4b2c      	ldr	r3, [pc, #176]	; (80036bc <irrigation+0x404>)
 800360a:	f7fd fc53 	bl	8000eb4 <__aeabi_dadd>
 800360e:	0002      	movs	r2, r0
 8003610:	000b      	movs	r3, r1
 8003612:	0020      	movs	r0, r4
 8003614:	0029      	movs	r1, r5
 8003616:	f7fc ff0d 	bl	8000434 <__aeabi_dcmple>
 800361a:	1e03      	subs	r3, r0, #0
 800361c:	d052      	beq.n	80036c4 <irrigation+0x40c>
				p_stade_3 = (time_irri*60)/(5*5);
 800361e:	4b21      	ldr	r3, [pc, #132]	; (80036a4 <irrigation+0x3ec>)
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	0013      	movs	r3, r2
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	1a9b      	subs	r3, r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	2119      	movs	r1, #25
 800362c:	0018      	movs	r0, r3
 800362e:	f7fc fdf5 	bl	800021c <__divsi3>
 8003632:	0003      	movs	r3, r0
 8003634:	001a      	movs	r2, r3
 8003636:	4b22      	ldr	r3, [pc, #136]	; (80036c0 <irrigation+0x408>)
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	e0b3      	b.n	80037a4 <irrigation+0x4ec>
 800363c:	200001e4 	.word	0x200001e4
 8003640:	33333333 	.word	0x33333333
 8003644:	3fc33333 	.word	0x3fc33333
 8003648:	200001e8 	.word	0x200001e8
 800364c:	2000018c 	.word	0x2000018c
 8003650:	9999999a 	.word	0x9999999a
 8003654:	3fa99999 	.word	0x3fa99999
 8003658:	200002bc 	.word	0x200002bc
 800365c:	20000170 	.word	0x20000170
 8003660:	200000bc 	.word	0x200000bc
 8003664:	200000c0 	.word	0x200000c0
 8003668:	200000c4 	.word	0x200000c4
 800366c:	2000016c 	.word	0x2000016c
 8003670:	20000000 	.word	0x20000000
 8003674:	50000800 	.word	0x50000800
 8003678:	20000200 	.word	0x20000200
 800367c:	20000160 	.word	0x20000160
 8003680:	20000164 	.word	0x20000164
 8003684:	200001ec 	.word	0x200001ec
 8003688:	2000017c 	.word	0x2000017c
 800368c:	20000178 	.word	0x20000178
 8003690:	404e0000 	.word	0x404e0000
 8003694:	20000190 	.word	0x20000190
 8003698:	20000180 	.word	0x20000180
 800369c:	20000168 	.word	0x20000168
 80036a0:	200001f0 	.word	0x200001f0
 80036a4:	200000b8 	.word	0x200000b8
 80036a8:	20000188 	.word	0x20000188
 80036ac:	20000158 	.word	0x20000158
 80036b0:	20000184 	.word	0x20000184
 80036b4:	200001fc 	.word	0x200001fc
 80036b8:	200001a4 	.word	0x200001a4
 80036bc:	3fe00000 	.word	0x3fe00000
 80036c0:	200001f4 	.word	0x200001f4
				x = min*60 + second;
 80036c4:	4bc6      	ldr	r3, [pc, #792]	; (80039e0 <irrigation+0x728>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	0013      	movs	r3, r2
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	1a9b      	subs	r3, r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	001a      	movs	r2, r3
 80036d2:	4bc4      	ldr	r3, [pc, #784]	; (80039e4 <irrigation+0x72c>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	18d2      	adds	r2, r2, r3
 80036d8:	4bc3      	ldr	r3, [pc, #780]	; (80039e8 <irrigation+0x730>)
 80036da:	601a      	str	r2, [r3, #0]
				y = log(DH/(Humitide_fin_stade2-seuil_h));
 80036dc:	4bc3      	ldr	r3, [pc, #780]	; (80039ec <irrigation+0x734>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	0018      	movs	r0, r3
 80036e2:	f7fd fb9d 	bl	8000e20 <__aeabi_i2f>
 80036e6:	1c05      	adds	r5, r0, #0
 80036e8:	4bc1      	ldr	r3, [pc, #772]	; (80039f0 <irrigation+0x738>)
 80036ea:	681c      	ldr	r4, [r3, #0]
 80036ec:	4bc1      	ldr	r3, [pc, #772]	; (80039f4 <irrigation+0x73c>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	0018      	movs	r0, r3
 80036f2:	f7fd fb95 	bl	8000e20 <__aeabi_i2f>
 80036f6:	1c03      	adds	r3, r0, #0
 80036f8:	1c19      	adds	r1, r3, #0
 80036fa:	1c20      	adds	r0, r4, #0
 80036fc:	f7fd f9ac 	bl	8000a58 <__aeabi_fsub>
 8003700:	1c03      	adds	r3, r0, #0
 8003702:	1c19      	adds	r1, r3, #0
 8003704:	1c28      	adds	r0, r5, #0
 8003706:	f7fc ffcf 	bl	80006a8 <__aeabi_fdiv>
 800370a:	1c03      	adds	r3, r0, #0
 800370c:	1c18      	adds	r0, r3, #0
 800370e:	f7ff f93d 	bl	800298c <__aeabi_f2d>
 8003712:	0003      	movs	r3, r0
 8003714:	000c      	movs	r4, r1
 8003716:	0018      	movs	r0, r3
 8003718:	0021      	movs	r1, r4
 800371a:	f002 fded 	bl	80062f8 <log>
 800371e:	0003      	movs	r3, r0
 8003720:	000c      	movs	r4, r1
 8003722:	4ab5      	ldr	r2, [pc, #724]	; (80039f8 <irrigation+0x740>)
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	6054      	str	r4, [r2, #4]
				Tau = x/y;
 8003728:	4baf      	ldr	r3, [pc, #700]	; (80039e8 <irrigation+0x730>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	0018      	movs	r0, r3
 800372e:	f7ff f8f3 	bl	8002918 <__aeabi_i2d>
 8003732:	4bb1      	ldr	r3, [pc, #708]	; (80039f8 <irrigation+0x740>)
 8003734:	685c      	ldr	r4, [r3, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	001a      	movs	r2, r3
 800373a:	0023      	movs	r3, r4
 800373c:	f7fd fed6 	bl	80014ec <__aeabi_ddiv>
 8003740:	0003      	movs	r3, r0
 8003742:	000c      	movs	r4, r1
 8003744:	0018      	movs	r0, r3
 8003746:	0021      	movs	r1, r4
 8003748:	f7ff f8b0 	bl	80028ac <__aeabi_d2iz>
 800374c:	0002      	movs	r2, r0
 800374e:	4bab      	ldr	r3, [pc, #684]	; (80039fc <irrigation+0x744>)
 8003750:	601a      	str	r2, [r3, #0]
				p_stade_3 = Tau/5;
 8003752:	4baa      	ldr	r3, [pc, #680]	; (80039fc <irrigation+0x744>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2105      	movs	r1, #5
 8003758:	0018      	movs	r0, r3
 800375a:	f7fc fd5f 	bl	800021c <__divsi3>
 800375e:	0003      	movs	r3, r0
 8003760:	001a      	movs	r2, r3
 8003762:	4ba7      	ldr	r3, [pc, #668]	; (8003a00 <irrigation+0x748>)
 8003764:	601a      	str	r2, [r3, #0]
				if(p_stade_3 > 60)
 8003766:	4ba6      	ldr	r3, [pc, #664]	; (8003a00 <irrigation+0x748>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2b3c      	cmp	r3, #60	; 0x3c
 800376c:	dd1a      	ble.n	80037a4 <irrigation+0x4ec>
					cnt=p_stade_3/60;
 800376e:	4ba4      	ldr	r3, [pc, #656]	; (8003a00 <irrigation+0x748>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	213c      	movs	r1, #60	; 0x3c
 8003774:	0018      	movs	r0, r3
 8003776:	f7fc fd51 	bl	800021c <__divsi3>
 800377a:	0003      	movs	r3, r0
 800377c:	001a      	movs	r2, r3
 800377e:	4ba1      	ldr	r3, [pc, #644]	; (8003a04 <irrigation+0x74c>)
 8003780:	601a      	str	r2, [r3, #0]
					cnt2=p_stade_3%60;
 8003782:	4b9f      	ldr	r3, [pc, #636]	; (8003a00 <irrigation+0x748>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	213c      	movs	r1, #60	; 0x3c
 8003788:	0018      	movs	r0, r3
 800378a:	f7fc fe2d 	bl	80003e8 <__aeabi_idivmod>
 800378e:	000b      	movs	r3, r1
 8003790:	001a      	movs	r2, r3
 8003792:	4b9d      	ldr	r3, [pc, #628]	; (8003a08 <irrigation+0x750>)
 8003794:	601a      	str	r2, [r3, #0]
					period = p_stade_3;
 8003796:	4b9a      	ldr	r3, [pc, #616]	; (8003a00 <irrigation+0x748>)
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	4b9c      	ldr	r3, [pc, #624]	; (8003a0c <irrigation+0x754>)
 800379c:	601a      	str	r2, [r3, #0]
					p_stade_3 =60;
 800379e:	4b98      	ldr	r3, [pc, #608]	; (8003a00 <irrigation+0x748>)
 80037a0:	223c      	movs	r2, #60	; 0x3c
 80037a2:	601a      	str	r2, [r3, #0]
			MX_TIM2_Init_stade_3();
 80037a4:	f7ff fcd2 	bl	800314c <MX_TIM2_Init_stade_3>
			TIM2->SR &= ~TIM_SR_UIF;
 80037a8:	2380      	movs	r3, #128	; 0x80
 80037aa:	05db      	lsls	r3, r3, #23
 80037ac:	691a      	ldr	r2, [r3, #16]
 80037ae:	2380      	movs	r3, #128	; 0x80
 80037b0:	05db      	lsls	r3, r3, #23
 80037b2:	2101      	movs	r1, #1
 80037b4:	438a      	bics	r2, r1
 80037b6:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim2);
 80037b8:	4b95      	ldr	r3, [pc, #596]	; (8003a10 <irrigation+0x758>)
 80037ba:	0018      	movs	r0, r3
 80037bc:	f001 fd50 	bl	8005260 <HAL_TIM_Base_Start_IT>
}
 80037c0:	e109      	b.n	80039d6 <irrigation+0x71e>
		else if (i == sample_1+sample_2+sample_3 )	//swap to stade4
 80037c2:	4b94      	ldr	r3, [pc, #592]	; (8003a14 <irrigation+0x75c>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	4b94      	ldr	r3, [pc, #592]	; (8003a18 <irrigation+0x760>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	18d2      	adds	r2, r2, r3
 80037cc:	4b93      	ldr	r3, [pc, #588]	; (8003a1c <irrigation+0x764>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	18d2      	adds	r2, r2, r3
 80037d2:	4b93      	ldr	r3, [pc, #588]	; (8003a20 <irrigation+0x768>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d11c      	bne.n	8003814 <irrigation+0x55c>
			Humitide_fin_stade3 = Humitide_sol[i];
 80037da:	4b91      	ldr	r3, [pc, #580]	; (8003a20 <irrigation+0x768>)
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	4b91      	ldr	r3, [pc, #580]	; (8003a24 <irrigation+0x76c>)
 80037e0:	0092      	lsls	r2, r2, #2
 80037e2:	58d2      	ldr	r2, [r2, r3]
 80037e4:	4b90      	ldr	r3, [pc, #576]	; (8003a28 <irrigation+0x770>)
 80037e6:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim2);
 80037e8:	4b89      	ldr	r3, [pc, #548]	; (8003a10 <irrigation+0x758>)
 80037ea:	0018      	movs	r0, r3
 80037ec:	f001 fd5a 	bl	80052a4 <HAL_TIM_Base_Stop_IT>
			cnt = 0;
 80037f0:	4b84      	ldr	r3, [pc, #528]	; (8003a04 <irrigation+0x74c>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	601a      	str	r2, [r3, #0]
			MX_TIM2_Init();
 80037f6:	f7ff fa3b 	bl	8002c70 <MX_TIM2_Init>
			TIM2->SR &= ~TIM_SR_UIF;
 80037fa:	2380      	movs	r3, #128	; 0x80
 80037fc:	05db      	lsls	r3, r3, #23
 80037fe:	691a      	ldr	r2, [r3, #16]
 8003800:	2380      	movs	r3, #128	; 0x80
 8003802:	05db      	lsls	r3, r3, #23
 8003804:	2101      	movs	r1, #1
 8003806:	438a      	bics	r2, r1
 8003808:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim2);
 800380a:	4b81      	ldr	r3, [pc, #516]	; (8003a10 <irrigation+0x758>)
 800380c:	0018      	movs	r0, r3
 800380e:	f001 fd27 	bl	8005260 <HAL_TIM_Base_Start_IT>
}
 8003812:	e0e0      	b.n	80039d6 <irrigation+0x71e>
		else if (i > sample_1+sample_2+sample_3 && Humitide_sol[i] <= seuil_h && end == 0)
 8003814:	4b7f      	ldr	r3, [pc, #508]	; (8003a14 <irrigation+0x75c>)
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	4b7f      	ldr	r3, [pc, #508]	; (8003a18 <irrigation+0x760>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	18d2      	adds	r2, r2, r3
 800381e:	4b7f      	ldr	r3, [pc, #508]	; (8003a1c <irrigation+0x764>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	18d2      	adds	r2, r2, r3
 8003824:	4b7e      	ldr	r3, [pc, #504]	; (8003a20 <irrigation+0x768>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	429a      	cmp	r2, r3
 800382a:	da76      	bge.n	800391a <irrigation+0x662>
 800382c:	4b7c      	ldr	r3, [pc, #496]	; (8003a20 <irrigation+0x768>)
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	4b7c      	ldr	r3, [pc, #496]	; (8003a24 <irrigation+0x76c>)
 8003832:	0092      	lsls	r2, r2, #2
 8003834:	58d4      	ldr	r4, [r2, r3]
 8003836:	4b6f      	ldr	r3, [pc, #444]	; (80039f4 <irrigation+0x73c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	0018      	movs	r0, r3
 800383c:	f7fd faf0 	bl	8000e20 <__aeabi_i2f>
 8003840:	1c03      	adds	r3, r0, #0
 8003842:	1c19      	adds	r1, r3, #0
 8003844:	1c20      	adds	r0, r4, #0
 8003846:	f7fc fe2f 	bl	80004a8 <__aeabi_fcmple>
 800384a:	1e03      	subs	r3, r0, #0
 800384c:	d065      	beq.n	800391a <irrigation+0x662>
 800384e:	4b77      	ldr	r3, [pc, #476]	; (8003a2c <irrigation+0x774>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d161      	bne.n	800391a <irrigation+0x662>
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 8003856:	4b76      	ldr	r3, [pc, #472]	; (8003a30 <irrigation+0x778>)
 8003858:	2200      	movs	r2, #0
 800385a:	2101      	movs	r1, #1
 800385c:	0018      	movs	r0, r3
 800385e:	f000 fd67 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim2);
 8003862:	4b6b      	ldr	r3, [pc, #428]	; (8003a10 <irrigation+0x758>)
 8003864:	0018      	movs	r0, r3
 8003866:	f001 fd1d 	bl	80052a4 <HAL_TIM_Base_Stop_IT>
			real_time_irri = (double)min + (second/60.0);
 800386a:	4b5d      	ldr	r3, [pc, #372]	; (80039e0 <irrigation+0x728>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	0018      	movs	r0, r3
 8003870:	f7ff f852 	bl	8002918 <__aeabi_i2d>
 8003874:	0004      	movs	r4, r0
 8003876:	000d      	movs	r5, r1
 8003878:	4b5a      	ldr	r3, [pc, #360]	; (80039e4 <irrigation+0x72c>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	0018      	movs	r0, r3
 800387e:	f7ff f84b 	bl	8002918 <__aeabi_i2d>
 8003882:	2200      	movs	r2, #0
 8003884:	4b6b      	ldr	r3, [pc, #428]	; (8003a34 <irrigation+0x77c>)
 8003886:	f7fd fe31 	bl	80014ec <__aeabi_ddiv>
 800388a:	0002      	movs	r2, r0
 800388c:	000b      	movs	r3, r1
 800388e:	0020      	movs	r0, r4
 8003890:	0029      	movs	r1, r5
 8003892:	f7fd fb0f 	bl	8000eb4 <__aeabi_dadd>
 8003896:	0003      	movs	r3, r0
 8003898:	000c      	movs	r4, r1
 800389a:	4a67      	ldr	r2, [pc, #412]	; (8003a38 <irrigation+0x780>)
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	6054      	str	r4, [r2, #4]
			time_irri = real_time_irri;
 80038a0:	4b65      	ldr	r3, [pc, #404]	; (8003a38 <irrigation+0x780>)
 80038a2:	685c      	ldr	r4, [r3, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	0018      	movs	r0, r3
 80038a8:	0021      	movs	r1, r4
 80038aa:	f7fe ffff 	bl	80028ac <__aeabi_d2iz>
 80038ae:	0002      	movs	r2, r0
 80038b0:	4b62      	ldr	r3, [pc, #392]	; (8003a3c <irrigation+0x784>)
 80038b2:	601a      	str	r2, [r3, #0]
			x = min*60 + second;
 80038b4:	4b4a      	ldr	r3, [pc, #296]	; (80039e0 <irrigation+0x728>)
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	0013      	movs	r3, r2
 80038ba:	011b      	lsls	r3, r3, #4
 80038bc:	1a9b      	subs	r3, r3, r2
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	001a      	movs	r2, r3
 80038c2:	4b48      	ldr	r3, [pc, #288]	; (80039e4 <irrigation+0x72c>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	18d2      	adds	r2, r2, r3
 80038c8:	4b47      	ldr	r3, [pc, #284]	; (80039e8 <irrigation+0x730>)
 80038ca:	601a      	str	r2, [r3, #0]
			Tau = x/5;
 80038cc:	4b46      	ldr	r3, [pc, #280]	; (80039e8 <irrigation+0x730>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2105      	movs	r1, #5
 80038d2:	0018      	movs	r0, r3
 80038d4:	f7fc fca2 	bl	800021c <__divsi3>
 80038d8:	0003      	movs	r3, r0
 80038da:	001a      	movs	r2, r3
 80038dc:	4b47      	ldr	r3, [pc, #284]	; (80039fc <irrigation+0x744>)
 80038de:	601a      	str	r2, [r3, #0]
			p_stade_1 = (Tau*2)/3;
 80038e0:	4b46      	ldr	r3, [pc, #280]	; (80039fc <irrigation+0x744>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	2103      	movs	r1, #3
 80038e8:	0018      	movs	r0, r3
 80038ea:	f7fc fc97 	bl	800021c <__divsi3>
 80038ee:	0003      	movs	r3, r0
 80038f0:	001a      	movs	r2, r3
 80038f2:	4b53      	ldr	r3, [pc, #332]	; (8003a40 <irrigation+0x788>)
 80038f4:	601a      	str	r2, [r3, #0]
			end = 1;
 80038f6:	4b4d      	ldr	r3, [pc, #308]	; (8003a2c <irrigation+0x774>)
 80038f8:	2201      	movs	r2, #1
 80038fa:	601a      	str	r2, [r3, #0]
			MX_TIM2_Init_30s();
 80038fc:	f7ff fc86 	bl	800320c <MX_TIM2_Init_30s>
			TIM2->SR &= ~TIM_SR_UIF;
 8003900:	2380      	movs	r3, #128	; 0x80
 8003902:	05db      	lsls	r3, r3, #23
 8003904:	691a      	ldr	r2, [r3, #16]
 8003906:	2380      	movs	r3, #128	; 0x80
 8003908:	05db      	lsls	r3, r3, #23
 800390a:	2101      	movs	r1, #1
 800390c:	438a      	bics	r2, r1
 800390e:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim2);
 8003910:	4b3f      	ldr	r3, [pc, #252]	; (8003a10 <irrigation+0x758>)
 8003912:	0018      	movs	r0, r3
 8003914:	f001 fca4 	bl	8005260 <HAL_TIM_Base_Start_IT>
 8003918:	e05d      	b.n	80039d6 <irrigation+0x71e>
		else if (end == 1 && Humitide_sol[i] >= seuil_90)
 800391a:	4b44      	ldr	r3, [pc, #272]	; (8003a2c <irrigation+0x774>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2b01      	cmp	r3, #1
 8003920:	d156      	bne.n	80039d0 <irrigation+0x718>
 8003922:	4b3f      	ldr	r3, [pc, #252]	; (8003a20 <irrigation+0x768>)
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	4b3f      	ldr	r3, [pc, #252]	; (8003a24 <irrigation+0x76c>)
 8003928:	0092      	lsls	r2, r2, #2
 800392a:	58d4      	ldr	r4, [r2, r3]
 800392c:	4b45      	ldr	r3, [pc, #276]	; (8003a44 <irrigation+0x78c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	0018      	movs	r0, r3
 8003932:	f7fd fa75 	bl	8000e20 <__aeabi_i2f>
 8003936:	1c03      	adds	r3, r0, #0
 8003938:	1c19      	adds	r1, r3, #0
 800393a:	1c20      	adds	r0, r4, #0
 800393c:	f7fc fdc8 	bl	80004d0 <__aeabi_fcmpge>
 8003940:	1e03      	subs	r3, r0, #0
 8003942:	d045      	beq.n	80039d0 <irrigation+0x718>
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,SET);	//LED on
 8003944:	4b3a      	ldr	r3, [pc, #232]	; (8003a30 <irrigation+0x778>)
 8003946:	2201      	movs	r2, #1
 8003948:	2101      	movs	r1, #1
 800394a:	0018      	movs	r0, r3
 800394c:	f000 fcf0 	bl	8004330 <HAL_GPIO_WritePin>
			Humitide_fin_stade1 = 0;
 8003950:	4b3d      	ldr	r3, [pc, #244]	; (8003a48 <irrigation+0x790>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]
			Humitide_fin_stade2 = 0;
 8003956:	4b26      	ldr	r3, [pc, #152]	; (80039f0 <irrigation+0x738>)
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
			Humitide_fin_stade3 = 0;
 800395c:	4b32      	ldr	r3, [pc, #200]	; (8003a28 <irrigation+0x770>)
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]
			min = 0;
 8003962:	4b1f      	ldr	r3, [pc, #124]	; (80039e0 <irrigation+0x728>)
 8003964:	2200      	movs	r2, #0
 8003966:	601a      	str	r2, [r3, #0]
			i = 0;
 8003968:	4b2d      	ldr	r3, [pc, #180]	; (8003a20 <irrigation+0x768>)
 800396a:	2200      	movs	r2, #0
 800396c:	601a      	str	r2, [r3, #0]
			end = 0;
 800396e:	4b2f      	ldr	r3, [pc, #188]	; (8003a2c <irrigation+0x774>)
 8003970:	2200      	movs	r2, #0
 8003972:	601a      	str	r2, [r3, #0]
			if(p_stade_1 > 60)
 8003974:	4b32      	ldr	r3, [pc, #200]	; (8003a40 <irrigation+0x788>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b3c      	cmp	r3, #60	; 0x3c
 800397a:	dd1a      	ble.n	80039b2 <irrigation+0x6fa>
				cnt=p_stade_1/60;
 800397c:	4b30      	ldr	r3, [pc, #192]	; (8003a40 <irrigation+0x788>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	213c      	movs	r1, #60	; 0x3c
 8003982:	0018      	movs	r0, r3
 8003984:	f7fc fc4a 	bl	800021c <__divsi3>
 8003988:	0003      	movs	r3, r0
 800398a:	001a      	movs	r2, r3
 800398c:	4b1d      	ldr	r3, [pc, #116]	; (8003a04 <irrigation+0x74c>)
 800398e:	601a      	str	r2, [r3, #0]
				cnt2=p_stade_1%60;
 8003990:	4b2b      	ldr	r3, [pc, #172]	; (8003a40 <irrigation+0x788>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	213c      	movs	r1, #60	; 0x3c
 8003996:	0018      	movs	r0, r3
 8003998:	f7fc fd26 	bl	80003e8 <__aeabi_idivmod>
 800399c:	000b      	movs	r3, r1
 800399e:	001a      	movs	r2, r3
 80039a0:	4b19      	ldr	r3, [pc, #100]	; (8003a08 <irrigation+0x750>)
 80039a2:	601a      	str	r2, [r3, #0]
				period = p_stade_1;
 80039a4:	4b26      	ldr	r3, [pc, #152]	; (8003a40 <irrigation+0x788>)
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	4b18      	ldr	r3, [pc, #96]	; (8003a0c <irrigation+0x754>)
 80039aa:	601a      	str	r2, [r3, #0]
				p_stade_1 =60;
 80039ac:	4b24      	ldr	r3, [pc, #144]	; (8003a40 <irrigation+0x788>)
 80039ae:	223c      	movs	r2, #60	; 0x3c
 80039b0:	601a      	str	r2, [r3, #0]
			MX_TIM2_Init_stade_1();
 80039b2:	f7ff fb0b 	bl	8002fcc <MX_TIM2_Init_stade_1>
			TIM2->SR &= ~TIM_SR_UIF;
 80039b6:	2380      	movs	r3, #128	; 0x80
 80039b8:	05db      	lsls	r3, r3, #23
 80039ba:	691a      	ldr	r2, [r3, #16]
 80039bc:	2380      	movs	r3, #128	; 0x80
 80039be:	05db      	lsls	r3, r3, #23
 80039c0:	2101      	movs	r1, #1
 80039c2:	438a      	bics	r2, r1
 80039c4:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim2);
 80039c6:	4b12      	ldr	r3, [pc, #72]	; (8003a10 <irrigation+0x758>)
 80039c8:	0018      	movs	r0, r3
 80039ca:	f001 fc49 	bl	8005260 <HAL_TIM_Base_Start_IT>
 80039ce:	e002      	b.n	80039d6 <irrigation+0x71e>
			Error_Handler();
 80039d0:	f000 f83c 	bl	8003a4c <Error_Handler>
}
 80039d4:	e7ff      	b.n	80039d6 <irrigation+0x71e>
 80039d6:	46c0      	nop			; (mov r8, r8)
 80039d8:	46bd      	mov	sp, r7
 80039da:	b002      	add	sp, #8
 80039dc:	bdb0      	pop	{r4, r5, r7, pc}
 80039de:	46c0      	nop			; (mov r8, r8)
 80039e0:	2000017c 	.word	0x2000017c
 80039e4:	20000178 	.word	0x20000178
 80039e8:	20000160 	.word	0x20000160
 80039ec:	200001e4 	.word	0x200001e4
 80039f0:	200001a4 	.word	0x200001a4
 80039f4:	200001e8 	.word	0x200001e8
 80039f8:	20000158 	.word	0x20000158
 80039fc:	20000164 	.word	0x20000164
 8003a00:	200001f4 	.word	0x200001f4
 8003a04:	20000180 	.word	0x20000180
 8003a08:	20000184 	.word	0x20000184
 8003a0c:	200001fc 	.word	0x200001fc
 8003a10:	20000200 	.word	0x20000200
 8003a14:	200000bc 	.word	0x200000bc
 8003a18:	200000c0 	.word	0x200000c0
 8003a1c:	200000c4 	.word	0x200000c4
 8003a20:	2000016c 	.word	0x2000016c
 8003a24:	20000000 	.word	0x20000000
 8003a28:	20000198 	.word	0x20000198
 8003a2c:	20000168 	.word	0x20000168
 8003a30:	50000800 	.word	0x50000800
 8003a34:	404e0000 	.word	0x404e0000
 8003a38:	20000190 	.word	0x20000190
 8003a3c:	200000b8 	.word	0x200000b8
 8003a40:	200001ec 	.word	0x200001ec
 8003a44:	200000c8 	.word	0x200000c8
 8003a48:	200001f0 	.word	0x200001f0

08003a4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003a50:	46c0      	nop			; (mov r8, r8)
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
	...

08003a58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a5c:	4b07      	ldr	r3, [pc, #28]	; (8003a7c <HAL_MspInit+0x24>)
 8003a5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a60:	4b06      	ldr	r3, [pc, #24]	; (8003a7c <HAL_MspInit+0x24>)
 8003a62:	2101      	movs	r1, #1
 8003a64:	430a      	orrs	r2, r1
 8003a66:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a68:	4b04      	ldr	r3, [pc, #16]	; (8003a7c <HAL_MspInit+0x24>)
 8003a6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a6c:	4b03      	ldr	r3, [pc, #12]	; (8003a7c <HAL_MspInit+0x24>)
 8003a6e:	2180      	movs	r1, #128	; 0x80
 8003a70:	0549      	lsls	r1, r1, #21
 8003a72:	430a      	orrs	r2, r1
 8003a74:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a76:	46c0      	nop			; (mov r8, r8)
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40021000 	.word	0x40021000

08003a80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	2380      	movs	r3, #128	; 0x80
 8003a8e:	05db      	lsls	r3, r3, #23
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d10e      	bne.n	8003ab2 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a94:	4b12      	ldr	r3, [pc, #72]	; (8003ae0 <HAL_TIM_Base_MspInit+0x60>)
 8003a96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a98:	4b11      	ldr	r3, [pc, #68]	; (8003ae0 <HAL_TIM_Base_MspInit+0x60>)
 8003a9a:	2101      	movs	r1, #1
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	200f      	movs	r0, #15
 8003aa6:	f000 fa93 	bl	8003fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003aaa:	200f      	movs	r0, #15
 8003aac:	f000 faa5 	bl	8003ffa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003ab0:	e012      	b.n	8003ad8 <HAL_TIM_Base_MspInit+0x58>
  else if(htim_base->Instance==TIM3)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a0b      	ldr	r2, [pc, #44]	; (8003ae4 <HAL_TIM_Base_MspInit+0x64>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d10d      	bne.n	8003ad8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003abc:	4b08      	ldr	r3, [pc, #32]	; (8003ae0 <HAL_TIM_Base_MspInit+0x60>)
 8003abe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ac0:	4b07      	ldr	r3, [pc, #28]	; (8003ae0 <HAL_TIM_Base_MspInit+0x60>)
 8003ac2:	2102      	movs	r1, #2
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003ac8:	2200      	movs	r2, #0
 8003aca:	2100      	movs	r1, #0
 8003acc:	2010      	movs	r0, #16
 8003ace:	f000 fa7f 	bl	8003fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003ad2:	2010      	movs	r0, #16
 8003ad4:	f000 fa91 	bl	8003ffa <HAL_NVIC_EnableIRQ>
}
 8003ad8:	46c0      	nop			; (mov r8, r8)
 8003ada:	46bd      	mov	sp, r7
 8003adc:	b002      	add	sp, #8
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	40000400 	.word	0x40000400

08003ae8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003af0:	230c      	movs	r3, #12
 8003af2:	18fb      	adds	r3, r7, r3
 8003af4:	0018      	movs	r0, r3
 8003af6:	2314      	movs	r3, #20
 8003af8:	001a      	movs	r2, r3
 8003afa:	2100      	movs	r1, #0
 8003afc:	f002 fbf4 	bl	80062e8 <memset>
  if(huart->Instance==USART2)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a18      	ldr	r2, [pc, #96]	; (8003b68 <HAL_UART_MspInit+0x80>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d129      	bne.n	8003b5e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b0a:	4b18      	ldr	r3, [pc, #96]	; (8003b6c <HAL_UART_MspInit+0x84>)
 8003b0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b0e:	4b17      	ldr	r3, [pc, #92]	; (8003b6c <HAL_UART_MspInit+0x84>)
 8003b10:	2180      	movs	r1, #128	; 0x80
 8003b12:	0289      	lsls	r1, r1, #10
 8003b14:	430a      	orrs	r2, r1
 8003b16:	639a      	str	r2, [r3, #56]	; 0x38
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b18:	4b14      	ldr	r3, [pc, #80]	; (8003b6c <HAL_UART_MspInit+0x84>)
 8003b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b1c:	4b13      	ldr	r3, [pc, #76]	; (8003b6c <HAL_UART_MspInit+0x84>)
 8003b1e:	2101      	movs	r1, #1
 8003b20:	430a      	orrs	r2, r1
 8003b22:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b24:	4b11      	ldr	r3, [pc, #68]	; (8003b6c <HAL_UART_MspInit+0x84>)
 8003b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b28:	2201      	movs	r2, #1
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	60bb      	str	r3, [r7, #8]
 8003b2e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003b30:	210c      	movs	r1, #12
 8003b32:	187b      	adds	r3, r7, r1
 8003b34:	220c      	movs	r2, #12
 8003b36:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b38:	187b      	adds	r3, r7, r1
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b3e:	187b      	adds	r3, r7, r1
 8003b40:	2200      	movs	r2, #0
 8003b42:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b44:	187b      	adds	r3, r7, r1
 8003b46:	2203      	movs	r2, #3
 8003b48:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003b4a:	187b      	adds	r3, r7, r1
 8003b4c:	2204      	movs	r2, #4
 8003b4e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b50:	187a      	adds	r2, r7, r1
 8003b52:	23a0      	movs	r3, #160	; 0xa0
 8003b54:	05db      	lsls	r3, r3, #23
 8003b56:	0011      	movs	r1, r2
 8003b58:	0018      	movs	r0, r3
 8003b5a:	f000 fa6b 	bl	8004034 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003b5e:	46c0      	nop			; (mov r8, r8)
 8003b60:	46bd      	mov	sp, r7
 8003b62:	b008      	add	sp, #32
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	46c0      	nop			; (mov r8, r8)
 8003b68:	40004400 	.word	0x40004400
 8003b6c:	40021000 	.word	0x40021000

08003b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003b74:	46c0      	nop			; (mov r8, r8)
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}

08003b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b7e:	e7fe      	b.n	8003b7e <HardFault_Handler+0x4>

08003b80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003b84:	46c0      	nop			; (mov r8, r8)
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b8e:	46c0      	nop			; (mov r8, r8)
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b98:	f000 f95c 	bl	8003e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b9c:	46c0      	nop			; (mov r8, r8)
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
	...

08003ba4 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003ba8:	2380      	movs	r3, #128	; 0x80
 8003baa:	019b      	lsls	r3, r3, #6
 8003bac:	0018      	movs	r0, r3
 8003bae:	f000 fbdd 	bl	800436c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  a++;
 8003bb2:	4b0f      	ldr	r3, [pc, #60]	; (8003bf0 <EXTI4_15_IRQHandler+0x4c>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	4b0d      	ldr	r3, [pc, #52]	; (8003bf0 <EXTI4_15_IRQHandler+0x4c>)
 8003bba:	601a      	str	r2, [r3, #0]
  if (a == 3)
 8003bbc:	4b0c      	ldr	r3, [pc, #48]	; (8003bf0 <EXTI4_15_IRQHandler+0x4c>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2b03      	cmp	r3, #3
 8003bc2:	d102      	bne.n	8003bca <EXTI4_15_IRQHandler+0x26>
  {
	  a =0;
 8003bc4:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <EXTI4_15_IRQHandler+0x4c>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	601a      	str	r2, [r3, #0]
  }
  seuil_l = seuil[a][0];
 8003bca:	4b09      	ldr	r3, [pc, #36]	; (8003bf0 <EXTI4_15_IRQHandler+0x4c>)
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	4b09      	ldr	r3, [pc, #36]	; (8003bf4 <EXTI4_15_IRQHandler+0x50>)
 8003bd0:	00d2      	lsls	r2, r2, #3
 8003bd2:	58d2      	ldr	r2, [r2, r3]
 8003bd4:	4b08      	ldr	r3, [pc, #32]	; (8003bf8 <EXTI4_15_IRQHandler+0x54>)
 8003bd6:	601a      	str	r2, [r3, #0]
  seuil_h = seuil[a][1];
 8003bd8:	4b05      	ldr	r3, [pc, #20]	; (8003bf0 <EXTI4_15_IRQHandler+0x4c>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a05      	ldr	r2, [pc, #20]	; (8003bf4 <EXTI4_15_IRQHandler+0x50>)
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	18d3      	adds	r3, r2, r3
 8003be2:	3304      	adds	r3, #4
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	4b05      	ldr	r3, [pc, #20]	; (8003bfc <EXTI4_15_IRQHandler+0x58>)
 8003be8:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003bea:	46c0      	nop			; (mov r8, r8)
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	20000174 	.word	0x20000174
 8003bf4:	200000a0 	.word	0x200000a0
 8003bf8:	200001f8 	.word	0x200001f8
 8003bfc:	200001e8 	.word	0x200001e8

08003c00 <TIM2_IRQHandler>:
/**
  * @brief This function handles TIM2 global interrupt.
  * @details read data from the sensor every interrupt
  */
void TIM2_IRQHandler(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003c04:	4b23      	ldr	r3, [pc, #140]	; (8003c94 <TIM2_IRQHandler+0x94>)
 8003c06:	0018      	movs	r0, r3
 8003c08:	f001 fb6e 	bl	80052e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  if(cnt == 0)
 8003c0c:	4b22      	ldr	r3, [pc, #136]	; (8003c98 <TIM2_IRQHandler+0x98>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d108      	bne.n	8003c26 <TIM2_IRQHandler+0x26>
  {
	  i++;
 8003c14:	4b21      	ldr	r3, [pc, #132]	; (8003c9c <TIM2_IRQHandler+0x9c>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	1c5a      	adds	r2, r3, #1
 8003c1a:	4b20      	ldr	r3, [pc, #128]	; (8003c9c <TIM2_IRQHandler+0x9c>)
 8003c1c:	601a      	str	r2, [r3, #0]
	  flag = 0;
 8003c1e:	4b20      	ldr	r3, [pc, #128]	; (8003ca0 <TIM2_IRQHandler+0xa0>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]
		  htim2.Instance->ARR=59999;
		  n=0;
	  }
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8003c24:	e033      	b.n	8003c8e <TIM2_IRQHandler+0x8e>
	  n++;
 8003c26:	4b1f      	ldr	r3, [pc, #124]	; (8003ca4 <TIM2_IRQHandler+0xa4>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	1c5a      	adds	r2, r3, #1
 8003c2c:	4b1d      	ldr	r3, [pc, #116]	; (8003ca4 <TIM2_IRQHandler+0xa4>)
 8003c2e:	601a      	str	r2, [r3, #0]
	  if (n == cnt)
 8003c30:	4b1c      	ldr	r3, [pc, #112]	; (8003ca4 <TIM2_IRQHandler+0xa4>)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b18      	ldr	r3, [pc, #96]	; (8003c98 <TIM2_IRQHandler+0x98>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d112      	bne.n	8003c62 <TIM2_IRQHandler+0x62>
		  htim2.Instance->ARR=period%60*1000-1;
 8003c3c:	4b1a      	ldr	r3, [pc, #104]	; (8003ca8 <TIM2_IRQHandler+0xa8>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	213c      	movs	r1, #60	; 0x3c
 8003c42:	0018      	movs	r0, r3
 8003c44:	f7fc fbd0 	bl	80003e8 <__aeabi_idivmod>
 8003c48:	000b      	movs	r3, r1
 8003c4a:	001a      	movs	r2, r3
 8003c4c:	0013      	movs	r3, r2
 8003c4e:	015b      	lsls	r3, r3, #5
 8003c50:	1a9b      	subs	r3, r3, r2
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	189b      	adds	r3, r3, r2
 8003c56:	00db      	lsls	r3, r3, #3
 8003c58:	1e5a      	subs	r2, r3, #1
 8003c5a:	4b0e      	ldr	r3, [pc, #56]	; (8003c94 <TIM2_IRQHandler+0x94>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003c60:	e015      	b.n	8003c8e <TIM2_IRQHandler+0x8e>
	  else if (n == cnt+1)
 8003c62:	4b0d      	ldr	r3, [pc, #52]	; (8003c98 <TIM2_IRQHandler+0x98>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	4b0e      	ldr	r3, [pc, #56]	; (8003ca4 <TIM2_IRQHandler+0xa4>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d10e      	bne.n	8003c8e <TIM2_IRQHandler+0x8e>
		  i++;
 8003c70:	4b0a      	ldr	r3, [pc, #40]	; (8003c9c <TIM2_IRQHandler+0x9c>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	1c5a      	adds	r2, r3, #1
 8003c76:	4b09      	ldr	r3, [pc, #36]	; (8003c9c <TIM2_IRQHandler+0x9c>)
 8003c78:	601a      	str	r2, [r3, #0]
		  flag = 0;
 8003c7a:	4b09      	ldr	r3, [pc, #36]	; (8003ca0 <TIM2_IRQHandler+0xa0>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	601a      	str	r2, [r3, #0]
		  htim2.Instance->ARR=59999;
 8003c80:	4b04      	ldr	r3, [pc, #16]	; (8003c94 <TIM2_IRQHandler+0x94>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a09      	ldr	r2, [pc, #36]	; (8003cac <TIM2_IRQHandler+0xac>)
 8003c86:	62da      	str	r2, [r3, #44]	; 0x2c
		  n=0;
 8003c88:	4b06      	ldr	r3, [pc, #24]	; (8003ca4 <TIM2_IRQHandler+0xa4>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
}
 8003c8e:	46c0      	nop			; (mov r8, r8)
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	20000200 	.word	0x20000200
 8003c98:	20000180 	.word	0x20000180
 8003c9c:	2000016c 	.word	0x2000016c
 8003ca0:	20000170 	.word	0x20000170
 8003ca4:	200002c0 	.word	0x200002c0
 8003ca8:	200001fc 	.word	0x200001fc
 8003cac:	0000ea5f 	.word	0x0000ea5f

08003cb0 <TIM3_IRQHandler>:
/**
  * @brief This function handles TIM3 global interrupt.
  * @details count total time of irrigation
  */
void TIM3_IRQHandler(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003cb4:	4b0b      	ldr	r3, [pc, #44]	; (8003ce4 <TIM3_IRQHandler+0x34>)
 8003cb6:	0018      	movs	r0, r3
 8003cb8:	f001 fb16 	bl	80052e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  second++;
 8003cbc:	4b0a      	ldr	r3, [pc, #40]	; (8003ce8 <TIM3_IRQHandler+0x38>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	1c5a      	adds	r2, r3, #1
 8003cc2:	4b09      	ldr	r3, [pc, #36]	; (8003ce8 <TIM3_IRQHandler+0x38>)
 8003cc4:	601a      	str	r2, [r3, #0]
  if (second == 60)
 8003cc6:	4b08      	ldr	r3, [pc, #32]	; (8003ce8 <TIM3_IRQHandler+0x38>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2b3c      	cmp	r3, #60	; 0x3c
 8003ccc:	d107      	bne.n	8003cde <TIM3_IRQHandler+0x2e>
  {
	  min++;
 8003cce:	4b07      	ldr	r3, [pc, #28]	; (8003cec <TIM3_IRQHandler+0x3c>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	1c5a      	adds	r2, r3, #1
 8003cd4:	4b05      	ldr	r3, [pc, #20]	; (8003cec <TIM3_IRQHandler+0x3c>)
 8003cd6:	601a      	str	r2, [r3, #0]
	  second = 0;
 8003cd8:	4b03      	ldr	r3, [pc, #12]	; (8003ce8 <TIM3_IRQHandler+0x38>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE END TIM3_IRQn 1 */
}
 8003cde:	46c0      	nop			; (mov r8, r8)
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	200001a8 	.word	0x200001a8
 8003ce8:	20000178 	.word	0x20000178
 8003cec:	2000017c 	.word	0x2000017c

08003cf0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003cf4:	4b17      	ldr	r3, [pc, #92]	; (8003d54 <SystemInit+0x64>)
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	4b16      	ldr	r3, [pc, #88]	; (8003d54 <SystemInit+0x64>)
 8003cfa:	2180      	movs	r1, #128	; 0x80
 8003cfc:	0049      	lsls	r1, r1, #1
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8003d02:	4b14      	ldr	r3, [pc, #80]	; (8003d54 <SystemInit+0x64>)
 8003d04:	68da      	ldr	r2, [r3, #12]
 8003d06:	4b13      	ldr	r3, [pc, #76]	; (8003d54 <SystemInit+0x64>)
 8003d08:	4913      	ldr	r1, [pc, #76]	; (8003d58 <SystemInit+0x68>)
 8003d0a:	400a      	ands	r2, r1
 8003d0c:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003d0e:	4b11      	ldr	r3, [pc, #68]	; (8003d54 <SystemInit+0x64>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	4b10      	ldr	r3, [pc, #64]	; (8003d54 <SystemInit+0x64>)
 8003d14:	4911      	ldr	r1, [pc, #68]	; (8003d5c <SystemInit+0x6c>)
 8003d16:	400a      	ands	r2, r1
 8003d18:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003d1a:	4b0e      	ldr	r3, [pc, #56]	; (8003d54 <SystemInit+0x64>)
 8003d1c:	689a      	ldr	r2, [r3, #8]
 8003d1e:	4b0d      	ldr	r3, [pc, #52]	; (8003d54 <SystemInit+0x64>)
 8003d20:	2101      	movs	r1, #1
 8003d22:	438a      	bics	r2, r1
 8003d24:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003d26:	4b0b      	ldr	r3, [pc, #44]	; (8003d54 <SystemInit+0x64>)
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	4b0a      	ldr	r3, [pc, #40]	; (8003d54 <SystemInit+0x64>)
 8003d2c:	490c      	ldr	r1, [pc, #48]	; (8003d60 <SystemInit+0x70>)
 8003d2e:	400a      	ands	r2, r1
 8003d30:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8003d32:	4b08      	ldr	r3, [pc, #32]	; (8003d54 <SystemInit+0x64>)
 8003d34:	68da      	ldr	r2, [r3, #12]
 8003d36:	4b07      	ldr	r3, [pc, #28]	; (8003d54 <SystemInit+0x64>)
 8003d38:	490a      	ldr	r1, [pc, #40]	; (8003d64 <SystemInit+0x74>)
 8003d3a:	400a      	ands	r2, r1
 8003d3c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003d3e:	4b05      	ldr	r3, [pc, #20]	; (8003d54 <SystemInit+0x64>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d44:	4b08      	ldr	r3, [pc, #32]	; (8003d68 <SystemInit+0x78>)
 8003d46:	2280      	movs	r2, #128	; 0x80
 8003d48:	0512      	lsls	r2, r2, #20
 8003d4a:	609a      	str	r2, [r3, #8]
#endif
}
 8003d4c:	46c0      	nop			; (mov r8, r8)
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	46c0      	nop			; (mov r8, r8)
 8003d54:	40021000 	.word	0x40021000
 8003d58:	88ff400c 	.word	0x88ff400c
 8003d5c:	fef6fff6 	.word	0xfef6fff6
 8003d60:	fffbffff 	.word	0xfffbffff
 8003d64:	ff02ffff 	.word	0xff02ffff
 8003d68:	e000ed00 	.word	0xe000ed00

08003d6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003d6c:	480d      	ldr	r0, [pc, #52]	; (8003da4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003d6e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8003d70:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003d72:	e003      	b.n	8003d7c <LoopCopyDataInit>

08003d74 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003d74:	4b0c      	ldr	r3, [pc, #48]	; (8003da8 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8003d76:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003d78:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003d7a:	3104      	adds	r1, #4

08003d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8003d7c:	480b      	ldr	r0, [pc, #44]	; (8003dac <LoopForever+0xa>)
  ldr  r3, =_edata
 8003d7e:	4b0c      	ldr	r3, [pc, #48]	; (8003db0 <LoopForever+0xe>)
  adds  r2, r0, r1
 8003d80:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003d82:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003d84:	d3f6      	bcc.n	8003d74 <CopyDataInit>
  ldr  r2, =_sbss
 8003d86:	4a0b      	ldr	r2, [pc, #44]	; (8003db4 <LoopForever+0x12>)
  b  LoopFillZerobss
 8003d88:	e002      	b.n	8003d90 <LoopFillZerobss>

08003d8a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8003d8a:	2300      	movs	r3, #0
  str  r3, [r2]
 8003d8c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d8e:	3204      	adds	r2, #4

08003d90 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8003d90:	4b09      	ldr	r3, [pc, #36]	; (8003db8 <LoopForever+0x16>)
  cmp  r2, r3
 8003d92:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003d94:	d3f9      	bcc.n	8003d8a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003d96:	f7ff ffab 	bl	8003cf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d9a:	f002 fa81 	bl	80062a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d9e:	f7fe fe71 	bl	8002a84 <main>

08003da2 <LoopForever>:

LoopForever:
    b LoopForever
 8003da2:	e7fe      	b.n	8003da2 <LoopForever>
   ldr   r0, =_estack
 8003da4:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8003da8:	08006904 	.word	0x08006904
  ldr  r0, =_sdata
 8003dac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003db0:	20000138 	.word	0x20000138
  ldr  r2, =_sbss
 8003db4:	20000138 	.word	0x20000138
  ldr  r3, = _ebss
 8003db8:	200002c8 	.word	0x200002c8

08003dbc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003dbc:	e7fe      	b.n	8003dbc <ADC1_COMP_IRQHandler>
	...

08003dc0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003dc6:	1dfb      	adds	r3, r7, #7
 8003dc8:	2200      	movs	r2, #0
 8003dca:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003dcc:	4b0b      	ldr	r3, [pc, #44]	; (8003dfc <HAL_Init+0x3c>)
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	4b0a      	ldr	r3, [pc, #40]	; (8003dfc <HAL_Init+0x3c>)
 8003dd2:	2140      	movs	r1, #64	; 0x40
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003dd8:	2000      	movs	r0, #0
 8003dda:	f000 f811 	bl	8003e00 <HAL_InitTick>
 8003dde:	1e03      	subs	r3, r0, #0
 8003de0:	d003      	beq.n	8003dea <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003de2:	1dfb      	adds	r3, r7, #7
 8003de4:	2201      	movs	r2, #1
 8003de6:	701a      	strb	r2, [r3, #0]
 8003de8:	e001      	b.n	8003dee <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003dea:	f7ff fe35 	bl	8003a58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003dee:	1dfb      	adds	r3, r7, #7
 8003df0:	781b      	ldrb	r3, [r3, #0]
}
 8003df2:	0018      	movs	r0, r3
 8003df4:	46bd      	mov	sp, r7
 8003df6:	b002      	add	sp, #8
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	46c0      	nop			; (mov r8, r8)
 8003dfc:	40022000 	.word	0x40022000

08003e00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003e08:	230f      	movs	r3, #15
 8003e0a:	18fb      	adds	r3, r7, r3
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8003e10:	4b0f      	ldr	r3, [pc, #60]	; (8003e50 <HAL_InitTick+0x50>)
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	23fa      	movs	r3, #250	; 0xfa
 8003e16:	0099      	lsls	r1, r3, #2
 8003e18:	0010      	movs	r0, r2
 8003e1a:	f7fc f975 	bl	8000108 <__udivsi3>
 8003e1e:	0003      	movs	r3, r0
 8003e20:	0018      	movs	r0, r3
 8003e22:	f000 f8fa 	bl	800401a <HAL_SYSTICK_Config>
 8003e26:	1e03      	subs	r3, r0, #0
 8003e28:	d004      	beq.n	8003e34 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8003e2a:	230f      	movs	r3, #15
 8003e2c:	18fb      	adds	r3, r7, r3
 8003e2e:	2201      	movs	r2, #1
 8003e30:	701a      	strb	r2, [r3, #0]
 8003e32:	e006      	b.n	8003e42 <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	2301      	movs	r3, #1
 8003e38:	425b      	negs	r3, r3
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	0018      	movs	r0, r3
 8003e3e:	f000 f8c7 	bl	8003fd0 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8003e42:	230f      	movs	r3, #15
 8003e44:	18fb      	adds	r3, r7, r3
 8003e46:	781b      	ldrb	r3, [r3, #0]
}
 8003e48:	0018      	movs	r0, r3
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	b004      	add	sp, #16
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	200000cc 	.word	0x200000cc

08003e54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	af00      	add	r7, sp, #0
  uwTick++;
 8003e58:	4b03      	ldr	r3, [pc, #12]	; (8003e68 <HAL_IncTick+0x14>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	1c5a      	adds	r2, r3, #1
 8003e5e:	4b02      	ldr	r3, [pc, #8]	; (8003e68 <HAL_IncTick+0x14>)
 8003e60:	601a      	str	r2, [r3, #0]
}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	200002c4 	.word	0x200002c4

08003e6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  return uwTick;
 8003e70:	4b02      	ldr	r3, [pc, #8]	; (8003e7c <HAL_GetTick+0x10>)
 8003e72:	681b      	ldr	r3, [r3, #0]
}
 8003e74:	0018      	movs	r0, r3
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	46c0      	nop			; (mov r8, r8)
 8003e7c:	200002c4 	.word	0x200002c4

08003e80 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	0002      	movs	r2, r0
 8003e88:	1dfb      	adds	r3, r7, #7
 8003e8a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003e8c:	1dfb      	adds	r3, r7, #7
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	001a      	movs	r2, r3
 8003e92:	231f      	movs	r3, #31
 8003e94:	401a      	ands	r2, r3
 8003e96:	4b04      	ldr	r3, [pc, #16]	; (8003ea8 <NVIC_EnableIRQ+0x28>)
 8003e98:	2101      	movs	r1, #1
 8003e9a:	4091      	lsls	r1, r2
 8003e9c:	000a      	movs	r2, r1
 8003e9e:	601a      	str	r2, [r3, #0]
}
 8003ea0:	46c0      	nop			; (mov r8, r8)
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	b002      	add	sp, #8
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	e000e100 	.word	0xe000e100

08003eac <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003eac:	b590      	push	{r4, r7, lr}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	0002      	movs	r2, r0
 8003eb4:	6039      	str	r1, [r7, #0]
 8003eb6:	1dfb      	adds	r3, r7, #7
 8003eb8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8003eba:	1dfb      	adds	r3, r7, #7
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	2b7f      	cmp	r3, #127	; 0x7f
 8003ec0:	d932      	bls.n	8003f28 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ec2:	4a2f      	ldr	r2, [pc, #188]	; (8003f80 <NVIC_SetPriority+0xd4>)
 8003ec4:	1dfb      	adds	r3, r7, #7
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	0019      	movs	r1, r3
 8003eca:	230f      	movs	r3, #15
 8003ecc:	400b      	ands	r3, r1
 8003ece:	3b08      	subs	r3, #8
 8003ed0:	089b      	lsrs	r3, r3, #2
 8003ed2:	3306      	adds	r3, #6
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	18d3      	adds	r3, r2, r3
 8003ed8:	3304      	adds	r3, #4
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	1dfa      	adds	r2, r7, #7
 8003ede:	7812      	ldrb	r2, [r2, #0]
 8003ee0:	0011      	movs	r1, r2
 8003ee2:	2203      	movs	r2, #3
 8003ee4:	400a      	ands	r2, r1
 8003ee6:	00d2      	lsls	r2, r2, #3
 8003ee8:	21ff      	movs	r1, #255	; 0xff
 8003eea:	4091      	lsls	r1, r2
 8003eec:	000a      	movs	r2, r1
 8003eee:	43d2      	mvns	r2, r2
 8003ef0:	401a      	ands	r2, r3
 8003ef2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	019b      	lsls	r3, r3, #6
 8003ef8:	22ff      	movs	r2, #255	; 0xff
 8003efa:	401a      	ands	r2, r3
 8003efc:	1dfb      	adds	r3, r7, #7
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	0018      	movs	r0, r3
 8003f02:	2303      	movs	r3, #3
 8003f04:	4003      	ands	r3, r0
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f0a:	481d      	ldr	r0, [pc, #116]	; (8003f80 <NVIC_SetPriority+0xd4>)
 8003f0c:	1dfb      	adds	r3, r7, #7
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	001c      	movs	r4, r3
 8003f12:	230f      	movs	r3, #15
 8003f14:	4023      	ands	r3, r4
 8003f16:	3b08      	subs	r3, #8
 8003f18:	089b      	lsrs	r3, r3, #2
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	3306      	adds	r3, #6
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	18c3      	adds	r3, r0, r3
 8003f22:	3304      	adds	r3, #4
 8003f24:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003f26:	e027      	b.n	8003f78 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f28:	4a16      	ldr	r2, [pc, #88]	; (8003f84 <NVIC_SetPriority+0xd8>)
 8003f2a:	1dfb      	adds	r3, r7, #7
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	b25b      	sxtb	r3, r3
 8003f30:	089b      	lsrs	r3, r3, #2
 8003f32:	33c0      	adds	r3, #192	; 0xc0
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	589b      	ldr	r3, [r3, r2]
 8003f38:	1dfa      	adds	r2, r7, #7
 8003f3a:	7812      	ldrb	r2, [r2, #0]
 8003f3c:	0011      	movs	r1, r2
 8003f3e:	2203      	movs	r2, #3
 8003f40:	400a      	ands	r2, r1
 8003f42:	00d2      	lsls	r2, r2, #3
 8003f44:	21ff      	movs	r1, #255	; 0xff
 8003f46:	4091      	lsls	r1, r2
 8003f48:	000a      	movs	r2, r1
 8003f4a:	43d2      	mvns	r2, r2
 8003f4c:	401a      	ands	r2, r3
 8003f4e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	019b      	lsls	r3, r3, #6
 8003f54:	22ff      	movs	r2, #255	; 0xff
 8003f56:	401a      	ands	r2, r3
 8003f58:	1dfb      	adds	r3, r7, #7
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	0018      	movs	r0, r3
 8003f5e:	2303      	movs	r3, #3
 8003f60:	4003      	ands	r3, r0
 8003f62:	00db      	lsls	r3, r3, #3
 8003f64:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f66:	4807      	ldr	r0, [pc, #28]	; (8003f84 <NVIC_SetPriority+0xd8>)
 8003f68:	1dfb      	adds	r3, r7, #7
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	b25b      	sxtb	r3, r3
 8003f6e:	089b      	lsrs	r3, r3, #2
 8003f70:	430a      	orrs	r2, r1
 8003f72:	33c0      	adds	r3, #192	; 0xc0
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	501a      	str	r2, [r3, r0]
}
 8003f78:	46c0      	nop			; (mov r8, r8)
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	b003      	add	sp, #12
 8003f7e:	bd90      	pop	{r4, r7, pc}
 8003f80:	e000ed00 	.word	0xe000ed00
 8003f84:	e000e100 	.word	0xe000e100

08003f88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	3b01      	subs	r3, #1
 8003f94:	4a0c      	ldr	r2, [pc, #48]	; (8003fc8 <SysTick_Config+0x40>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d901      	bls.n	8003f9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e010      	b.n	8003fc0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f9e:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <SysTick_Config+0x44>)
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	3a01      	subs	r2, #1
 8003fa4:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	425b      	negs	r3, r3
 8003faa:	2103      	movs	r1, #3
 8003fac:	0018      	movs	r0, r3
 8003fae:	f7ff ff7d 	bl	8003eac <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fb2:	4b06      	ldr	r3, [pc, #24]	; (8003fcc <SysTick_Config+0x44>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fb8:	4b04      	ldr	r3, [pc, #16]	; (8003fcc <SysTick_Config+0x44>)
 8003fba:	2207      	movs	r2, #7
 8003fbc:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fbe:	2300      	movs	r3, #0
}
 8003fc0:	0018      	movs	r0, r3
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	b002      	add	sp, #8
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	00ffffff 	.word	0x00ffffff
 8003fcc:	e000e010 	.word	0xe000e010

08003fd0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60b9      	str	r1, [r7, #8]
 8003fd8:	607a      	str	r2, [r7, #4]
 8003fda:	210f      	movs	r1, #15
 8003fdc:	187b      	adds	r3, r7, r1
 8003fde:	1c02      	adds	r2, r0, #0
 8003fe0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	187b      	adds	r3, r7, r1
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	b25b      	sxtb	r3, r3
 8003fea:	0011      	movs	r1, r2
 8003fec:	0018      	movs	r0, r3
 8003fee:	f7ff ff5d 	bl	8003eac <NVIC_SetPriority>
}
 8003ff2:	46c0      	nop			; (mov r8, r8)
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	b004      	add	sp, #16
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b082      	sub	sp, #8
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	0002      	movs	r2, r0
 8004002:	1dfb      	adds	r3, r7, #7
 8004004:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004006:	1dfb      	adds	r3, r7, #7
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	b25b      	sxtb	r3, r3
 800400c:	0018      	movs	r0, r3
 800400e:	f7ff ff37 	bl	8003e80 <NVIC_EnableIRQ>
}
 8004012:	46c0      	nop			; (mov r8, r8)
 8004014:	46bd      	mov	sp, r7
 8004016:	b002      	add	sp, #8
 8004018:	bd80      	pop	{r7, pc}

0800401a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b082      	sub	sp, #8
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	0018      	movs	r0, r3
 8004026:	f7ff ffaf 	bl	8003f88 <SysTick_Config>
 800402a:	0003      	movs	r3, r0
}
 800402c:	0018      	movs	r0, r3
 800402e:	46bd      	mov	sp, r7
 8004030:	b002      	add	sp, #8
 8004032:	bd80      	pop	{r7, pc}

08004034 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b086      	sub	sp, #24
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800403e:	2300      	movs	r3, #0
 8004040:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004042:	2300      	movs	r3, #0
 8004044:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004046:	2300      	movs	r3, #0
 8004048:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800404a:	e155      	b.n	80042f8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2101      	movs	r1, #1
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	4091      	lsls	r1, r2
 8004056:	000a      	movs	r2, r1
 8004058:	4013      	ands	r3, r2
 800405a:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d100      	bne.n	8004064 <HAL_GPIO_Init+0x30>
 8004062:	e146      	b.n	80042f2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b02      	cmp	r3, #2
 800406a:	d003      	beq.n	8004074 <HAL_GPIO_Init+0x40>
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	2b12      	cmp	r3, #18
 8004072:	d123      	bne.n	80040bc <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	08da      	lsrs	r2, r3, #3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3208      	adds	r2, #8
 800407c:	0092      	lsls	r2, r2, #2
 800407e:	58d3      	ldr	r3, [r2, r3]
 8004080:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	2207      	movs	r2, #7
 8004086:	4013      	ands	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	220f      	movs	r2, #15
 800408c:	409a      	lsls	r2, r3
 800408e:	0013      	movs	r3, r2
 8004090:	43da      	mvns	r2, r3
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	4013      	ands	r3, r2
 8004096:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	691a      	ldr	r2, [r3, #16]
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	2107      	movs	r1, #7
 80040a0:	400b      	ands	r3, r1
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	409a      	lsls	r2, r3
 80040a6:	0013      	movs	r3, r2
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	08da      	lsrs	r2, r3, #3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3208      	adds	r2, #8
 80040b6:	0092      	lsls	r2, r2, #2
 80040b8:	6939      	ldr	r1, [r7, #16]
 80040ba:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d00b      	beq.n	80040dc <HAL_GPIO_Init+0xa8>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d007      	beq.n	80040dc <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80040d0:	2b11      	cmp	r3, #17
 80040d2:	d003      	beq.n	80040dc <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	2b12      	cmp	r3, #18
 80040da:	d130      	bne.n	800413e <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	2203      	movs	r2, #3
 80040e8:	409a      	lsls	r2, r3
 80040ea:	0013      	movs	r3, r2
 80040ec:	43da      	mvns	r2, r3
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	4013      	ands	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	68da      	ldr	r2, [r3, #12]
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	409a      	lsls	r2, r3
 80040fe:	0013      	movs	r3, r2
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	4313      	orrs	r3, r2
 8004104:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	693a      	ldr	r2, [r7, #16]
 800410a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004112:	2201      	movs	r2, #1
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	409a      	lsls	r2, r3
 8004118:	0013      	movs	r3, r2
 800411a:	43da      	mvns	r2, r3
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	4013      	ands	r3, r2
 8004120:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	091b      	lsrs	r3, r3, #4
 8004128:	2201      	movs	r2, #1
 800412a:	401a      	ands	r2, r3
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	409a      	lsls	r2, r3
 8004130:	0013      	movs	r3, r2
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	4313      	orrs	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	005b      	lsls	r3, r3, #1
 8004148:	2203      	movs	r2, #3
 800414a:	409a      	lsls	r2, r3
 800414c:	0013      	movs	r3, r2
 800414e:	43da      	mvns	r2, r3
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	4013      	ands	r3, r2
 8004154:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	2203      	movs	r2, #3
 800415c:	401a      	ands	r2, r3
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	409a      	lsls	r2, r3
 8004164:	0013      	movs	r3, r2
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	4313      	orrs	r3, r2
 800416a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	005b      	lsls	r3, r3, #1
 800417c:	2203      	movs	r2, #3
 800417e:	409a      	lsls	r2, r3
 8004180:	0013      	movs	r3, r2
 8004182:	43da      	mvns	r2, r3
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	4013      	ands	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	689a      	ldr	r2, [r3, #8]
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	005b      	lsls	r3, r3, #1
 8004192:	409a      	lsls	r2, r3
 8004194:	0013      	movs	r3, r2
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	4313      	orrs	r3, r2
 800419a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	2380      	movs	r3, #128	; 0x80
 80041a8:	055b      	lsls	r3, r3, #21
 80041aa:	4013      	ands	r3, r2
 80041ac:	d100      	bne.n	80041b0 <HAL_GPIO_Init+0x17c>
 80041ae:	e0a0      	b.n	80042f2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041b0:	4b57      	ldr	r3, [pc, #348]	; (8004310 <HAL_GPIO_Init+0x2dc>)
 80041b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041b4:	4b56      	ldr	r3, [pc, #344]	; (8004310 <HAL_GPIO_Init+0x2dc>)
 80041b6:	2101      	movs	r1, #1
 80041b8:	430a      	orrs	r2, r1
 80041ba:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 80041bc:	4a55      	ldr	r2, [pc, #340]	; (8004314 <HAL_GPIO_Init+0x2e0>)
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	089b      	lsrs	r3, r3, #2
 80041c2:	3302      	adds	r3, #2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	589b      	ldr	r3, [r3, r2]
 80041c8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2203      	movs	r2, #3
 80041ce:	4013      	ands	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	220f      	movs	r2, #15
 80041d4:	409a      	lsls	r2, r3
 80041d6:	0013      	movs	r3, r2
 80041d8:	43da      	mvns	r2, r3
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	4013      	ands	r3, r2
 80041de:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	23a0      	movs	r3, #160	; 0xa0
 80041e4:	05db      	lsls	r3, r3, #23
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d01f      	beq.n	800422a <HAL_GPIO_Init+0x1f6>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a4a      	ldr	r2, [pc, #296]	; (8004318 <HAL_GPIO_Init+0x2e4>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d019      	beq.n	8004226 <HAL_GPIO_Init+0x1f2>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a49      	ldr	r2, [pc, #292]	; (800431c <HAL_GPIO_Init+0x2e8>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d013      	beq.n	8004222 <HAL_GPIO_Init+0x1ee>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a48      	ldr	r2, [pc, #288]	; (8004320 <HAL_GPIO_Init+0x2ec>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d00d      	beq.n	800421e <HAL_GPIO_Init+0x1ea>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a47      	ldr	r2, [pc, #284]	; (8004324 <HAL_GPIO_Init+0x2f0>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d007      	beq.n	800421a <HAL_GPIO_Init+0x1e6>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4a46      	ldr	r2, [pc, #280]	; (8004328 <HAL_GPIO_Init+0x2f4>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d101      	bne.n	8004216 <HAL_GPIO_Init+0x1e2>
 8004212:	2305      	movs	r3, #5
 8004214:	e00a      	b.n	800422c <HAL_GPIO_Init+0x1f8>
 8004216:	2306      	movs	r3, #6
 8004218:	e008      	b.n	800422c <HAL_GPIO_Init+0x1f8>
 800421a:	2304      	movs	r3, #4
 800421c:	e006      	b.n	800422c <HAL_GPIO_Init+0x1f8>
 800421e:	2303      	movs	r3, #3
 8004220:	e004      	b.n	800422c <HAL_GPIO_Init+0x1f8>
 8004222:	2302      	movs	r3, #2
 8004224:	e002      	b.n	800422c <HAL_GPIO_Init+0x1f8>
 8004226:	2301      	movs	r3, #1
 8004228:	e000      	b.n	800422c <HAL_GPIO_Init+0x1f8>
 800422a:	2300      	movs	r3, #0
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	2103      	movs	r1, #3
 8004230:	400a      	ands	r2, r1
 8004232:	0092      	lsls	r2, r2, #2
 8004234:	4093      	lsls	r3, r2
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800423c:	4935      	ldr	r1, [pc, #212]	; (8004314 <HAL_GPIO_Init+0x2e0>)
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	089b      	lsrs	r3, r3, #2
 8004242:	3302      	adds	r3, #2
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800424a:	4b38      	ldr	r3, [pc, #224]	; (800432c <HAL_GPIO_Init+0x2f8>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	43da      	mvns	r2, r3
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	4013      	ands	r3, r2
 8004258:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	2380      	movs	r3, #128	; 0x80
 8004260:	025b      	lsls	r3, r3, #9
 8004262:	4013      	ands	r3, r2
 8004264:	d003      	beq.n	800426e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4313      	orrs	r3, r2
 800426c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800426e:	4b2f      	ldr	r3, [pc, #188]	; (800432c <HAL_GPIO_Init+0x2f8>)
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004274:	4b2d      	ldr	r3, [pc, #180]	; (800432c <HAL_GPIO_Init+0x2f8>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	43da      	mvns	r2, r3
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	4013      	ands	r3, r2
 8004282:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685a      	ldr	r2, [r3, #4]
 8004288:	2380      	movs	r3, #128	; 0x80
 800428a:	029b      	lsls	r3, r3, #10
 800428c:	4013      	ands	r3, r2
 800428e:	d003      	beq.n	8004298 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	4313      	orrs	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004298:	4b24      	ldr	r3, [pc, #144]	; (800432c <HAL_GPIO_Init+0x2f8>)
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800429e:	4b23      	ldr	r3, [pc, #140]	; (800432c <HAL_GPIO_Init+0x2f8>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	43da      	mvns	r2, r3
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	4013      	ands	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685a      	ldr	r2, [r3, #4]
 80042b2:	2380      	movs	r3, #128	; 0x80
 80042b4:	035b      	lsls	r3, r3, #13
 80042b6:	4013      	ands	r3, r2
 80042b8:	d003      	beq.n	80042c2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	4313      	orrs	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80042c2:	4b1a      	ldr	r3, [pc, #104]	; (800432c <HAL_GPIO_Init+0x2f8>)
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80042c8:	4b18      	ldr	r3, [pc, #96]	; (800432c <HAL_GPIO_Init+0x2f8>)
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	43da      	mvns	r2, r3
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	4013      	ands	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	2380      	movs	r3, #128	; 0x80
 80042de:	039b      	lsls	r3, r3, #14
 80042e0:	4013      	ands	r3, r2
 80042e2:	d003      	beq.n	80042ec <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80042ec:	4b0f      	ldr	r3, [pc, #60]	; (800432c <HAL_GPIO_Init+0x2f8>)
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	3301      	adds	r3, #1
 80042f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	40da      	lsrs	r2, r3
 8004300:	1e13      	subs	r3, r2, #0
 8004302:	d000      	beq.n	8004306 <HAL_GPIO_Init+0x2d2>
 8004304:	e6a2      	b.n	800404c <HAL_GPIO_Init+0x18>
  }
}
 8004306:	46c0      	nop			; (mov r8, r8)
 8004308:	46bd      	mov	sp, r7
 800430a:	b006      	add	sp, #24
 800430c:	bd80      	pop	{r7, pc}
 800430e:	46c0      	nop			; (mov r8, r8)
 8004310:	40021000 	.word	0x40021000
 8004314:	40010000 	.word	0x40010000
 8004318:	50000400 	.word	0x50000400
 800431c:	50000800 	.word	0x50000800
 8004320:	50000c00 	.word	0x50000c00
 8004324:	50001000 	.word	0x50001000
 8004328:	50001c00 	.word	0x50001c00
 800432c:	40010400 	.word	0x40010400

08004330 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	0008      	movs	r0, r1
 800433a:	0011      	movs	r1, r2
 800433c:	1cbb      	adds	r3, r7, #2
 800433e:	1c02      	adds	r2, r0, #0
 8004340:	801a      	strh	r2, [r3, #0]
 8004342:	1c7b      	adds	r3, r7, #1
 8004344:	1c0a      	adds	r2, r1, #0
 8004346:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8004348:	1c7b      	adds	r3, r7, #1
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d004      	beq.n	800435a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004350:	1cbb      	adds	r3, r7, #2
 8004352:	881a      	ldrh	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004358:	e003      	b.n	8004362 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800435a:	1cbb      	adds	r3, r7, #2
 800435c:	881a      	ldrh	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004362:	46c0      	nop			; (mov r8, r8)
 8004364:	46bd      	mov	sp, r7
 8004366:	b002      	add	sp, #8
 8004368:	bd80      	pop	{r7, pc}
	...

0800436c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	0002      	movs	r2, r0
 8004374:	1dbb      	adds	r3, r7, #6
 8004376:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8004378:	4b09      	ldr	r3, [pc, #36]	; (80043a0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	1dba      	adds	r2, r7, #6
 800437e:	8812      	ldrh	r2, [r2, #0]
 8004380:	4013      	ands	r3, r2
 8004382:	d008      	beq.n	8004396 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004384:	4b06      	ldr	r3, [pc, #24]	; (80043a0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004386:	1dba      	adds	r2, r7, #6
 8004388:	8812      	ldrh	r2, [r2, #0]
 800438a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800438c:	1dbb      	adds	r3, r7, #6
 800438e:	881b      	ldrh	r3, [r3, #0]
 8004390:	0018      	movs	r0, r3
 8004392:	f000 f807 	bl	80043a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004396:	46c0      	nop			; (mov r8, r8)
 8004398:	46bd      	mov	sp, r7
 800439a:	b002      	add	sp, #8
 800439c:	bd80      	pop	{r7, pc}
 800439e:	46c0      	nop			; (mov r8, r8)
 80043a0:	40010400 	.word	0x40010400

080043a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	0002      	movs	r2, r0
 80043ac:	1dbb      	adds	r3, r7, #6
 80043ae:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 80043b0:	46c0      	nop			; (mov r8, r8)
 80043b2:	46bd      	mov	sp, r7
 80043b4:	b002      	add	sp, #8
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043b8:	b5b0      	push	{r4, r5, r7, lr}
 80043ba:	b08a      	sub	sp, #40	; 0x28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d102      	bne.n	80043cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	f000 fbbc 	bl	8004b44 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043cc:	4bc8      	ldr	r3, [pc, #800]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	220c      	movs	r2, #12
 80043d2:	4013      	ands	r3, r2
 80043d4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043d6:	4bc6      	ldr	r3, [pc, #792]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80043d8:	68da      	ldr	r2, [r3, #12]
 80043da:	2380      	movs	r3, #128	; 0x80
 80043dc:	025b      	lsls	r3, r3, #9
 80043de:	4013      	ands	r3, r2
 80043e0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2201      	movs	r2, #1
 80043e8:	4013      	ands	r3, r2
 80043ea:	d100      	bne.n	80043ee <HAL_RCC_OscConfig+0x36>
 80043ec:	e07e      	b.n	80044ec <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d007      	beq.n	8004404 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	2b0c      	cmp	r3, #12
 80043f8:	d112      	bne.n	8004420 <HAL_RCC_OscConfig+0x68>
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	2380      	movs	r3, #128	; 0x80
 80043fe:	025b      	lsls	r3, r3, #9
 8004400:	429a      	cmp	r2, r3
 8004402:	d10d      	bne.n	8004420 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004404:	4bba      	ldr	r3, [pc, #744]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	2380      	movs	r3, #128	; 0x80
 800440a:	029b      	lsls	r3, r3, #10
 800440c:	4013      	ands	r3, r2
 800440e:	d100      	bne.n	8004412 <HAL_RCC_OscConfig+0x5a>
 8004410:	e06b      	b.n	80044ea <HAL_RCC_OscConfig+0x132>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d167      	bne.n	80044ea <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	f000 fb92 	bl	8004b44 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685a      	ldr	r2, [r3, #4]
 8004424:	2380      	movs	r3, #128	; 0x80
 8004426:	025b      	lsls	r3, r3, #9
 8004428:	429a      	cmp	r2, r3
 800442a:	d107      	bne.n	800443c <HAL_RCC_OscConfig+0x84>
 800442c:	4bb0      	ldr	r3, [pc, #704]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	4baf      	ldr	r3, [pc, #700]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004432:	2180      	movs	r1, #128	; 0x80
 8004434:	0249      	lsls	r1, r1, #9
 8004436:	430a      	orrs	r2, r1
 8004438:	601a      	str	r2, [r3, #0]
 800443a:	e027      	b.n	800448c <HAL_RCC_OscConfig+0xd4>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685a      	ldr	r2, [r3, #4]
 8004440:	23a0      	movs	r3, #160	; 0xa0
 8004442:	02db      	lsls	r3, r3, #11
 8004444:	429a      	cmp	r2, r3
 8004446:	d10e      	bne.n	8004466 <HAL_RCC_OscConfig+0xae>
 8004448:	4ba9      	ldr	r3, [pc, #676]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	4ba8      	ldr	r3, [pc, #672]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 800444e:	2180      	movs	r1, #128	; 0x80
 8004450:	02c9      	lsls	r1, r1, #11
 8004452:	430a      	orrs	r2, r1
 8004454:	601a      	str	r2, [r3, #0]
 8004456:	4ba6      	ldr	r3, [pc, #664]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	4ba5      	ldr	r3, [pc, #660]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 800445c:	2180      	movs	r1, #128	; 0x80
 800445e:	0249      	lsls	r1, r1, #9
 8004460:	430a      	orrs	r2, r1
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	e012      	b.n	800448c <HAL_RCC_OscConfig+0xd4>
 8004466:	4ba2      	ldr	r3, [pc, #648]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	4ba1      	ldr	r3, [pc, #644]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 800446c:	49a1      	ldr	r1, [pc, #644]	; (80046f4 <HAL_RCC_OscConfig+0x33c>)
 800446e:	400a      	ands	r2, r1
 8004470:	601a      	str	r2, [r3, #0]
 8004472:	4b9f      	ldr	r3, [pc, #636]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	2380      	movs	r3, #128	; 0x80
 8004478:	025b      	lsls	r3, r3, #9
 800447a:	4013      	ands	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	4b9b      	ldr	r3, [pc, #620]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	4b9a      	ldr	r3, [pc, #616]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004486:	499c      	ldr	r1, [pc, #624]	; (80046f8 <HAL_RCC_OscConfig+0x340>)
 8004488:	400a      	ands	r2, r1
 800448a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d015      	beq.n	80044c0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004494:	f7ff fcea 	bl	8003e6c <HAL_GetTick>
 8004498:	0003      	movs	r3, r0
 800449a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800449c:	e009      	b.n	80044b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800449e:	f7ff fce5 	bl	8003e6c <HAL_GetTick>
 80044a2:	0002      	movs	r2, r0
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b64      	cmp	r3, #100	; 0x64
 80044aa:	d902      	bls.n	80044b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	f000 fb49 	bl	8004b44 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80044b2:	4b8f      	ldr	r3, [pc, #572]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	2380      	movs	r3, #128	; 0x80
 80044b8:	029b      	lsls	r3, r3, #10
 80044ba:	4013      	ands	r3, r2
 80044bc:	d0ef      	beq.n	800449e <HAL_RCC_OscConfig+0xe6>
 80044be:	e015      	b.n	80044ec <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c0:	f7ff fcd4 	bl	8003e6c <HAL_GetTick>
 80044c4:	0003      	movs	r3, r0
 80044c6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044ca:	f7ff fccf 	bl	8003e6c <HAL_GetTick>
 80044ce:	0002      	movs	r2, r0
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b64      	cmp	r3, #100	; 0x64
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e333      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80044dc:	4b84      	ldr	r3, [pc, #528]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	2380      	movs	r3, #128	; 0x80
 80044e2:	029b      	lsls	r3, r3, #10
 80044e4:	4013      	ands	r3, r2
 80044e6:	d1f0      	bne.n	80044ca <HAL_RCC_OscConfig+0x112>
 80044e8:	e000      	b.n	80044ec <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044ea:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2202      	movs	r2, #2
 80044f2:	4013      	ands	r3, r2
 80044f4:	d100      	bne.n	80044f8 <HAL_RCC_OscConfig+0x140>
 80044f6:	e098      	b.n	800462a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80044fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004500:	2220      	movs	r2, #32
 8004502:	4013      	ands	r3, r2
 8004504:	d009      	beq.n	800451a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004506:	4b7a      	ldr	r3, [pc, #488]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	4b79      	ldr	r3, [pc, #484]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 800450c:	2120      	movs	r1, #32
 800450e:	430a      	orrs	r2, r1
 8004510:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004514:	2220      	movs	r2, #32
 8004516:	4393      	bics	r3, r2
 8004518:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	2b04      	cmp	r3, #4
 800451e:	d005      	beq.n	800452c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	2b0c      	cmp	r3, #12
 8004524:	d13d      	bne.n	80045a2 <HAL_RCC_OscConfig+0x1ea>
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d13a      	bne.n	80045a2 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800452c:	4b70      	ldr	r3, [pc, #448]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2204      	movs	r2, #4
 8004532:	4013      	ands	r3, r2
 8004534:	d004      	beq.n	8004540 <HAL_RCC_OscConfig+0x188>
 8004536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004538:	2b00      	cmp	r3, #0
 800453a:	d101      	bne.n	8004540 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e301      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004540:	4b6b      	ldr	r3, [pc, #428]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	4a6d      	ldr	r2, [pc, #436]	; (80046fc <HAL_RCC_OscConfig+0x344>)
 8004546:	4013      	ands	r3, r2
 8004548:	0019      	movs	r1, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	021a      	lsls	r2, r3, #8
 8004550:	4b67      	ldr	r3, [pc, #412]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004552:	430a      	orrs	r2, r1
 8004554:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004556:	4b66      	ldr	r3, [pc, #408]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2209      	movs	r2, #9
 800455c:	4393      	bics	r3, r2
 800455e:	0019      	movs	r1, r3
 8004560:	4b63      	ldr	r3, [pc, #396]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004564:	430a      	orrs	r2, r1
 8004566:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004568:	f000 fc20 	bl	8004dac <HAL_RCC_GetSysClockFreq>
 800456c:	0001      	movs	r1, r0
 800456e:	4b60      	ldr	r3, [pc, #384]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	091b      	lsrs	r3, r3, #4
 8004574:	220f      	movs	r2, #15
 8004576:	4013      	ands	r3, r2
 8004578:	4a61      	ldr	r2, [pc, #388]	; (8004700 <HAL_RCC_OscConfig+0x348>)
 800457a:	5cd3      	ldrb	r3, [r2, r3]
 800457c:	000a      	movs	r2, r1
 800457e:	40da      	lsrs	r2, r3
 8004580:	4b60      	ldr	r3, [pc, #384]	; (8004704 <HAL_RCC_OscConfig+0x34c>)
 8004582:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8004584:	2513      	movs	r5, #19
 8004586:	197c      	adds	r4, r7, r5
 8004588:	2000      	movs	r0, #0
 800458a:	f7ff fc39 	bl	8003e00 <HAL_InitTick>
 800458e:	0003      	movs	r3, r0
 8004590:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004592:	197b      	adds	r3, r7, r5
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d047      	beq.n	800462a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800459a:	2313      	movs	r3, #19
 800459c:	18fb      	adds	r3, r7, r3
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	e2d0      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d027      	beq.n	80045f8 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80045a8:	4b51      	ldr	r3, [pc, #324]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2209      	movs	r2, #9
 80045ae:	4393      	bics	r3, r2
 80045b0:	0019      	movs	r1, r3
 80045b2:	4b4f      	ldr	r3, [pc, #316]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80045b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045b6:	430a      	orrs	r2, r1
 80045b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ba:	f7ff fc57 	bl	8003e6c <HAL_GetTick>
 80045be:	0003      	movs	r3, r0
 80045c0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80045c2:	e008      	b.n	80045d6 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045c4:	f7ff fc52 	bl	8003e6c <HAL_GetTick>
 80045c8:	0002      	movs	r2, r0
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e2b6      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80045d6:	4b46      	ldr	r3, [pc, #280]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2204      	movs	r2, #4
 80045dc:	4013      	ands	r3, r2
 80045de:	d0f1      	beq.n	80045c4 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e0:	4b43      	ldr	r3, [pc, #268]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	4a45      	ldr	r2, [pc, #276]	; (80046fc <HAL_RCC_OscConfig+0x344>)
 80045e6:	4013      	ands	r3, r2
 80045e8:	0019      	movs	r1, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	021a      	lsls	r2, r3, #8
 80045f0:	4b3f      	ldr	r3, [pc, #252]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80045f2:	430a      	orrs	r2, r1
 80045f4:	605a      	str	r2, [r3, #4]
 80045f6:	e018      	b.n	800462a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045f8:	4b3d      	ldr	r3, [pc, #244]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	4b3c      	ldr	r3, [pc, #240]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80045fe:	2101      	movs	r1, #1
 8004600:	438a      	bics	r2, r1
 8004602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004604:	f7ff fc32 	bl	8003e6c <HAL_GetTick>
 8004608:	0003      	movs	r3, r0
 800460a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800460c:	e008      	b.n	8004620 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800460e:	f7ff fc2d 	bl	8003e6c <HAL_GetTick>
 8004612:	0002      	movs	r2, r0
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e291      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004620:	4b33      	ldr	r3, [pc, #204]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2204      	movs	r2, #4
 8004626:	4013      	ands	r3, r2
 8004628:	d1f1      	bne.n	800460e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2210      	movs	r2, #16
 8004630:	4013      	ands	r3, r2
 8004632:	d100      	bne.n	8004636 <HAL_RCC_OscConfig+0x27e>
 8004634:	e09f      	b.n	8004776 <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d13f      	bne.n	80046bc <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800463c:	4b2c      	ldr	r3, [pc, #176]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	2380      	movs	r3, #128	; 0x80
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	4013      	ands	r3, r2
 8004646:	d005      	beq.n	8004654 <HAL_RCC_OscConfig+0x29c>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	69db      	ldr	r3, [r3, #28]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d101      	bne.n	8004654 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e277      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004654:	4b26      	ldr	r3, [pc, #152]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	4a2b      	ldr	r2, [pc, #172]	; (8004708 <HAL_RCC_OscConfig+0x350>)
 800465a:	4013      	ands	r3, r2
 800465c:	0019      	movs	r1, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004662:	4b23      	ldr	r3, [pc, #140]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004664:	430a      	orrs	r2, r1
 8004666:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004668:	4b21      	ldr	r3, [pc, #132]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	021b      	lsls	r3, r3, #8
 800466e:	0a19      	lsrs	r1, r3, #8
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	061a      	lsls	r2, r3, #24
 8004676:	4b1e      	ldr	r3, [pc, #120]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 8004678:	430a      	orrs	r2, r1
 800467a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	0b5b      	lsrs	r3, r3, #13
 8004682:	3301      	adds	r3, #1
 8004684:	2280      	movs	r2, #128	; 0x80
 8004686:	0212      	lsls	r2, r2, #8
 8004688:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800468a:	4b19      	ldr	r3, [pc, #100]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	091b      	lsrs	r3, r3, #4
 8004690:	210f      	movs	r1, #15
 8004692:	400b      	ands	r3, r1
 8004694:	491a      	ldr	r1, [pc, #104]	; (8004700 <HAL_RCC_OscConfig+0x348>)
 8004696:	5ccb      	ldrb	r3, [r1, r3]
 8004698:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800469a:	4b1a      	ldr	r3, [pc, #104]	; (8004704 <HAL_RCC_OscConfig+0x34c>)
 800469c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 800469e:	2513      	movs	r5, #19
 80046a0:	197c      	adds	r4, r7, r5
 80046a2:	2000      	movs	r0, #0
 80046a4:	f7ff fbac 	bl	8003e00 <HAL_InitTick>
 80046a8:	0003      	movs	r3, r0
 80046aa:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80046ac:	197b      	adds	r3, r7, r5
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d060      	beq.n	8004776 <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 80046b4:	2313      	movs	r3, #19
 80046b6:	18fb      	adds	r3, r7, r3
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	e243      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	69db      	ldr	r3, [r3, #28]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d03e      	beq.n	8004742 <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80046c4:	4b0a      	ldr	r3, [pc, #40]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	4b09      	ldr	r3, [pc, #36]	; (80046f0 <HAL_RCC_OscConfig+0x338>)
 80046ca:	2180      	movs	r1, #128	; 0x80
 80046cc:	0049      	lsls	r1, r1, #1
 80046ce:	430a      	orrs	r2, r1
 80046d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d2:	f7ff fbcb 	bl	8003e6c <HAL_GetTick>
 80046d6:	0003      	movs	r3, r0
 80046d8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80046da:	e017      	b.n	800470c <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046dc:	f7ff fbc6 	bl	8003e6c <HAL_GetTick>
 80046e0:	0002      	movs	r2, r0
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d910      	bls.n	800470c <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e22a      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
 80046ee:	46c0      	nop			; (mov r8, r8)
 80046f0:	40021000 	.word	0x40021000
 80046f4:	fffeffff 	.word	0xfffeffff
 80046f8:	fffbffff 	.word	0xfffbffff
 80046fc:	ffffe0ff 	.word	0xffffe0ff
 8004700:	08006884 	.word	0x08006884
 8004704:	200000cc 	.word	0x200000cc
 8004708:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800470c:	4bc6      	ldr	r3, [pc, #792]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	2380      	movs	r3, #128	; 0x80
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	4013      	ands	r3, r2
 8004716:	d0e1      	beq.n	80046dc <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004718:	4bc3      	ldr	r3, [pc, #780]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	4ac3      	ldr	r2, [pc, #780]	; (8004a2c <HAL_RCC_OscConfig+0x674>)
 800471e:	4013      	ands	r3, r2
 8004720:	0019      	movs	r1, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004726:	4bc0      	ldr	r3, [pc, #768]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004728:	430a      	orrs	r2, r1
 800472a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800472c:	4bbe      	ldr	r3, [pc, #760]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	021b      	lsls	r3, r3, #8
 8004732:	0a19      	lsrs	r1, r3, #8
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	061a      	lsls	r2, r3, #24
 800473a:	4bbb      	ldr	r3, [pc, #748]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800473c:	430a      	orrs	r2, r1
 800473e:	605a      	str	r2, [r3, #4]
 8004740:	e019      	b.n	8004776 <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004742:	4bb9      	ldr	r3, [pc, #740]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	4bb8      	ldr	r3, [pc, #736]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004748:	49b9      	ldr	r1, [pc, #740]	; (8004a30 <HAL_RCC_OscConfig+0x678>)
 800474a:	400a      	ands	r2, r1
 800474c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800474e:	f7ff fb8d 	bl	8003e6c <HAL_GetTick>
 8004752:	0003      	movs	r3, r0
 8004754:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004758:	f7ff fb88 	bl	8003e6c <HAL_GetTick>
 800475c:	0002      	movs	r2, r0
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b02      	cmp	r3, #2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e1ec      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800476a:	4baf      	ldr	r3, [pc, #700]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	2380      	movs	r3, #128	; 0x80
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	4013      	ands	r3, r2
 8004774:	d1f0      	bne.n	8004758 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2208      	movs	r2, #8
 800477c:	4013      	ands	r3, r2
 800477e:	d036      	beq.n	80047ee <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d019      	beq.n	80047bc <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004788:	4ba7      	ldr	r3, [pc, #668]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800478a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800478c:	4ba6      	ldr	r3, [pc, #664]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800478e:	2101      	movs	r1, #1
 8004790:	430a      	orrs	r2, r1
 8004792:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004794:	f7ff fb6a 	bl	8003e6c <HAL_GetTick>
 8004798:	0003      	movs	r3, r0
 800479a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800479c:	e008      	b.n	80047b0 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800479e:	f7ff fb65 	bl	8003e6c <HAL_GetTick>
 80047a2:	0002      	movs	r2, r0
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d901      	bls.n	80047b0 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e1c9      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80047b0:	4b9d      	ldr	r3, [pc, #628]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80047b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047b4:	2202      	movs	r2, #2
 80047b6:	4013      	ands	r3, r2
 80047b8:	d0f1      	beq.n	800479e <HAL_RCC_OscConfig+0x3e6>
 80047ba:	e018      	b.n	80047ee <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047bc:	4b9a      	ldr	r3, [pc, #616]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80047be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047c0:	4b99      	ldr	r3, [pc, #612]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80047c2:	2101      	movs	r1, #1
 80047c4:	438a      	bics	r2, r1
 80047c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047c8:	f7ff fb50 	bl	8003e6c <HAL_GetTick>
 80047cc:	0003      	movs	r3, r0
 80047ce:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80047d0:	e008      	b.n	80047e4 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047d2:	f7ff fb4b 	bl	8003e6c <HAL_GetTick>
 80047d6:	0002      	movs	r2, r0
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d901      	bls.n	80047e4 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e1af      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80047e4:	4b90      	ldr	r3, [pc, #576]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80047e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047e8:	2202      	movs	r2, #2
 80047ea:	4013      	ands	r3, r2
 80047ec:	d1f1      	bne.n	80047d2 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2204      	movs	r2, #4
 80047f4:	4013      	ands	r3, r2
 80047f6:	d100      	bne.n	80047fa <HAL_RCC_OscConfig+0x442>
 80047f8:	e0af      	b.n	800495a <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047fa:	2323      	movs	r3, #35	; 0x23
 80047fc:	18fb      	adds	r3, r7, r3
 80047fe:	2200      	movs	r2, #0
 8004800:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004802:	4b89      	ldr	r3, [pc, #548]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004804:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004806:	2380      	movs	r3, #128	; 0x80
 8004808:	055b      	lsls	r3, r3, #21
 800480a:	4013      	ands	r3, r2
 800480c:	d10a      	bne.n	8004824 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800480e:	4b86      	ldr	r3, [pc, #536]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004810:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004812:	4b85      	ldr	r3, [pc, #532]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004814:	2180      	movs	r1, #128	; 0x80
 8004816:	0549      	lsls	r1, r1, #21
 8004818:	430a      	orrs	r2, r1
 800481a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800481c:	2323      	movs	r3, #35	; 0x23
 800481e:	18fb      	adds	r3, r7, r3
 8004820:	2201      	movs	r2, #1
 8004822:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004824:	4b83      	ldr	r3, [pc, #524]	; (8004a34 <HAL_RCC_OscConfig+0x67c>)
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	2380      	movs	r3, #128	; 0x80
 800482a:	005b      	lsls	r3, r3, #1
 800482c:	4013      	ands	r3, r2
 800482e:	d11a      	bne.n	8004866 <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004830:	4b80      	ldr	r3, [pc, #512]	; (8004a34 <HAL_RCC_OscConfig+0x67c>)
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	4b7f      	ldr	r3, [pc, #508]	; (8004a34 <HAL_RCC_OscConfig+0x67c>)
 8004836:	2180      	movs	r1, #128	; 0x80
 8004838:	0049      	lsls	r1, r1, #1
 800483a:	430a      	orrs	r2, r1
 800483c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800483e:	f7ff fb15 	bl	8003e6c <HAL_GetTick>
 8004842:	0003      	movs	r3, r0
 8004844:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004848:	f7ff fb10 	bl	8003e6c <HAL_GetTick>
 800484c:	0002      	movs	r2, r0
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b64      	cmp	r3, #100	; 0x64
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e174      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800485a:	4b76      	ldr	r3, [pc, #472]	; (8004a34 <HAL_RCC_OscConfig+0x67c>)
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	2380      	movs	r3, #128	; 0x80
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	4013      	ands	r3, r2
 8004864:	d0f0      	beq.n	8004848 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	689a      	ldr	r2, [r3, #8]
 800486a:	2380      	movs	r3, #128	; 0x80
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	429a      	cmp	r2, r3
 8004870:	d107      	bne.n	8004882 <HAL_RCC_OscConfig+0x4ca>
 8004872:	4b6d      	ldr	r3, [pc, #436]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004874:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004876:	4b6c      	ldr	r3, [pc, #432]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004878:	2180      	movs	r1, #128	; 0x80
 800487a:	0049      	lsls	r1, r1, #1
 800487c:	430a      	orrs	r2, r1
 800487e:	651a      	str	r2, [r3, #80]	; 0x50
 8004880:	e031      	b.n	80048e6 <HAL_RCC_OscConfig+0x52e>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10c      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4ec>
 800488a:	4b67      	ldr	r3, [pc, #412]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800488c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800488e:	4b66      	ldr	r3, [pc, #408]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004890:	4967      	ldr	r1, [pc, #412]	; (8004a30 <HAL_RCC_OscConfig+0x678>)
 8004892:	400a      	ands	r2, r1
 8004894:	651a      	str	r2, [r3, #80]	; 0x50
 8004896:	4b64      	ldr	r3, [pc, #400]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004898:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800489a:	4b63      	ldr	r3, [pc, #396]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800489c:	4966      	ldr	r1, [pc, #408]	; (8004a38 <HAL_RCC_OscConfig+0x680>)
 800489e:	400a      	ands	r2, r1
 80048a0:	651a      	str	r2, [r3, #80]	; 0x50
 80048a2:	e020      	b.n	80048e6 <HAL_RCC_OscConfig+0x52e>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689a      	ldr	r2, [r3, #8]
 80048a8:	23a0      	movs	r3, #160	; 0xa0
 80048aa:	00db      	lsls	r3, r3, #3
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d10e      	bne.n	80048ce <HAL_RCC_OscConfig+0x516>
 80048b0:	4b5d      	ldr	r3, [pc, #372]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80048b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80048b4:	4b5c      	ldr	r3, [pc, #368]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80048b6:	2180      	movs	r1, #128	; 0x80
 80048b8:	00c9      	lsls	r1, r1, #3
 80048ba:	430a      	orrs	r2, r1
 80048bc:	651a      	str	r2, [r3, #80]	; 0x50
 80048be:	4b5a      	ldr	r3, [pc, #360]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80048c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80048c2:	4b59      	ldr	r3, [pc, #356]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80048c4:	2180      	movs	r1, #128	; 0x80
 80048c6:	0049      	lsls	r1, r1, #1
 80048c8:	430a      	orrs	r2, r1
 80048ca:	651a      	str	r2, [r3, #80]	; 0x50
 80048cc:	e00b      	b.n	80048e6 <HAL_RCC_OscConfig+0x52e>
 80048ce:	4b56      	ldr	r3, [pc, #344]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80048d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80048d2:	4b55      	ldr	r3, [pc, #340]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80048d4:	4956      	ldr	r1, [pc, #344]	; (8004a30 <HAL_RCC_OscConfig+0x678>)
 80048d6:	400a      	ands	r2, r1
 80048d8:	651a      	str	r2, [r3, #80]	; 0x50
 80048da:	4b53      	ldr	r3, [pc, #332]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80048dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80048de:	4b52      	ldr	r3, [pc, #328]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80048e0:	4955      	ldr	r1, [pc, #340]	; (8004a38 <HAL_RCC_OscConfig+0x680>)
 80048e2:	400a      	ands	r2, r1
 80048e4:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d015      	beq.n	800491a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ee:	f7ff fabd 	bl	8003e6c <HAL_GetTick>
 80048f2:	0003      	movs	r3, r0
 80048f4:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048f6:	e009      	b.n	800490c <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048f8:	f7ff fab8 	bl	8003e6c <HAL_GetTick>
 80048fc:	0002      	movs	r2, r0
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	4a4e      	ldr	r2, [pc, #312]	; (8004a3c <HAL_RCC_OscConfig+0x684>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d901      	bls.n	800490c <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e11b      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800490c:	4b46      	ldr	r3, [pc, #280]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800490e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004910:	2380      	movs	r3, #128	; 0x80
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4013      	ands	r3, r2
 8004916:	d0ef      	beq.n	80048f8 <HAL_RCC_OscConfig+0x540>
 8004918:	e014      	b.n	8004944 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800491a:	f7ff faa7 	bl	8003e6c <HAL_GetTick>
 800491e:	0003      	movs	r3, r0
 8004920:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004922:	e009      	b.n	8004938 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004924:	f7ff faa2 	bl	8003e6c <HAL_GetTick>
 8004928:	0002      	movs	r2, r0
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	4a43      	ldr	r2, [pc, #268]	; (8004a3c <HAL_RCC_OscConfig+0x684>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e105      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004938:	4b3b      	ldr	r3, [pc, #236]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800493a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800493c:	2380      	movs	r3, #128	; 0x80
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4013      	ands	r3, r2
 8004942:	d1ef      	bne.n	8004924 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004944:	2323      	movs	r3, #35	; 0x23
 8004946:	18fb      	adds	r3, r7, r3
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d105      	bne.n	800495a <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800494e:	4b36      	ldr	r3, [pc, #216]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004950:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004952:	4b35      	ldr	r3, [pc, #212]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004954:	493a      	ldr	r1, [pc, #232]	; (8004a40 <HAL_RCC_OscConfig+0x688>)
 8004956:	400a      	ands	r2, r1
 8004958:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2220      	movs	r2, #32
 8004960:	4013      	ands	r3, r2
 8004962:	d049      	beq.n	80049f8 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d026      	beq.n	80049ba <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800496c:	4b2e      	ldr	r3, [pc, #184]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800496e:	689a      	ldr	r2, [r3, #8]
 8004970:	4b2d      	ldr	r3, [pc, #180]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004972:	2101      	movs	r1, #1
 8004974:	430a      	orrs	r2, r1
 8004976:	609a      	str	r2, [r3, #8]
 8004978:	4b2b      	ldr	r3, [pc, #172]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800497a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800497c:	4b2a      	ldr	r3, [pc, #168]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 800497e:	2101      	movs	r1, #1
 8004980:	430a      	orrs	r2, r1
 8004982:	635a      	str	r2, [r3, #52]	; 0x34
 8004984:	4b2f      	ldr	r3, [pc, #188]	; (8004a44 <HAL_RCC_OscConfig+0x68c>)
 8004986:	6a1a      	ldr	r2, [r3, #32]
 8004988:	4b2e      	ldr	r3, [pc, #184]	; (8004a44 <HAL_RCC_OscConfig+0x68c>)
 800498a:	2180      	movs	r1, #128	; 0x80
 800498c:	0189      	lsls	r1, r1, #6
 800498e:	430a      	orrs	r2, r1
 8004990:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004992:	f7ff fa6b 	bl	8003e6c <HAL_GetTick>
 8004996:	0003      	movs	r3, r0
 8004998:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800499a:	e008      	b.n	80049ae <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800499c:	f7ff fa66 	bl	8003e6c <HAL_GetTick>
 80049a0:	0002      	movs	r2, r0
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e0ca      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80049ae:	4b1e      	ldr	r3, [pc, #120]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	2202      	movs	r2, #2
 80049b4:	4013      	ands	r3, r2
 80049b6:	d0f1      	beq.n	800499c <HAL_RCC_OscConfig+0x5e4>
 80049b8:	e01e      	b.n	80049f8 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80049ba:	4b1b      	ldr	r3, [pc, #108]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80049bc:	689a      	ldr	r2, [r3, #8]
 80049be:	4b1a      	ldr	r3, [pc, #104]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80049c0:	2101      	movs	r1, #1
 80049c2:	438a      	bics	r2, r1
 80049c4:	609a      	str	r2, [r3, #8]
 80049c6:	4b1f      	ldr	r3, [pc, #124]	; (8004a44 <HAL_RCC_OscConfig+0x68c>)
 80049c8:	6a1a      	ldr	r2, [r3, #32]
 80049ca:	4b1e      	ldr	r3, [pc, #120]	; (8004a44 <HAL_RCC_OscConfig+0x68c>)
 80049cc:	491e      	ldr	r1, [pc, #120]	; (8004a48 <HAL_RCC_OscConfig+0x690>)
 80049ce:	400a      	ands	r2, r1
 80049d0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d2:	f7ff fa4b 	bl	8003e6c <HAL_GetTick>
 80049d6:	0003      	movs	r3, r0
 80049d8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80049da:	e008      	b.n	80049ee <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049dc:	f7ff fa46 	bl	8003e6c <HAL_GetTick>
 80049e0:	0002      	movs	r2, r0
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d901      	bls.n	80049ee <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e0aa      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80049ee:	4b0e      	ldr	r3, [pc, #56]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	2202      	movs	r2, #2
 80049f4:	4013      	ands	r3, r2
 80049f6:	d1f1      	bne.n	80049dc <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d100      	bne.n	8004a02 <HAL_RCC_OscConfig+0x64a>
 8004a00:	e09f      	b.n	8004b42 <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	2b0c      	cmp	r3, #12
 8004a06:	d100      	bne.n	8004a0a <HAL_RCC_OscConfig+0x652>
 8004a08:	e078      	b.n	8004afc <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d159      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a12:	4b05      	ldr	r3, [pc, #20]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	4b04      	ldr	r3, [pc, #16]	; (8004a28 <HAL_RCC_OscConfig+0x670>)
 8004a18:	490c      	ldr	r1, [pc, #48]	; (8004a4c <HAL_RCC_OscConfig+0x694>)
 8004a1a:	400a      	ands	r2, r1
 8004a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a1e:	f7ff fa25 	bl	8003e6c <HAL_GetTick>
 8004a22:	0003      	movs	r3, r0
 8004a24:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004a26:	e01c      	b.n	8004a62 <HAL_RCC_OscConfig+0x6aa>
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	ffff1fff 	.word	0xffff1fff
 8004a30:	fffffeff 	.word	0xfffffeff
 8004a34:	40007000 	.word	0x40007000
 8004a38:	fffffbff 	.word	0xfffffbff
 8004a3c:	00001388 	.word	0x00001388
 8004a40:	efffffff 	.word	0xefffffff
 8004a44:	40010000 	.word	0x40010000
 8004a48:	ffffdfff 	.word	0xffffdfff
 8004a4c:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a50:	f7ff fa0c 	bl	8003e6c <HAL_GetTick>
 8004a54:	0002      	movs	r2, r0
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e070      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004a62:	4b3a      	ldr	r3, [pc, #232]	; (8004b4c <HAL_RCC_OscConfig+0x794>)
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	2380      	movs	r3, #128	; 0x80
 8004a68:	049b      	lsls	r3, r3, #18
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	d1f0      	bne.n	8004a50 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a6e:	4b37      	ldr	r3, [pc, #220]	; (8004b4c <HAL_RCC_OscConfig+0x794>)
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	4a37      	ldr	r2, [pc, #220]	; (8004b50 <HAL_RCC_OscConfig+0x798>)
 8004a74:	4013      	ands	r3, r2
 8004a76:	0019      	movs	r1, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a80:	431a      	orrs	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a86:	431a      	orrs	r2, r3
 8004a88:	4b30      	ldr	r3, [pc, #192]	; (8004b4c <HAL_RCC_OscConfig+0x794>)
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a8e:	4b2f      	ldr	r3, [pc, #188]	; (8004b4c <HAL_RCC_OscConfig+0x794>)
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	4b2e      	ldr	r3, [pc, #184]	; (8004b4c <HAL_RCC_OscConfig+0x794>)
 8004a94:	2180      	movs	r1, #128	; 0x80
 8004a96:	0449      	lsls	r1, r1, #17
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a9c:	f7ff f9e6 	bl	8003e6c <HAL_GetTick>
 8004aa0:	0003      	movs	r3, r0
 8004aa2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004aa4:	e008      	b.n	8004ab8 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004aa6:	f7ff f9e1 	bl	8003e6c <HAL_GetTick>
 8004aaa:	0002      	movs	r2, r0
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d901      	bls.n	8004ab8 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e045      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004ab8:	4b24      	ldr	r3, [pc, #144]	; (8004b4c <HAL_RCC_OscConfig+0x794>)
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	2380      	movs	r3, #128	; 0x80
 8004abe:	049b      	lsls	r3, r3, #18
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	d0f0      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x6ee>
 8004ac4:	e03d      	b.n	8004b42 <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ac6:	4b21      	ldr	r3, [pc, #132]	; (8004b4c <HAL_RCC_OscConfig+0x794>)
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	4b20      	ldr	r3, [pc, #128]	; (8004b4c <HAL_RCC_OscConfig+0x794>)
 8004acc:	4921      	ldr	r1, [pc, #132]	; (8004b54 <HAL_RCC_OscConfig+0x79c>)
 8004ace:	400a      	ands	r2, r1
 8004ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad2:	f7ff f9cb 	bl	8003e6c <HAL_GetTick>
 8004ad6:	0003      	movs	r3, r0
 8004ad8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004adc:	f7ff f9c6 	bl	8003e6c <HAL_GetTick>
 8004ae0:	0002      	movs	r2, r0
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e02a      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004aee:	4b17      	ldr	r3, [pc, #92]	; (8004b4c <HAL_RCC_OscConfig+0x794>)
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	2380      	movs	r3, #128	; 0x80
 8004af4:	049b      	lsls	r3, r3, #18
 8004af6:	4013      	ands	r3, r2
 8004af8:	d1f0      	bne.n	8004adc <HAL_RCC_OscConfig+0x724>
 8004afa:	e022      	b.n	8004b42 <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d101      	bne.n	8004b08 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e01d      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004b08:	4b10      	ldr	r3, [pc, #64]	; (8004b4c <HAL_RCC_OscConfig+0x794>)
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b0e:	69ba      	ldr	r2, [r7, #24]
 8004b10:	2380      	movs	r3, #128	; 0x80
 8004b12:	025b      	lsls	r3, r3, #9
 8004b14:	401a      	ands	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d10f      	bne.n	8004b3e <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004b1e:	69ba      	ldr	r2, [r7, #24]
 8004b20:	23f0      	movs	r3, #240	; 0xf0
 8004b22:	039b      	lsls	r3, r3, #14
 8004b24:	401a      	ands	r2, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d107      	bne.n	8004b3e <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004b2e:	69ba      	ldr	r2, [r7, #24]
 8004b30:	23c0      	movs	r3, #192	; 0xc0
 8004b32:	041b      	lsls	r3, r3, #16
 8004b34:	401a      	ands	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d001      	beq.n	8004b42 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e000      	b.n	8004b44 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	0018      	movs	r0, r3
 8004b46:	46bd      	mov	sp, r7
 8004b48:	b00a      	add	sp, #40	; 0x28
 8004b4a:	bdb0      	pop	{r4, r5, r7, pc}
 8004b4c:	40021000 	.word	0x40021000
 8004b50:	ff02ffff 	.word	0xff02ffff
 8004b54:	feffffff 	.word	0xfeffffff

08004b58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b58:	b5b0      	push	{r4, r5, r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d101      	bne.n	8004b6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e10d      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b6c:	4b88      	ldr	r3, [pc, #544]	; (8004d90 <HAL_RCC_ClockConfig+0x238>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2201      	movs	r2, #1
 8004b72:	4013      	ands	r3, r2
 8004b74:	683a      	ldr	r2, [r7, #0]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d911      	bls.n	8004b9e <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7a:	4b85      	ldr	r3, [pc, #532]	; (8004d90 <HAL_RCC_ClockConfig+0x238>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	4393      	bics	r3, r2
 8004b82:	0019      	movs	r1, r3
 8004b84:	4b82      	ldr	r3, [pc, #520]	; (8004d90 <HAL_RCC_ClockConfig+0x238>)
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b8c:	4b80      	ldr	r3, [pc, #512]	; (8004d90 <HAL_RCC_ClockConfig+0x238>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2201      	movs	r2, #1
 8004b92:	4013      	ands	r3, r2
 8004b94:	683a      	ldr	r2, [r7, #0]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d001      	beq.n	8004b9e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e0f4      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	d009      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ba8:	4b7a      	ldr	r3, [pc, #488]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	22f0      	movs	r2, #240	; 0xf0
 8004bae:	4393      	bics	r3, r2
 8004bb0:	0019      	movs	r1, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	689a      	ldr	r2, [r3, #8]
 8004bb6:	4b77      	ldr	r3, [pc, #476]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	d100      	bne.n	8004bc8 <HAL_RCC_ClockConfig+0x70>
 8004bc6:	e089      	b.n	8004cdc <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d107      	bne.n	8004be0 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004bd0:	4b70      	ldr	r3, [pc, #448]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	2380      	movs	r3, #128	; 0x80
 8004bd6:	029b      	lsls	r3, r3, #10
 8004bd8:	4013      	ands	r3, r2
 8004bda:	d120      	bne.n	8004c1e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e0d3      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	2b03      	cmp	r3, #3
 8004be6:	d107      	bne.n	8004bf8 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004be8:	4b6a      	ldr	r3, [pc, #424]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	2380      	movs	r3, #128	; 0x80
 8004bee:	049b      	lsls	r3, r3, #18
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	d114      	bne.n	8004c1e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e0c7      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d106      	bne.n	8004c0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c00:	4b64      	ldr	r3, [pc, #400]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2204      	movs	r2, #4
 8004c06:	4013      	ands	r3, r2
 8004c08:	d109      	bne.n	8004c1e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e0bc      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004c0e:	4b61      	ldr	r3, [pc, #388]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	2380      	movs	r3, #128	; 0x80
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	4013      	ands	r3, r2
 8004c18:	d101      	bne.n	8004c1e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e0b4      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c1e:	4b5d      	ldr	r3, [pc, #372]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	2203      	movs	r2, #3
 8004c24:	4393      	bics	r3, r2
 8004c26:	0019      	movs	r1, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685a      	ldr	r2, [r3, #4]
 8004c2c:	4b59      	ldr	r3, [pc, #356]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c32:	f7ff f91b 	bl	8003e6c <HAL_GetTick>
 8004c36:	0003      	movs	r3, r0
 8004c38:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d111      	bne.n	8004c66 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c42:	e009      	b.n	8004c58 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c44:	f7ff f912 	bl	8003e6c <HAL_GetTick>
 8004c48:	0002      	movs	r2, r0
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	4a52      	ldr	r2, [pc, #328]	; (8004d98 <HAL_RCC_ClockConfig+0x240>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d901      	bls.n	8004c58 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e097      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c58:	4b4e      	ldr	r3, [pc, #312]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	220c      	movs	r2, #12
 8004c5e:	4013      	ands	r3, r2
 8004c60:	2b08      	cmp	r3, #8
 8004c62:	d1ef      	bne.n	8004c44 <HAL_RCC_ClockConfig+0xec>
 8004c64:	e03a      	b.n	8004cdc <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	2b03      	cmp	r3, #3
 8004c6c:	d111      	bne.n	8004c92 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c6e:	e009      	b.n	8004c84 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c70:	f7ff f8fc 	bl	8003e6c <HAL_GetTick>
 8004c74:	0002      	movs	r2, r0
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	4a47      	ldr	r2, [pc, #284]	; (8004d98 <HAL_RCC_ClockConfig+0x240>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d901      	bls.n	8004c84 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e081      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c84:	4b43      	ldr	r3, [pc, #268]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	220c      	movs	r2, #12
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	2b0c      	cmp	r3, #12
 8004c8e:	d1ef      	bne.n	8004c70 <HAL_RCC_ClockConfig+0x118>
 8004c90:	e024      	b.n	8004cdc <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d11b      	bne.n	8004cd2 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c9a:	e009      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c9c:	f7ff f8e6 	bl	8003e6c <HAL_GetTick>
 8004ca0:	0002      	movs	r2, r0
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	4a3c      	ldr	r2, [pc, #240]	; (8004d98 <HAL_RCC_ClockConfig+0x240>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e06b      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004cb0:	4b38      	ldr	r3, [pc, #224]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	220c      	movs	r2, #12
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	2b04      	cmp	r3, #4
 8004cba:	d1ef      	bne.n	8004c9c <HAL_RCC_ClockConfig+0x144>
 8004cbc:	e00e      	b.n	8004cdc <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cbe:	f7ff f8d5 	bl	8003e6c <HAL_GetTick>
 8004cc2:	0002      	movs	r2, r0
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	4a33      	ldr	r2, [pc, #204]	; (8004d98 <HAL_RCC_ClockConfig+0x240>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d901      	bls.n	8004cd2 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e05a      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004cd2:	4b30      	ldr	r3, [pc, #192]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	220c      	movs	r2, #12
 8004cd8:	4013      	ands	r3, r2
 8004cda:	d1f0      	bne.n	8004cbe <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cdc:	4b2c      	ldr	r3, [pc, #176]	; (8004d90 <HAL_RCC_ClockConfig+0x238>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	683a      	ldr	r2, [r7, #0]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d211      	bcs.n	8004d0e <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cea:	4b29      	ldr	r3, [pc, #164]	; (8004d90 <HAL_RCC_ClockConfig+0x238>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	4393      	bics	r3, r2
 8004cf2:	0019      	movs	r1, r3
 8004cf4:	4b26      	ldr	r3, [pc, #152]	; (8004d90 <HAL_RCC_ClockConfig+0x238>)
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cfc:	4b24      	ldr	r3, [pc, #144]	; (8004d90 <HAL_RCC_ClockConfig+0x238>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2201      	movs	r2, #1
 8004d02:	4013      	ands	r3, r2
 8004d04:	683a      	ldr	r2, [r7, #0]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d001      	beq.n	8004d0e <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e03c      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2204      	movs	r2, #4
 8004d14:	4013      	ands	r3, r2
 8004d16:	d009      	beq.n	8004d2c <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d18:	4b1e      	ldr	r3, [pc, #120]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	4a1f      	ldr	r2, [pc, #124]	; (8004d9c <HAL_RCC_ClockConfig+0x244>)
 8004d1e:	4013      	ands	r3, r2
 8004d20:	0019      	movs	r1, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	68da      	ldr	r2, [r3, #12]
 8004d26:	4b1b      	ldr	r3, [pc, #108]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2208      	movs	r2, #8
 8004d32:	4013      	ands	r3, r2
 8004d34:	d00a      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d36:	4b17      	ldr	r3, [pc, #92]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	4a19      	ldr	r2, [pc, #100]	; (8004da0 <HAL_RCC_ClockConfig+0x248>)
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	0019      	movs	r1, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	00da      	lsls	r2, r3, #3
 8004d46:	4b13      	ldr	r3, [pc, #76]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d4c:	f000 f82e 	bl	8004dac <HAL_RCC_GetSysClockFreq>
 8004d50:	0001      	movs	r1, r0
 8004d52:	4b10      	ldr	r3, [pc, #64]	; (8004d94 <HAL_RCC_ClockConfig+0x23c>)
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	091b      	lsrs	r3, r3, #4
 8004d58:	220f      	movs	r2, #15
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	4a11      	ldr	r2, [pc, #68]	; (8004da4 <HAL_RCC_ClockConfig+0x24c>)
 8004d5e:	5cd3      	ldrb	r3, [r2, r3]
 8004d60:	000a      	movs	r2, r1
 8004d62:	40da      	lsrs	r2, r3
 8004d64:	4b10      	ldr	r3, [pc, #64]	; (8004da8 <HAL_RCC_ClockConfig+0x250>)
 8004d66:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8004d68:	250b      	movs	r5, #11
 8004d6a:	197c      	adds	r4, r7, r5
 8004d6c:	2000      	movs	r0, #0
 8004d6e:	f7ff f847 	bl	8003e00 <HAL_InitTick>
 8004d72:	0003      	movs	r3, r0
 8004d74:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004d76:	197b      	adds	r3, r7, r5
 8004d78:	781b      	ldrb	r3, [r3, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8004d7e:	230b      	movs	r3, #11
 8004d80:	18fb      	adds	r3, r7, r3
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	e000      	b.n	8004d88 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	0018      	movs	r0, r3
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	b004      	add	sp, #16
 8004d8e:	bdb0      	pop	{r4, r5, r7, pc}
 8004d90:	40022000 	.word	0x40022000
 8004d94:	40021000 	.word	0x40021000
 8004d98:	00001388 	.word	0x00001388
 8004d9c:	fffff8ff 	.word	0xfffff8ff
 8004da0:	ffffc7ff 	.word	0xffffc7ff
 8004da4:	08006884 	.word	0x08006884
 8004da8:	200000cc 	.word	0x200000cc

08004dac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004db2:	4b3b      	ldr	r3, [pc, #236]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	220c      	movs	r2, #12
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	2b08      	cmp	r3, #8
 8004dc0:	d00e      	beq.n	8004de0 <HAL_RCC_GetSysClockFreq+0x34>
 8004dc2:	2b0c      	cmp	r3, #12
 8004dc4:	d00f      	beq.n	8004de6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004dc6:	2b04      	cmp	r3, #4
 8004dc8:	d157      	bne.n	8004e7a <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004dca:	4b35      	ldr	r3, [pc, #212]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2210      	movs	r2, #16
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	d002      	beq.n	8004dda <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004dd4:	4b33      	ldr	r3, [pc, #204]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004dd6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004dd8:	e05d      	b.n	8004e96 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8004dda:	4b33      	ldr	r3, [pc, #204]	; (8004ea8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004ddc:	613b      	str	r3, [r7, #16]
      break;
 8004dde:	e05a      	b.n	8004e96 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004de0:	4b32      	ldr	r3, [pc, #200]	; (8004eac <HAL_RCC_GetSysClockFreq+0x100>)
 8004de2:	613b      	str	r3, [r7, #16]
      break;
 8004de4:	e057      	b.n	8004e96 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	0c9b      	lsrs	r3, r3, #18
 8004dea:	220f      	movs	r2, #15
 8004dec:	4013      	ands	r3, r2
 8004dee:	4a30      	ldr	r2, [pc, #192]	; (8004eb0 <HAL_RCC_GetSysClockFreq+0x104>)
 8004df0:	5cd3      	ldrb	r3, [r2, r3]
 8004df2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	0d9b      	lsrs	r3, r3, #22
 8004df8:	2203      	movs	r2, #3
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e00:	4b27      	ldr	r3, [pc, #156]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004e02:	68da      	ldr	r2, [r3, #12]
 8004e04:	2380      	movs	r3, #128	; 0x80
 8004e06:	025b      	lsls	r3, r3, #9
 8004e08:	4013      	ands	r3, r2
 8004e0a:	d00f      	beq.n	8004e2c <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8004e0c:	68b9      	ldr	r1, [r7, #8]
 8004e0e:	000a      	movs	r2, r1
 8004e10:	0152      	lsls	r2, r2, #5
 8004e12:	1a52      	subs	r2, r2, r1
 8004e14:	0193      	lsls	r3, r2, #6
 8004e16:	1a9b      	subs	r3, r3, r2
 8004e18:	00db      	lsls	r3, r3, #3
 8004e1a:	185b      	adds	r3, r3, r1
 8004e1c:	025b      	lsls	r3, r3, #9
 8004e1e:	6879      	ldr	r1, [r7, #4]
 8004e20:	0018      	movs	r0, r3
 8004e22:	f7fb f971 	bl	8000108 <__udivsi3>
 8004e26:	0003      	movs	r3, r0
 8004e28:	617b      	str	r3, [r7, #20]
 8004e2a:	e023      	b.n	8004e74 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004e2c:	4b1c      	ldr	r3, [pc, #112]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2210      	movs	r2, #16
 8004e32:	4013      	ands	r3, r2
 8004e34:	d00f      	beq.n	8004e56 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8004e36:	68b9      	ldr	r1, [r7, #8]
 8004e38:	000a      	movs	r2, r1
 8004e3a:	0152      	lsls	r2, r2, #5
 8004e3c:	1a52      	subs	r2, r2, r1
 8004e3e:	0193      	lsls	r3, r2, #6
 8004e40:	1a9b      	subs	r3, r3, r2
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	185b      	adds	r3, r3, r1
 8004e46:	021b      	lsls	r3, r3, #8
 8004e48:	6879      	ldr	r1, [r7, #4]
 8004e4a:	0018      	movs	r0, r3
 8004e4c:	f7fb f95c 	bl	8000108 <__udivsi3>
 8004e50:	0003      	movs	r3, r0
 8004e52:	617b      	str	r3, [r7, #20]
 8004e54:	e00e      	b.n	8004e74 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8004e56:	68b9      	ldr	r1, [r7, #8]
 8004e58:	000a      	movs	r2, r1
 8004e5a:	0152      	lsls	r2, r2, #5
 8004e5c:	1a52      	subs	r2, r2, r1
 8004e5e:	0193      	lsls	r3, r2, #6
 8004e60:	1a9b      	subs	r3, r3, r2
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	185b      	adds	r3, r3, r1
 8004e66:	029b      	lsls	r3, r3, #10
 8004e68:	6879      	ldr	r1, [r7, #4]
 8004e6a:	0018      	movs	r0, r3
 8004e6c:	f7fb f94c 	bl	8000108 <__udivsi3>
 8004e70:	0003      	movs	r3, r0
 8004e72:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	613b      	str	r3, [r7, #16]
      break;
 8004e78:	e00d      	b.n	8004e96 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004e7a:	4b09      	ldr	r3, [pc, #36]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	0b5b      	lsrs	r3, r3, #13
 8004e80:	2207      	movs	r2, #7
 8004e82:	4013      	ands	r3, r2
 8004e84:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	3301      	adds	r3, #1
 8004e8a:	2280      	movs	r2, #128	; 0x80
 8004e8c:	0212      	lsls	r2, r2, #8
 8004e8e:	409a      	lsls	r2, r3
 8004e90:	0013      	movs	r3, r2
 8004e92:	613b      	str	r3, [r7, #16]
      break;
 8004e94:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004e96:	693b      	ldr	r3, [r7, #16]
}
 8004e98:	0018      	movs	r0, r3
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	b006      	add	sp, #24
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	003d0900 	.word	0x003d0900
 8004ea8:	00f42400 	.word	0x00f42400
 8004eac:	007a1200 	.word	0x007a1200
 8004eb0:	0800689c 	.word	0x0800689c

08004eb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004eb8:	4b02      	ldr	r3, [pc, #8]	; (8004ec4 <HAL_RCC_GetHCLKFreq+0x10>)
 8004eba:	681b      	ldr	r3, [r3, #0]
}
 8004ebc:	0018      	movs	r0, r3
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	46c0      	nop			; (mov r8, r8)
 8004ec4:	200000cc 	.word	0x200000cc

08004ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ecc:	f7ff fff2 	bl	8004eb4 <HAL_RCC_GetHCLKFreq>
 8004ed0:	0001      	movs	r1, r0
 8004ed2:	4b06      	ldr	r3, [pc, #24]	; (8004eec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	0a1b      	lsrs	r3, r3, #8
 8004ed8:	2207      	movs	r2, #7
 8004eda:	4013      	ands	r3, r2
 8004edc:	4a04      	ldr	r2, [pc, #16]	; (8004ef0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ede:	5cd3      	ldrb	r3, [r2, r3]
 8004ee0:	40d9      	lsrs	r1, r3
 8004ee2:	000b      	movs	r3, r1
}
 8004ee4:	0018      	movs	r0, r3
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	46c0      	nop			; (mov r8, r8)
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	08006894 	.word	0x08006894

08004ef4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ef8:	f7ff ffdc 	bl	8004eb4 <HAL_RCC_GetHCLKFreq>
 8004efc:	0001      	movs	r1, r0
 8004efe:	4b06      	ldr	r3, [pc, #24]	; (8004f18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	0adb      	lsrs	r3, r3, #11
 8004f04:	2207      	movs	r2, #7
 8004f06:	4013      	ands	r3, r2
 8004f08:	4a04      	ldr	r2, [pc, #16]	; (8004f1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f0a:	5cd3      	ldrb	r3, [r2, r3]
 8004f0c:	40d9      	lsrs	r1, r3
 8004f0e:	000b      	movs	r3, r1
}
 8004f10:	0018      	movs	r0, r3
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	46c0      	nop			; (mov r8, r8)
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	08006894 	.word	0x08006894

08004f20 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d106      	bne.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	2380      	movs	r3, #128	; 0x80
 8004f38:	011b      	lsls	r3, r3, #4
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	d100      	bne.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8004f3e:	e0dd      	b.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8004f40:	2317      	movs	r3, #23
 8004f42:	18fb      	adds	r3, r7, r3
 8004f44:	2200      	movs	r2, #0
 8004f46:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f48:	4ba4      	ldr	r3, [pc, #656]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f4c:	2380      	movs	r3, #128	; 0x80
 8004f4e:	055b      	lsls	r3, r3, #21
 8004f50:	4013      	ands	r3, r2
 8004f52:	d10a      	bne.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f54:	4ba1      	ldr	r3, [pc, #644]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f58:	4ba0      	ldr	r3, [pc, #640]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f5a:	2180      	movs	r1, #128	; 0x80
 8004f5c:	0549      	lsls	r1, r1, #21
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004f62:	2317      	movs	r3, #23
 8004f64:	18fb      	adds	r3, r7, r3
 8004f66:	2201      	movs	r2, #1
 8004f68:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f6a:	4b9d      	ldr	r3, [pc, #628]	; (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	2380      	movs	r3, #128	; 0x80
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	4013      	ands	r3, r2
 8004f74:	d11a      	bne.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f76:	4b9a      	ldr	r3, [pc, #616]	; (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	4b99      	ldr	r3, [pc, #612]	; (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f7c:	2180      	movs	r1, #128	; 0x80
 8004f7e:	0049      	lsls	r1, r1, #1
 8004f80:	430a      	orrs	r2, r1
 8004f82:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f84:	f7fe ff72 	bl	8003e6c <HAL_GetTick>
 8004f88:	0003      	movs	r3, r0
 8004f8a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f8c:	e008      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f8e:	f7fe ff6d 	bl	8003e6c <HAL_GetTick>
 8004f92:	0002      	movs	r2, r0
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	2b64      	cmp	r3, #100	; 0x64
 8004f9a:	d901      	bls.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e118      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fa0:	4b8f      	ldr	r3, [pc, #572]	; (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	2380      	movs	r3, #128	; 0x80
 8004fa6:	005b      	lsls	r3, r3, #1
 8004fa8:	4013      	ands	r3, r2
 8004faa:	d0f0      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004fac:	4b8b      	ldr	r3, [pc, #556]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	23c0      	movs	r3, #192	; 0xc0
 8004fb2:	039b      	lsls	r3, r3, #14
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	23c0      	movs	r3, #192	; 0xc0
 8004fbe:	039b      	lsls	r3, r3, #14
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d107      	bne.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689a      	ldr	r2, [r3, #8]
 8004fcc:	23c0      	movs	r3, #192	; 0xc0
 8004fce:	039b      	lsls	r3, r3, #14
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d013      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	23c0      	movs	r3, #192	; 0xc0
 8004fde:	029b      	lsls	r3, r3, #10
 8004fe0:	401a      	ands	r2, r3
 8004fe2:	23c0      	movs	r3, #192	; 0xc0
 8004fe4:	029b      	lsls	r3, r3, #10
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d10a      	bne.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004fea:	4b7c      	ldr	r3, [pc, #496]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	2380      	movs	r3, #128	; 0x80
 8004ff0:	029b      	lsls	r3, r3, #10
 8004ff2:	401a      	ands	r2, r3
 8004ff4:	2380      	movs	r3, #128	; 0x80
 8004ff6:	029b      	lsls	r3, r3, #10
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d101      	bne.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e0e8      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005000:	4b76      	ldr	r3, [pc, #472]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005002:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005004:	23c0      	movs	r3, #192	; 0xc0
 8005006:	029b      	lsls	r3, r3, #10
 8005008:	4013      	ands	r3, r2
 800500a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d049      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	685a      	ldr	r2, [r3, #4]
 8005016:	23c0      	movs	r3, #192	; 0xc0
 8005018:	029b      	lsls	r3, r3, #10
 800501a:	4013      	ands	r3, r2
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	429a      	cmp	r2, r3
 8005020:	d004      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	2220      	movs	r2, #32
 8005028:	4013      	ands	r3, r2
 800502a:	d10d      	bne.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689a      	ldr	r2, [r3, #8]
 8005030:	23c0      	movs	r3, #192	; 0xc0
 8005032:	029b      	lsls	r3, r3, #10
 8005034:	4013      	ands	r3, r2
 8005036:	68fa      	ldr	r2, [r7, #12]
 8005038:	429a      	cmp	r2, r3
 800503a:	d034      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	2380      	movs	r3, #128	; 0x80
 8005042:	011b      	lsls	r3, r3, #4
 8005044:	4013      	ands	r3, r2
 8005046:	d02e      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005048:	4b64      	ldr	r3, [pc, #400]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800504a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800504c:	4a65      	ldr	r2, [pc, #404]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800504e:	4013      	ands	r3, r2
 8005050:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005052:	4b62      	ldr	r3, [pc, #392]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005054:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005056:	4b61      	ldr	r3, [pc, #388]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005058:	2180      	movs	r1, #128	; 0x80
 800505a:	0309      	lsls	r1, r1, #12
 800505c:	430a      	orrs	r2, r1
 800505e:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005060:	4b5e      	ldr	r3, [pc, #376]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005062:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005064:	4b5d      	ldr	r3, [pc, #372]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005066:	4960      	ldr	r1, [pc, #384]	; (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8005068:	400a      	ands	r2, r1
 800506a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800506c:	4b5b      	ldr	r3, [pc, #364]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	2380      	movs	r3, #128	; 0x80
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	4013      	ands	r3, r2
 800507a:	d014      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800507c:	f7fe fef6 	bl	8003e6c <HAL_GetTick>
 8005080:	0003      	movs	r3, r0
 8005082:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005084:	e009      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005086:	f7fe fef1 	bl	8003e6c <HAL_GetTick>
 800508a:	0002      	movs	r2, r0
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	4a56      	ldr	r2, [pc, #344]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d901      	bls.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e09b      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800509a:	4b50      	ldr	r3, [pc, #320]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800509c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800509e:	2380      	movs	r3, #128	; 0x80
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	4013      	ands	r3, r2
 80050a4:	d0ef      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685a      	ldr	r2, [r3, #4]
 80050aa:	23c0      	movs	r3, #192	; 0xc0
 80050ac:	029b      	lsls	r3, r3, #10
 80050ae:	401a      	ands	r2, r3
 80050b0:	23c0      	movs	r3, #192	; 0xc0
 80050b2:	029b      	lsls	r3, r3, #10
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d10c      	bne.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80050b8:	4b48      	ldr	r3, [pc, #288]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a4c      	ldr	r2, [pc, #304]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80050be:	4013      	ands	r3, r2
 80050c0:	0019      	movs	r1, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685a      	ldr	r2, [r3, #4]
 80050c6:	23c0      	movs	r3, #192	; 0xc0
 80050c8:	039b      	lsls	r3, r3, #14
 80050ca:	401a      	ands	r2, r3
 80050cc:	4b43      	ldr	r3, [pc, #268]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050ce:	430a      	orrs	r2, r1
 80050d0:	601a      	str	r2, [r3, #0]
 80050d2:	4b42      	ldr	r3, [pc, #264]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050d4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685a      	ldr	r2, [r3, #4]
 80050da:	23c0      	movs	r3, #192	; 0xc0
 80050dc:	029b      	lsls	r3, r3, #10
 80050de:	401a      	ands	r2, r3
 80050e0:	4b3e      	ldr	r3, [pc, #248]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050e2:	430a      	orrs	r2, r1
 80050e4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80050e6:	2317      	movs	r3, #23
 80050e8:	18fb      	adds	r3, r7, r3
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d105      	bne.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050f0:	4b3a      	ldr	r3, [pc, #232]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050f4:	4b39      	ldr	r3, [pc, #228]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050f6:	493f      	ldr	r1, [pc, #252]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050f8:	400a      	ands	r2, r1
 80050fa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2201      	movs	r2, #1
 8005102:	4013      	ands	r3, r2
 8005104:	d009      	beq.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005106:	4b35      	ldr	r3, [pc, #212]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800510a:	2203      	movs	r2, #3
 800510c:	4393      	bics	r3, r2
 800510e:	0019      	movs	r1, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68da      	ldr	r2, [r3, #12]
 8005114:	4b31      	ldr	r3, [pc, #196]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005116:	430a      	orrs	r2, r1
 8005118:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2202      	movs	r2, #2
 8005120:	4013      	ands	r3, r2
 8005122:	d009      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005124:	4b2d      	ldr	r3, [pc, #180]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005128:	220c      	movs	r2, #12
 800512a:	4393      	bics	r3, r2
 800512c:	0019      	movs	r1, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	691a      	ldr	r2, [r3, #16]
 8005132:	4b2a      	ldr	r3, [pc, #168]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005134:	430a      	orrs	r2, r1
 8005136:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2204      	movs	r2, #4
 800513e:	4013      	ands	r3, r2
 8005140:	d009      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005142:	4b26      	ldr	r3, [pc, #152]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005146:	4a2c      	ldr	r2, [pc, #176]	; (80051f8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005148:	4013      	ands	r3, r2
 800514a:	0019      	movs	r1, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	695a      	ldr	r2, [r3, #20]
 8005150:	4b22      	ldr	r3, [pc, #136]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005152:	430a      	orrs	r2, r1
 8005154:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2208      	movs	r2, #8
 800515c:	4013      	ands	r3, r2
 800515e:	d009      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005160:	4b1e      	ldr	r3, [pc, #120]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005164:	4a25      	ldr	r2, [pc, #148]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005166:	4013      	ands	r3, r2
 8005168:	0019      	movs	r1, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	699a      	ldr	r2, [r3, #24]
 800516e:	4b1b      	ldr	r3, [pc, #108]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005170:	430a      	orrs	r2, r1
 8005172:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	2380      	movs	r3, #128	; 0x80
 800517a:	005b      	lsls	r3, r3, #1
 800517c:	4013      	ands	r3, r2
 800517e:	d009      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005180:	4b16      	ldr	r3, [pc, #88]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005184:	4a17      	ldr	r2, [pc, #92]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005186:	4013      	ands	r3, r2
 8005188:	0019      	movs	r1, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	69da      	ldr	r2, [r3, #28]
 800518e:	4b13      	ldr	r3, [pc, #76]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005190:	430a      	orrs	r2, r1
 8005192:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2240      	movs	r2, #64	; 0x40
 800519a:	4013      	ands	r3, r2
 800519c:	d009      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800519e:	4b0f      	ldr	r3, [pc, #60]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80051a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051a2:	4a17      	ldr	r2, [pc, #92]	; (8005200 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80051a4:	4013      	ands	r3, r2
 80051a6:	0019      	movs	r1, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051ac:	4b0b      	ldr	r3, [pc, #44]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80051ae:	430a      	orrs	r2, r1
 80051b0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	2280      	movs	r2, #128	; 0x80
 80051b8:	4013      	ands	r3, r2
 80051ba:	d009      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80051bc:	4b07      	ldr	r3, [pc, #28]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80051be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051c0:	4a10      	ldr	r2, [pc, #64]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80051c2:	4013      	ands	r3, r2
 80051c4:	0019      	movs	r1, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a1a      	ldr	r2, [r3, #32]
 80051ca:	4b04      	ldr	r3, [pc, #16]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80051cc:	430a      	orrs	r2, r1
 80051ce:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	0018      	movs	r0, r3
 80051d4:	46bd      	mov	sp, r7
 80051d6:	b006      	add	sp, #24
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	46c0      	nop			; (mov r8, r8)
 80051dc:	40021000 	.word	0x40021000
 80051e0:	40007000 	.word	0x40007000
 80051e4:	fffcffff 	.word	0xfffcffff
 80051e8:	fff7ffff 	.word	0xfff7ffff
 80051ec:	00001388 	.word	0x00001388
 80051f0:	ffcfffff 	.word	0xffcfffff
 80051f4:	efffffff 	.word	0xefffffff
 80051f8:	fffff3ff 	.word	0xfffff3ff
 80051fc:	ffffcfff 	.word	0xffffcfff
 8005200:	fbffffff 	.word	0xfbffffff
 8005204:	fff3ffff 	.word	0xfff3ffff

08005208 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e01e      	b.n	8005258 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2239      	movs	r2, #57	; 0x39
 800521e:	5c9b      	ldrb	r3, [r3, r2]
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d107      	bne.n	8005236 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2238      	movs	r2, #56	; 0x38
 800522a:	2100      	movs	r1, #0
 800522c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	0018      	movs	r0, r3
 8005232:	f7fe fc25 	bl	8003a80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2239      	movs	r2, #57	; 0x39
 800523a:	2102      	movs	r1, #2
 800523c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	3304      	adds	r3, #4
 8005246:	0019      	movs	r1, r3
 8005248:	0010      	movs	r0, r2
 800524a:	f000 fa1b 	bl	8005684 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2239      	movs	r2, #57	; 0x39
 8005252:	2101      	movs	r1, #1
 8005254:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	0018      	movs	r0, r3
 800525a:	46bd      	mov	sp, r7
 800525c:	b002      	add	sp, #8
 800525e:	bd80      	pop	{r7, pc}

08005260 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68da      	ldr	r2, [r3, #12]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	2101      	movs	r1, #1
 8005274:	430a      	orrs	r2, r1
 8005276:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	2207      	movs	r2, #7
 8005280:	4013      	ands	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b06      	cmp	r3, #6
 8005288:	d007      	beq.n	800529a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2101      	movs	r1, #1
 8005296:	430a      	orrs	r2, r1
 8005298:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	0018      	movs	r0, r3
 800529e:	46bd      	mov	sp, r7
 80052a0:	b004      	add	sp, #16
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68da      	ldr	r2, [r3, #12]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2101      	movs	r1, #1
 80052b8:	438a      	bics	r2, r1
 80052ba:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	4a08      	ldr	r2, [pc, #32]	; (80052e4 <HAL_TIM_Base_Stop_IT+0x40>)
 80052c4:	4013      	ands	r3, r2
 80052c6:	d107      	bne.n	80052d8 <HAL_TIM_Base_Stop_IT+0x34>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	2101      	movs	r1, #1
 80052d4:	438a      	bics	r2, r1
 80052d6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	0018      	movs	r0, r3
 80052dc:	46bd      	mov	sp, r7
 80052de:	b002      	add	sp, #8
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	46c0      	nop			; (mov r8, r8)
 80052e4:	00001111 	.word	0x00001111

080052e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	2202      	movs	r2, #2
 80052f8:	4013      	ands	r3, r2
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d124      	bne.n	8005348 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	2202      	movs	r2, #2
 8005306:	4013      	ands	r3, r2
 8005308:	2b02      	cmp	r3, #2
 800530a:	d11d      	bne.n	8005348 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2203      	movs	r2, #3
 8005312:	4252      	negs	r2, r2
 8005314:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	2203      	movs	r2, #3
 8005324:	4013      	ands	r3, r2
 8005326:	d004      	beq.n	8005332 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	0018      	movs	r0, r3
 800532c:	f000 f992 	bl	8005654 <HAL_TIM_IC_CaptureCallback>
 8005330:	e007      	b.n	8005342 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	0018      	movs	r0, r3
 8005336:	f000 f985 	bl	8005644 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	0018      	movs	r0, r3
 800533e:	f000 f991 	bl	8005664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	2204      	movs	r2, #4
 8005350:	4013      	ands	r3, r2
 8005352:	2b04      	cmp	r3, #4
 8005354:	d125      	bne.n	80053a2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	2204      	movs	r2, #4
 800535e:	4013      	ands	r3, r2
 8005360:	2b04      	cmp	r3, #4
 8005362:	d11e      	bne.n	80053a2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2205      	movs	r2, #5
 800536a:	4252      	negs	r2, r2
 800536c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2202      	movs	r2, #2
 8005372:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	699a      	ldr	r2, [r3, #24]
 800537a:	23c0      	movs	r3, #192	; 0xc0
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	4013      	ands	r3, r2
 8005380:	d004      	beq.n	800538c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	0018      	movs	r0, r3
 8005386:	f000 f965 	bl	8005654 <HAL_TIM_IC_CaptureCallback>
 800538a:	e007      	b.n	800539c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	0018      	movs	r0, r3
 8005390:	f000 f958 	bl	8005644 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	0018      	movs	r0, r3
 8005398:	f000 f964 	bl	8005664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	691b      	ldr	r3, [r3, #16]
 80053a8:	2208      	movs	r2, #8
 80053aa:	4013      	ands	r3, r2
 80053ac:	2b08      	cmp	r3, #8
 80053ae:	d124      	bne.n	80053fa <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	2208      	movs	r2, #8
 80053b8:	4013      	ands	r3, r2
 80053ba:	2b08      	cmp	r3, #8
 80053bc:	d11d      	bne.n	80053fa <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2209      	movs	r2, #9
 80053c4:	4252      	negs	r2, r2
 80053c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2204      	movs	r2, #4
 80053cc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	69db      	ldr	r3, [r3, #28]
 80053d4:	2203      	movs	r2, #3
 80053d6:	4013      	ands	r3, r2
 80053d8:	d004      	beq.n	80053e4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	0018      	movs	r0, r3
 80053de:	f000 f939 	bl	8005654 <HAL_TIM_IC_CaptureCallback>
 80053e2:	e007      	b.n	80053f4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	0018      	movs	r0, r3
 80053e8:	f000 f92c 	bl	8005644 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	0018      	movs	r0, r3
 80053f0:	f000 f938 	bl	8005664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	2210      	movs	r2, #16
 8005402:	4013      	ands	r3, r2
 8005404:	2b10      	cmp	r3, #16
 8005406:	d125      	bne.n	8005454 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	2210      	movs	r2, #16
 8005410:	4013      	ands	r3, r2
 8005412:	2b10      	cmp	r3, #16
 8005414:	d11e      	bne.n	8005454 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2211      	movs	r2, #17
 800541c:	4252      	negs	r2, r2
 800541e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2208      	movs	r2, #8
 8005424:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	69da      	ldr	r2, [r3, #28]
 800542c:	23c0      	movs	r3, #192	; 0xc0
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	4013      	ands	r3, r2
 8005432:	d004      	beq.n	800543e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	0018      	movs	r0, r3
 8005438:	f000 f90c 	bl	8005654 <HAL_TIM_IC_CaptureCallback>
 800543c:	e007      	b.n	800544e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	0018      	movs	r0, r3
 8005442:	f000 f8ff 	bl	8005644 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	0018      	movs	r0, r3
 800544a:	f000 f90b 	bl	8005664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	2201      	movs	r2, #1
 800545c:	4013      	ands	r3, r2
 800545e:	2b01      	cmp	r3, #1
 8005460:	d10f      	bne.n	8005482 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	2201      	movs	r2, #1
 800546a:	4013      	ands	r3, r2
 800546c:	2b01      	cmp	r3, #1
 800546e:	d108      	bne.n	8005482 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2202      	movs	r2, #2
 8005476:	4252      	negs	r2, r2
 8005478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	0018      	movs	r0, r3
 800547e:	f000 f8d9 	bl	8005634 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	691b      	ldr	r3, [r3, #16]
 8005488:	2240      	movs	r2, #64	; 0x40
 800548a:	4013      	ands	r3, r2
 800548c:	2b40      	cmp	r3, #64	; 0x40
 800548e:	d10f      	bne.n	80054b0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	2240      	movs	r2, #64	; 0x40
 8005498:	4013      	ands	r3, r2
 800549a:	2b40      	cmp	r3, #64	; 0x40
 800549c:	d108      	bne.n	80054b0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2241      	movs	r2, #65	; 0x41
 80054a4:	4252      	negs	r2, r2
 80054a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	0018      	movs	r0, r3
 80054ac:	f000 f8e2 	bl	8005674 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054b0:	46c0      	nop			; (mov r8, r8)
 80054b2:	46bd      	mov	sp, r7
 80054b4:	b002      	add	sp, #8
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2238      	movs	r2, #56	; 0x38
 80054c6:	5c9b      	ldrb	r3, [r3, r2]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d101      	bne.n	80054d0 <HAL_TIM_ConfigClockSource+0x18>
 80054cc:	2302      	movs	r3, #2
 80054ce:	e0ab      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x170>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2238      	movs	r2, #56	; 0x38
 80054d4:	2101      	movs	r1, #1
 80054d6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2239      	movs	r2, #57	; 0x39
 80054dc:	2102      	movs	r1, #2
 80054de:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2277      	movs	r2, #119	; 0x77
 80054ec:	4393      	bics	r3, r2
 80054ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	4a4f      	ldr	r2, [pc, #316]	; (8005630 <HAL_TIM_ConfigClockSource+0x178>)
 80054f4:	4013      	ands	r3, r2
 80054f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2b40      	cmp	r3, #64	; 0x40
 8005506:	d100      	bne.n	800550a <HAL_TIM_ConfigClockSource+0x52>
 8005508:	e06b      	b.n	80055e2 <HAL_TIM_ConfigClockSource+0x12a>
 800550a:	d80e      	bhi.n	800552a <HAL_TIM_ConfigClockSource+0x72>
 800550c:	2b10      	cmp	r3, #16
 800550e:	d100      	bne.n	8005512 <HAL_TIM_ConfigClockSource+0x5a>
 8005510:	e077      	b.n	8005602 <HAL_TIM_ConfigClockSource+0x14a>
 8005512:	d803      	bhi.n	800551c <HAL_TIM_ConfigClockSource+0x64>
 8005514:	2b00      	cmp	r3, #0
 8005516:	d100      	bne.n	800551a <HAL_TIM_ConfigClockSource+0x62>
 8005518:	e073      	b.n	8005602 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800551a:	e07c      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800551c:	2b20      	cmp	r3, #32
 800551e:	d100      	bne.n	8005522 <HAL_TIM_ConfigClockSource+0x6a>
 8005520:	e06f      	b.n	8005602 <HAL_TIM_ConfigClockSource+0x14a>
 8005522:	2b30      	cmp	r3, #48	; 0x30
 8005524:	d100      	bne.n	8005528 <HAL_TIM_ConfigClockSource+0x70>
 8005526:	e06c      	b.n	8005602 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8005528:	e075      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800552a:	2b70      	cmp	r3, #112	; 0x70
 800552c:	d00e      	beq.n	800554c <HAL_TIM_ConfigClockSource+0x94>
 800552e:	d804      	bhi.n	800553a <HAL_TIM_ConfigClockSource+0x82>
 8005530:	2b50      	cmp	r3, #80	; 0x50
 8005532:	d036      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0xea>
 8005534:	2b60      	cmp	r3, #96	; 0x60
 8005536:	d044      	beq.n	80055c2 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8005538:	e06d      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800553a:	2280      	movs	r2, #128	; 0x80
 800553c:	0152      	lsls	r2, r2, #5
 800553e:	4293      	cmp	r3, r2
 8005540:	d068      	beq.n	8005614 <HAL_TIM_ConfigClockSource+0x15c>
 8005542:	2280      	movs	r2, #128	; 0x80
 8005544:	0192      	lsls	r2, r2, #6
 8005546:	4293      	cmp	r3, r2
 8005548:	d017      	beq.n	800557a <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800554a:	e064      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6818      	ldr	r0, [r3, #0]
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	6899      	ldr	r1, [r3, #8]
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f000 f96a 	bl	8005834 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2277      	movs	r2, #119	; 0x77
 800556c:	4313      	orrs	r3, r2
 800556e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	609a      	str	r2, [r3, #8]
      break;
 8005578:	e04d      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6818      	ldr	r0, [r3, #0]
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	6899      	ldr	r1, [r3, #8]
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	f000 f953 	bl	8005834 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2180      	movs	r1, #128	; 0x80
 800559a:	01c9      	lsls	r1, r1, #7
 800559c:	430a      	orrs	r2, r1
 800559e:	609a      	str	r2, [r3, #8]
      break;
 80055a0:	e039      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6818      	ldr	r0, [r3, #0]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	6859      	ldr	r1, [r3, #4]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	001a      	movs	r2, r3
 80055b0:	f000 f8c6 	bl	8005740 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2150      	movs	r1, #80	; 0x50
 80055ba:	0018      	movs	r0, r3
 80055bc:	f000 f920 	bl	8005800 <TIM_ITRx_SetConfig>
      break;
 80055c0:	e029      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6818      	ldr	r0, [r3, #0]
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	6859      	ldr	r1, [r3, #4]
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	001a      	movs	r2, r3
 80055d0:	f000 f8e4 	bl	800579c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2160      	movs	r1, #96	; 0x60
 80055da:	0018      	movs	r0, r3
 80055dc:	f000 f910 	bl	8005800 <TIM_ITRx_SetConfig>
      break;
 80055e0:	e019      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6818      	ldr	r0, [r3, #0]
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	6859      	ldr	r1, [r3, #4]
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	001a      	movs	r2, r3
 80055f0:	f000 f8a6 	bl	8005740 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2140      	movs	r1, #64	; 0x40
 80055fa:	0018      	movs	r0, r3
 80055fc:	f000 f900 	bl	8005800 <TIM_ITRx_SetConfig>
      break;
 8005600:	e009      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	0019      	movs	r1, r3
 800560c:	0010      	movs	r0, r2
 800560e:	f000 f8f7 	bl	8005800 <TIM_ITRx_SetConfig>
      break;
 8005612:	e000      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8005614:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2239      	movs	r2, #57	; 0x39
 800561a:	2101      	movs	r1, #1
 800561c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2238      	movs	r2, #56	; 0x38
 8005622:	2100      	movs	r1, #0
 8005624:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005626:	2300      	movs	r3, #0
}
 8005628:	0018      	movs	r0, r3
 800562a:	46bd      	mov	sp, r7
 800562c:	b004      	add	sp, #16
 800562e:	bd80      	pop	{r7, pc}
 8005630:	ffff00ff 	.word	0xffff00ff

08005634 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800563c:	46c0      	nop			; (mov r8, r8)
 800563e:	46bd      	mov	sp, r7
 8005640:	b002      	add	sp, #8
 8005642:	bd80      	pop	{r7, pc}

08005644 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b082      	sub	sp, #8
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800564c:	46c0      	nop			; (mov r8, r8)
 800564e:	46bd      	mov	sp, r7
 8005650:	b002      	add	sp, #8
 8005652:	bd80      	pop	{r7, pc}

08005654 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800565c:	46c0      	nop			; (mov r8, r8)
 800565e:	46bd      	mov	sp, r7
 8005660:	b002      	add	sp, #8
 8005662:	bd80      	pop	{r7, pc}

08005664 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800566c:	46c0      	nop			; (mov r8, r8)
 800566e:	46bd      	mov	sp, r7
 8005670:	b002      	add	sp, #8
 8005672:	bd80      	pop	{r7, pc}

08005674 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800567c:	46c0      	nop			; (mov r8, r8)
 800567e:	46bd      	mov	sp, r7
 8005680:	b002      	add	sp, #8
 8005682:	bd80      	pop	{r7, pc}

08005684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	2380      	movs	r3, #128	; 0x80
 8005698:	05db      	lsls	r3, r3, #23
 800569a:	429a      	cmp	r2, r3
 800569c:	d00b      	beq.n	80056b6 <TIM_Base_SetConfig+0x32>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a23      	ldr	r2, [pc, #140]	; (8005730 <TIM_Base_SetConfig+0xac>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d007      	beq.n	80056b6 <TIM_Base_SetConfig+0x32>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a22      	ldr	r2, [pc, #136]	; (8005734 <TIM_Base_SetConfig+0xb0>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d003      	beq.n	80056b6 <TIM_Base_SetConfig+0x32>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a21      	ldr	r2, [pc, #132]	; (8005738 <TIM_Base_SetConfig+0xb4>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d108      	bne.n	80056c8 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2270      	movs	r2, #112	; 0x70
 80056ba:	4393      	bics	r3, r2
 80056bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	2380      	movs	r3, #128	; 0x80
 80056cc:	05db      	lsls	r3, r3, #23
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d00b      	beq.n	80056ea <TIM_Base_SetConfig+0x66>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a16      	ldr	r2, [pc, #88]	; (8005730 <TIM_Base_SetConfig+0xac>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d007      	beq.n	80056ea <TIM_Base_SetConfig+0x66>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a15      	ldr	r2, [pc, #84]	; (8005734 <TIM_Base_SetConfig+0xb0>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d003      	beq.n	80056ea <TIM_Base_SetConfig+0x66>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a14      	ldr	r2, [pc, #80]	; (8005738 <TIM_Base_SetConfig+0xb4>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d108      	bne.n	80056fc <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	4a13      	ldr	r2, [pc, #76]	; (800573c <TIM_Base_SetConfig+0xb8>)
 80056ee:	4013      	ands	r3, r2
 80056f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2280      	movs	r2, #128	; 0x80
 8005700:	4393      	bics	r3, r2
 8005702:	001a      	movs	r2, r3
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	4313      	orrs	r3, r2
 800570a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	689a      	ldr	r2, [r3, #8]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2201      	movs	r2, #1
 8005726:	615a      	str	r2, [r3, #20]
}
 8005728:	46c0      	nop			; (mov r8, r8)
 800572a:	46bd      	mov	sp, r7
 800572c:	b004      	add	sp, #16
 800572e:	bd80      	pop	{r7, pc}
 8005730:	40000400 	.word	0x40000400
 8005734:	40010800 	.word	0x40010800
 8005738:	40011400 	.word	0x40011400
 800573c:	fffffcff 	.word	0xfffffcff

08005740 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b086      	sub	sp, #24
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a1b      	ldr	r3, [r3, #32]
 8005750:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6a1b      	ldr	r3, [r3, #32]
 8005756:	2201      	movs	r2, #1
 8005758:	4393      	bics	r3, r2
 800575a:	001a      	movs	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	22f0      	movs	r2, #240	; 0xf0
 800576a:	4393      	bics	r3, r2
 800576c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	011b      	lsls	r3, r3, #4
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	4313      	orrs	r3, r2
 8005776:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	220a      	movs	r2, #10
 800577c:	4393      	bics	r3, r2
 800577e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	4313      	orrs	r3, r2
 8005786:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	697a      	ldr	r2, [r7, #20]
 8005792:	621a      	str	r2, [r3, #32]
}
 8005794:	46c0      	nop			; (mov r8, r8)
 8005796:	46bd      	mov	sp, r7
 8005798:	b006      	add	sp, #24
 800579a:	bd80      	pop	{r7, pc}

0800579c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	2210      	movs	r2, #16
 80057ae:	4393      	bics	r3, r2
 80057b0:	001a      	movs	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	699b      	ldr	r3, [r3, #24]
 80057ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6a1b      	ldr	r3, [r3, #32]
 80057c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	4a0d      	ldr	r2, [pc, #52]	; (80057fc <TIM_TI2_ConfigInputStage+0x60>)
 80057c6:	4013      	ands	r3, r2
 80057c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	031b      	lsls	r3, r3, #12
 80057ce:	697a      	ldr	r2, [r7, #20]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	22a0      	movs	r2, #160	; 0xa0
 80057d8:	4393      	bics	r3, r2
 80057da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	011b      	lsls	r3, r3, #4
 80057e0:	693a      	ldr	r2, [r7, #16]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	621a      	str	r2, [r3, #32]
}
 80057f2:	46c0      	nop			; (mov r8, r8)
 80057f4:	46bd      	mov	sp, r7
 80057f6:	b006      	add	sp, #24
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	46c0      	nop			; (mov r8, r8)
 80057fc:	ffff0fff 	.word	0xffff0fff

08005800 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
 8005808:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2270      	movs	r2, #112	; 0x70
 8005814:	4393      	bics	r3, r2
 8005816:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005818:	683a      	ldr	r2, [r7, #0]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	4313      	orrs	r3, r2
 800581e:	2207      	movs	r2, #7
 8005820:	4313      	orrs	r3, r2
 8005822:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	609a      	str	r2, [r3, #8]
}
 800582a:	46c0      	nop			; (mov r8, r8)
 800582c:	46bd      	mov	sp, r7
 800582e:	b004      	add	sp, #16
 8005830:	bd80      	pop	{r7, pc}
	...

08005834 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b086      	sub	sp, #24
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
 8005840:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	4a09      	ldr	r2, [pc, #36]	; (8005870 <TIM_ETR_SetConfig+0x3c>)
 800584c:	4013      	ands	r3, r2
 800584e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	021a      	lsls	r2, r3, #8
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	431a      	orrs	r2, r3
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	4313      	orrs	r3, r2
 800585c:	697a      	ldr	r2, [r7, #20]
 800585e:	4313      	orrs	r3, r2
 8005860:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	609a      	str	r2, [r3, #8]
}
 8005868:	46c0      	nop			; (mov r8, r8)
 800586a:	46bd      	mov	sp, r7
 800586c:	b006      	add	sp, #24
 800586e:	bd80      	pop	{r7, pc}
 8005870:	ffff00ff 	.word	0xffff00ff

08005874 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2238      	movs	r2, #56	; 0x38
 8005882:	5c9b      	ldrb	r3, [r3, r2]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d101      	bne.n	800588c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005888:	2302      	movs	r3, #2
 800588a:	e032      	b.n	80058f2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2238      	movs	r2, #56	; 0x38
 8005890:	2101      	movs	r1, #1
 8005892:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2239      	movs	r2, #57	; 0x39
 8005898:	2102      	movs	r1, #2
 800589a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2270      	movs	r2, #112	; 0x70
 80058b0:	4393      	bics	r3, r2
 80058b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	2280      	movs	r2, #128	; 0x80
 80058c2:	4393      	bics	r3, r2
 80058c4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2239      	movs	r2, #57	; 0x39
 80058e4:	2101      	movs	r1, #1
 80058e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2238      	movs	r2, #56	; 0x38
 80058ec:	2100      	movs	r1, #0
 80058ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058f0:	2300      	movs	r3, #0
}
 80058f2:	0018      	movs	r0, r3
 80058f4:	46bd      	mov	sp, r7
 80058f6:	b004      	add	sp, #16
 80058f8:	bd80      	pop	{r7, pc}
	...

080058fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d101      	bne.n	800590e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e044      	b.n	8005998 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005912:	2b00      	cmp	r3, #0
 8005914:	d107      	bne.n	8005926 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2270      	movs	r2, #112	; 0x70
 800591a:	2100      	movs	r1, #0
 800591c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	0018      	movs	r0, r3
 8005922:	f7fe f8e1 	bl	8003ae8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2224      	movs	r2, #36	; 0x24
 800592a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	2101      	movs	r1, #1
 8005938:	438a      	bics	r2, r1
 800593a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	0018      	movs	r0, r3
 8005940:	f000 f830 	bl	80059a4 <UART_SetConfig>
 8005944:	0003      	movs	r3, r0
 8005946:	2b01      	cmp	r3, #1
 8005948:	d101      	bne.n	800594e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e024      	b.n	8005998 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005952:	2b00      	cmp	r3, #0
 8005954:	d003      	beq.n	800595e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	0018      	movs	r0, r3
 800595a:	f000 fb57 	bl	800600c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	490d      	ldr	r1, [pc, #52]	; (80059a0 <HAL_UART_Init+0xa4>)
 800596a:	400a      	ands	r2, r1
 800596c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	689a      	ldr	r2, [r3, #8]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	212a      	movs	r1, #42	; 0x2a
 800597a:	438a      	bics	r2, r1
 800597c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2101      	movs	r1, #1
 800598a:	430a      	orrs	r2, r1
 800598c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	0018      	movs	r0, r3
 8005992:	f000 fbef 	bl	8006174 <UART_CheckIdleState>
 8005996:	0003      	movs	r3, r0
}
 8005998:	0018      	movs	r0, r3
 800599a:	46bd      	mov	sp, r7
 800599c:	b002      	add	sp, #8
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	ffffb7ff 	.word	0xffffb7ff

080059a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059a4:	b5b0      	push	{r4, r5, r7, lr}
 80059a6:	b08e      	sub	sp, #56	; 0x38
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80059ac:	231b      	movs	r3, #27
 80059ae:	2218      	movs	r2, #24
 80059b0:	4694      	mov	ip, r2
 80059b2:	44bc      	add	ip, r7
 80059b4:	4463      	add	r3, ip
 80059b6:	2210      	movs	r2, #16
 80059b8:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 80059ba:	2300      	movs	r3, #0
 80059bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 80059be:	2313      	movs	r3, #19
 80059c0:	2218      	movs	r2, #24
 80059c2:	4694      	mov	ip, r2
 80059c4:	44bc      	add	ip, r7
 80059c6:	4463      	add	r3, ip
 80059c8:	2200      	movs	r2, #0
 80059ca:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80059cc:	2300      	movs	r3, #0
 80059ce:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	689a      	ldr	r2, [r3, #8]
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	431a      	orrs	r2, r3
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	431a      	orrs	r2, r3
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4aca      	ldr	r2, [pc, #808]	; (8005d18 <UART_SetConfig+0x374>)
 80059f0:	4013      	ands	r3, r2
 80059f2:	0019      	movs	r1, r3
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059fa:	430a      	orrs	r2, r1
 80059fc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	4ac5      	ldr	r2, [pc, #788]	; (8005d1c <UART_SetConfig+0x378>)
 8005a06:	4013      	ands	r3, r2
 8005a08:	0019      	movs	r1, r3
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	68da      	ldr	r2, [r3, #12]
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	430a      	orrs	r2, r1
 8005a14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4abf      	ldr	r2, [pc, #764]	; (8005d20 <UART_SetConfig+0x37c>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d004      	beq.n	8005a30 <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	4abb      	ldr	r2, [pc, #748]	; (8005d24 <UART_SetConfig+0x380>)
 8005a38:	4013      	ands	r3, r2
 8005a3a:	0019      	movs	r1, r3
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a42:	430a      	orrs	r2, r1
 8005a44:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4ab7      	ldr	r2, [pc, #732]	; (8005d28 <UART_SetConfig+0x384>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d134      	bne.n	8005aba <UART_SetConfig+0x116>
 8005a50:	4bb6      	ldr	r3, [pc, #728]	; (8005d2c <UART_SetConfig+0x388>)
 8005a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a54:	2203      	movs	r2, #3
 8005a56:	4013      	ands	r3, r2
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d015      	beq.n	8005a88 <UART_SetConfig+0xe4>
 8005a5c:	d304      	bcc.n	8005a68 <UART_SetConfig+0xc4>
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d00a      	beq.n	8005a78 <UART_SetConfig+0xd4>
 8005a62:	2b03      	cmp	r3, #3
 8005a64:	d018      	beq.n	8005a98 <UART_SetConfig+0xf4>
 8005a66:	e01f      	b.n	8005aa8 <UART_SetConfig+0x104>
 8005a68:	231b      	movs	r3, #27
 8005a6a:	2218      	movs	r2, #24
 8005a6c:	4694      	mov	ip, r2
 8005a6e:	44bc      	add	ip, r7
 8005a70:	4463      	add	r3, ip
 8005a72:	2201      	movs	r2, #1
 8005a74:	701a      	strb	r2, [r3, #0]
 8005a76:	e0c5      	b.n	8005c04 <UART_SetConfig+0x260>
 8005a78:	231b      	movs	r3, #27
 8005a7a:	2218      	movs	r2, #24
 8005a7c:	4694      	mov	ip, r2
 8005a7e:	44bc      	add	ip, r7
 8005a80:	4463      	add	r3, ip
 8005a82:	2202      	movs	r2, #2
 8005a84:	701a      	strb	r2, [r3, #0]
 8005a86:	e0bd      	b.n	8005c04 <UART_SetConfig+0x260>
 8005a88:	231b      	movs	r3, #27
 8005a8a:	2218      	movs	r2, #24
 8005a8c:	4694      	mov	ip, r2
 8005a8e:	44bc      	add	ip, r7
 8005a90:	4463      	add	r3, ip
 8005a92:	2204      	movs	r2, #4
 8005a94:	701a      	strb	r2, [r3, #0]
 8005a96:	e0b5      	b.n	8005c04 <UART_SetConfig+0x260>
 8005a98:	231b      	movs	r3, #27
 8005a9a:	2218      	movs	r2, #24
 8005a9c:	4694      	mov	ip, r2
 8005a9e:	44bc      	add	ip, r7
 8005aa0:	4463      	add	r3, ip
 8005aa2:	2208      	movs	r2, #8
 8005aa4:	701a      	strb	r2, [r3, #0]
 8005aa6:	e0ad      	b.n	8005c04 <UART_SetConfig+0x260>
 8005aa8:	231b      	movs	r3, #27
 8005aaa:	2218      	movs	r2, #24
 8005aac:	4694      	mov	ip, r2
 8005aae:	44bc      	add	ip, r7
 8005ab0:	4463      	add	r3, ip
 8005ab2:	2210      	movs	r2, #16
 8005ab4:	701a      	strb	r2, [r3, #0]
 8005ab6:	46c0      	nop			; (mov r8, r8)
 8005ab8:	e0a4      	b.n	8005c04 <UART_SetConfig+0x260>
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a9c      	ldr	r2, [pc, #624]	; (8005d30 <UART_SetConfig+0x38c>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d137      	bne.n	8005b34 <UART_SetConfig+0x190>
 8005ac4:	4b99      	ldr	r3, [pc, #612]	; (8005d2c <UART_SetConfig+0x388>)
 8005ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ac8:	220c      	movs	r2, #12
 8005aca:	4013      	ands	r3, r2
 8005acc:	2b04      	cmp	r3, #4
 8005ace:	d018      	beq.n	8005b02 <UART_SetConfig+0x15e>
 8005ad0:	d802      	bhi.n	8005ad8 <UART_SetConfig+0x134>
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d005      	beq.n	8005ae2 <UART_SetConfig+0x13e>
 8005ad6:	e024      	b.n	8005b22 <UART_SetConfig+0x17e>
 8005ad8:	2b08      	cmp	r3, #8
 8005ada:	d00a      	beq.n	8005af2 <UART_SetConfig+0x14e>
 8005adc:	2b0c      	cmp	r3, #12
 8005ade:	d018      	beq.n	8005b12 <UART_SetConfig+0x16e>
 8005ae0:	e01f      	b.n	8005b22 <UART_SetConfig+0x17e>
 8005ae2:	231b      	movs	r3, #27
 8005ae4:	2218      	movs	r2, #24
 8005ae6:	4694      	mov	ip, r2
 8005ae8:	44bc      	add	ip, r7
 8005aea:	4463      	add	r3, ip
 8005aec:	2200      	movs	r2, #0
 8005aee:	701a      	strb	r2, [r3, #0]
 8005af0:	e088      	b.n	8005c04 <UART_SetConfig+0x260>
 8005af2:	231b      	movs	r3, #27
 8005af4:	2218      	movs	r2, #24
 8005af6:	4694      	mov	ip, r2
 8005af8:	44bc      	add	ip, r7
 8005afa:	4463      	add	r3, ip
 8005afc:	2202      	movs	r2, #2
 8005afe:	701a      	strb	r2, [r3, #0]
 8005b00:	e080      	b.n	8005c04 <UART_SetConfig+0x260>
 8005b02:	231b      	movs	r3, #27
 8005b04:	2218      	movs	r2, #24
 8005b06:	4694      	mov	ip, r2
 8005b08:	44bc      	add	ip, r7
 8005b0a:	4463      	add	r3, ip
 8005b0c:	2204      	movs	r2, #4
 8005b0e:	701a      	strb	r2, [r3, #0]
 8005b10:	e078      	b.n	8005c04 <UART_SetConfig+0x260>
 8005b12:	231b      	movs	r3, #27
 8005b14:	2218      	movs	r2, #24
 8005b16:	4694      	mov	ip, r2
 8005b18:	44bc      	add	ip, r7
 8005b1a:	4463      	add	r3, ip
 8005b1c:	2208      	movs	r2, #8
 8005b1e:	701a      	strb	r2, [r3, #0]
 8005b20:	e070      	b.n	8005c04 <UART_SetConfig+0x260>
 8005b22:	231b      	movs	r3, #27
 8005b24:	2218      	movs	r2, #24
 8005b26:	4694      	mov	ip, r2
 8005b28:	44bc      	add	ip, r7
 8005b2a:	4463      	add	r3, ip
 8005b2c:	2210      	movs	r2, #16
 8005b2e:	701a      	strb	r2, [r3, #0]
 8005b30:	46c0      	nop			; (mov r8, r8)
 8005b32:	e067      	b.n	8005c04 <UART_SetConfig+0x260>
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a7e      	ldr	r2, [pc, #504]	; (8005d34 <UART_SetConfig+0x390>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d107      	bne.n	8005b4e <UART_SetConfig+0x1aa>
 8005b3e:	231b      	movs	r3, #27
 8005b40:	2218      	movs	r2, #24
 8005b42:	4694      	mov	ip, r2
 8005b44:	44bc      	add	ip, r7
 8005b46:	4463      	add	r3, ip
 8005b48:	2200      	movs	r2, #0
 8005b4a:	701a      	strb	r2, [r3, #0]
 8005b4c:	e05a      	b.n	8005c04 <UART_SetConfig+0x260>
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a79      	ldr	r2, [pc, #484]	; (8005d38 <UART_SetConfig+0x394>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d107      	bne.n	8005b68 <UART_SetConfig+0x1c4>
 8005b58:	231b      	movs	r3, #27
 8005b5a:	2218      	movs	r2, #24
 8005b5c:	4694      	mov	ip, r2
 8005b5e:	44bc      	add	ip, r7
 8005b60:	4463      	add	r3, ip
 8005b62:	2200      	movs	r2, #0
 8005b64:	701a      	strb	r2, [r3, #0]
 8005b66:	e04d      	b.n	8005c04 <UART_SetConfig+0x260>
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a6c      	ldr	r2, [pc, #432]	; (8005d20 <UART_SetConfig+0x37c>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d141      	bne.n	8005bf6 <UART_SetConfig+0x252>
 8005b72:	4b6e      	ldr	r3, [pc, #440]	; (8005d2c <UART_SetConfig+0x388>)
 8005b74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b76:	23c0      	movs	r3, #192	; 0xc0
 8005b78:	011b      	lsls	r3, r3, #4
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	2280      	movs	r2, #128	; 0x80
 8005b7e:	00d2      	lsls	r2, r2, #3
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d01f      	beq.n	8005bc4 <UART_SetConfig+0x220>
 8005b84:	2280      	movs	r2, #128	; 0x80
 8005b86:	00d2      	lsls	r2, r2, #3
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d802      	bhi.n	8005b92 <UART_SetConfig+0x1ee>
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d009      	beq.n	8005ba4 <UART_SetConfig+0x200>
 8005b90:	e028      	b.n	8005be4 <UART_SetConfig+0x240>
 8005b92:	2280      	movs	r2, #128	; 0x80
 8005b94:	0112      	lsls	r2, r2, #4
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00c      	beq.n	8005bb4 <UART_SetConfig+0x210>
 8005b9a:	22c0      	movs	r2, #192	; 0xc0
 8005b9c:	0112      	lsls	r2, r2, #4
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d018      	beq.n	8005bd4 <UART_SetConfig+0x230>
 8005ba2:	e01f      	b.n	8005be4 <UART_SetConfig+0x240>
 8005ba4:	231b      	movs	r3, #27
 8005ba6:	2218      	movs	r2, #24
 8005ba8:	4694      	mov	ip, r2
 8005baa:	44bc      	add	ip, r7
 8005bac:	4463      	add	r3, ip
 8005bae:	2200      	movs	r2, #0
 8005bb0:	701a      	strb	r2, [r3, #0]
 8005bb2:	e027      	b.n	8005c04 <UART_SetConfig+0x260>
 8005bb4:	231b      	movs	r3, #27
 8005bb6:	2218      	movs	r2, #24
 8005bb8:	4694      	mov	ip, r2
 8005bba:	44bc      	add	ip, r7
 8005bbc:	4463      	add	r3, ip
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	701a      	strb	r2, [r3, #0]
 8005bc2:	e01f      	b.n	8005c04 <UART_SetConfig+0x260>
 8005bc4:	231b      	movs	r3, #27
 8005bc6:	2218      	movs	r2, #24
 8005bc8:	4694      	mov	ip, r2
 8005bca:	44bc      	add	ip, r7
 8005bcc:	4463      	add	r3, ip
 8005bce:	2204      	movs	r2, #4
 8005bd0:	701a      	strb	r2, [r3, #0]
 8005bd2:	e017      	b.n	8005c04 <UART_SetConfig+0x260>
 8005bd4:	231b      	movs	r3, #27
 8005bd6:	2218      	movs	r2, #24
 8005bd8:	4694      	mov	ip, r2
 8005bda:	44bc      	add	ip, r7
 8005bdc:	4463      	add	r3, ip
 8005bde:	2208      	movs	r2, #8
 8005be0:	701a      	strb	r2, [r3, #0]
 8005be2:	e00f      	b.n	8005c04 <UART_SetConfig+0x260>
 8005be4:	231b      	movs	r3, #27
 8005be6:	2218      	movs	r2, #24
 8005be8:	4694      	mov	ip, r2
 8005bea:	44bc      	add	ip, r7
 8005bec:	4463      	add	r3, ip
 8005bee:	2210      	movs	r2, #16
 8005bf0:	701a      	strb	r2, [r3, #0]
 8005bf2:	46c0      	nop			; (mov r8, r8)
 8005bf4:	e006      	b.n	8005c04 <UART_SetConfig+0x260>
 8005bf6:	231b      	movs	r3, #27
 8005bf8:	2218      	movs	r2, #24
 8005bfa:	4694      	mov	ip, r2
 8005bfc:	44bc      	add	ip, r7
 8005bfe:	4463      	add	r3, ip
 8005c00:	2210      	movs	r2, #16
 8005c02:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a45      	ldr	r2, [pc, #276]	; (8005d20 <UART_SetConfig+0x37c>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d000      	beq.n	8005c10 <UART_SetConfig+0x26c>
 8005c0e:	e09d      	b.n	8005d4c <UART_SetConfig+0x3a8>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c10:	231b      	movs	r3, #27
 8005c12:	2218      	movs	r2, #24
 8005c14:	4694      	mov	ip, r2
 8005c16:	44bc      	add	ip, r7
 8005c18:	4463      	add	r3, ip
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d00d      	beq.n	8005c3c <UART_SetConfig+0x298>
 8005c20:	dc02      	bgt.n	8005c28 <UART_SetConfig+0x284>
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d005      	beq.n	8005c32 <UART_SetConfig+0x28e>
 8005c26:	e01d      	b.n	8005c64 <UART_SetConfig+0x2c0>
 8005c28:	2b04      	cmp	r3, #4
 8005c2a:	d012      	beq.n	8005c52 <UART_SetConfig+0x2ae>
 8005c2c:	2b08      	cmp	r3, #8
 8005c2e:	d015      	beq.n	8005c5c <UART_SetConfig+0x2b8>
 8005c30:	e018      	b.n	8005c64 <UART_SetConfig+0x2c0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005c32:	f7ff f949 	bl	8004ec8 <HAL_RCC_GetPCLK1Freq>
 8005c36:	0003      	movs	r3, r0
 8005c38:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c3a:	e01b      	b.n	8005c74 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c3c:	4b3b      	ldr	r3, [pc, #236]	; (8005d2c <UART_SetConfig+0x388>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2210      	movs	r2, #16
 8005c42:	4013      	ands	r3, r2
 8005c44:	d002      	beq.n	8005c4c <UART_SetConfig+0x2a8>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8005c46:	4b3d      	ldr	r3, [pc, #244]	; (8005d3c <UART_SetConfig+0x398>)
 8005c48:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 8005c4a:	e013      	b.n	8005c74 <UART_SetConfig+0x2d0>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005c4c:	4b3c      	ldr	r3, [pc, #240]	; (8005d40 <UART_SetConfig+0x39c>)
 8005c4e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c50:	e010      	b.n	8005c74 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8005c52:	f7ff f8ab 	bl	8004dac <HAL_RCC_GetSysClockFreq>
 8005c56:	0003      	movs	r3, r0
 8005c58:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c5a:	e00b      	b.n	8005c74 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005c5c:	2380      	movs	r3, #128	; 0x80
 8005c5e:	021b      	lsls	r3, r3, #8
 8005c60:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c62:	e007      	b.n	8005c74 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005c64:	2313      	movs	r3, #19
 8005c66:	2218      	movs	r2, #24
 8005c68:	4694      	mov	ip, r2
 8005c6a:	44bc      	add	ip, r7
 8005c6c:	4463      	add	r3, ip
 8005c6e:	2201      	movs	r2, #1
 8005c70:	701a      	strb	r2, [r3, #0]
        break;
 8005c72:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8005c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d100      	bne.n	8005c7c <UART_SetConfig+0x2d8>
 8005c7a:	e1a6      	b.n	8005fca <UART_SetConfig+0x626>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	685a      	ldr	r2, [r3, #4]
 8005c80:	0013      	movs	r3, r2
 8005c82:	005b      	lsls	r3, r3, #1
 8005c84:	189b      	adds	r3, r3, r2
 8005c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d305      	bcc.n	8005c98 <UART_SetConfig+0x2f4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005c92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d907      	bls.n	8005ca8 <UART_SetConfig+0x304>
      {
        ret = HAL_ERROR;
 8005c98:	2313      	movs	r3, #19
 8005c9a:	2218      	movs	r2, #24
 8005c9c:	4694      	mov	ip, r2
 8005c9e:	44bc      	add	ip, r7
 8005ca0:	4463      	add	r3, ip
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	701a      	strb	r2, [r3, #0]
 8005ca6:	e190      	b.n	8005fca <UART_SetConfig+0x626>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005caa:	613b      	str	r3, [r7, #16]
 8005cac:	2300      	movs	r3, #0
 8005cae:	617b      	str	r3, [r7, #20]
 8005cb0:	6939      	ldr	r1, [r7, #16]
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	000b      	movs	r3, r1
 8005cb6:	0e1b      	lsrs	r3, r3, #24
 8005cb8:	0010      	movs	r0, r2
 8005cba:	0205      	lsls	r5, r0, #8
 8005cbc:	431d      	orrs	r5, r3
 8005cbe:	000b      	movs	r3, r1
 8005cc0:	021c      	lsls	r4, r3, #8
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	085b      	lsrs	r3, r3, #1
 8005cc8:	60bb      	str	r3, [r7, #8]
 8005cca:	2300      	movs	r3, #0
 8005ccc:	60fb      	str	r3, [r7, #12]
 8005cce:	68b8      	ldr	r0, [r7, #8]
 8005cd0:	68f9      	ldr	r1, [r7, #12]
 8005cd2:	1900      	adds	r0, r0, r4
 8005cd4:	4169      	adcs	r1, r5
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	603b      	str	r3, [r7, #0]
 8005cdc:	2300      	movs	r3, #0
 8005cde:	607b      	str	r3, [r7, #4]
 8005ce0:	683a      	ldr	r2, [r7, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f7fa fbfe 	bl	80004e4 <__aeabi_uldivmod>
 8005ce8:	0003      	movs	r3, r0
 8005cea:	000c      	movs	r4, r1
 8005cec:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf0:	4a14      	ldr	r2, [pc, #80]	; (8005d44 <UART_SetConfig+0x3a0>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d908      	bls.n	8005d08 <UART_SetConfig+0x364>
 8005cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf8:	4a13      	ldr	r2, [pc, #76]	; (8005d48 <UART_SetConfig+0x3a4>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d804      	bhi.n	8005d08 <UART_SetConfig+0x364>
        {
          huart->Instance->BRR = usartdiv;
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d04:	60da      	str	r2, [r3, #12]
 8005d06:	e160      	b.n	8005fca <UART_SetConfig+0x626>
        }
        else
        {
          ret = HAL_ERROR;
 8005d08:	2313      	movs	r3, #19
 8005d0a:	2218      	movs	r2, #24
 8005d0c:	4694      	mov	ip, r2
 8005d0e:	44bc      	add	ip, r7
 8005d10:	4463      	add	r3, ip
 8005d12:	2201      	movs	r2, #1
 8005d14:	701a      	strb	r2, [r3, #0]
 8005d16:	e158      	b.n	8005fca <UART_SetConfig+0x626>
 8005d18:	efff69f3 	.word	0xefff69f3
 8005d1c:	ffffcfff 	.word	0xffffcfff
 8005d20:	40004800 	.word	0x40004800
 8005d24:	fffff4ff 	.word	0xfffff4ff
 8005d28:	40013800 	.word	0x40013800
 8005d2c:	40021000 	.word	0x40021000
 8005d30:	40004400 	.word	0x40004400
 8005d34:	40004c00 	.word	0x40004c00
 8005d38:	40005000 	.word	0x40005000
 8005d3c:	003d0900 	.word	0x003d0900
 8005d40:	00f42400 	.word	0x00f42400
 8005d44:	000002ff 	.word	0x000002ff
 8005d48:	000fffff 	.word	0x000fffff
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	69da      	ldr	r2, [r3, #28]
 8005d50:	2380      	movs	r3, #128	; 0x80
 8005d52:	021b      	lsls	r3, r3, #8
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d000      	beq.n	8005d5a <UART_SetConfig+0x3b6>
 8005d58:	e0a9      	b.n	8005eae <UART_SetConfig+0x50a>
  {
    switch (clocksource)
 8005d5a:	231b      	movs	r3, #27
 8005d5c:	2218      	movs	r2, #24
 8005d5e:	4694      	mov	ip, r2
 8005d60:	44bc      	add	ip, r7
 8005d62:	4463      	add	r3, ip
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	2b08      	cmp	r3, #8
 8005d68:	d86d      	bhi.n	8005e46 <UART_SetConfig+0x4a2>
 8005d6a:	009a      	lsls	r2, r3, #2
 8005d6c:	4b9f      	ldr	r3, [pc, #636]	; (8005fec <UART_SetConfig+0x648>)
 8005d6e:	18d3      	adds	r3, r2, r3
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005d74:	f7ff f8a8 	bl	8004ec8 <HAL_RCC_GetPCLK1Freq>
 8005d78:	0003      	movs	r3, r0
 8005d7a:	005a      	lsls	r2, r3, #1
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	085b      	lsrs	r3, r3, #1
 8005d82:	18d2      	adds	r2, r2, r3
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	0019      	movs	r1, r3
 8005d8a:	0010      	movs	r0, r2
 8005d8c:	f7fa f9bc 	bl	8000108 <__udivsi3>
 8005d90:	0003      	movs	r3, r0
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005d96:	e05e      	b.n	8005e56 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005d98:	f7ff f8ac 	bl	8004ef4 <HAL_RCC_GetPCLK2Freq>
 8005d9c:	0003      	movs	r3, r0
 8005d9e:	005a      	lsls	r2, r3, #1
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	085b      	lsrs	r3, r3, #1
 8005da6:	18d2      	adds	r2, r2, r3
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	0019      	movs	r1, r3
 8005dae:	0010      	movs	r0, r2
 8005db0:	f7fa f9aa 	bl	8000108 <__udivsi3>
 8005db4:	0003      	movs	r3, r0
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005dba:	e04c      	b.n	8005e56 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005dbc:	4b8c      	ldr	r3, [pc, #560]	; (8005ff0 <UART_SetConfig+0x64c>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2210      	movs	r2, #16
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	d00e      	beq.n	8005de4 <UART_SetConfig+0x440>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	085b      	lsrs	r3, r3, #1
 8005dcc:	4a89      	ldr	r2, [pc, #548]	; (8005ff4 <UART_SetConfig+0x650>)
 8005dce:	189a      	adds	r2, r3, r2
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	0019      	movs	r1, r3
 8005dd6:	0010      	movs	r0, r2
 8005dd8:	f7fa f996 	bl	8000108 <__udivsi3>
 8005ddc:	0003      	movs	r3, r0
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8005de2:	e038      	b.n	8005e56 <UART_SetConfig+0x4b2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	085b      	lsrs	r3, r3, #1
 8005dea:	4a83      	ldr	r2, [pc, #524]	; (8005ff8 <UART_SetConfig+0x654>)
 8005dec:	189a      	adds	r2, r3, r2
 8005dee:	69fb      	ldr	r3, [r7, #28]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	0019      	movs	r1, r3
 8005df4:	0010      	movs	r0, r2
 8005df6:	f7fa f987 	bl	8000108 <__udivsi3>
 8005dfa:	0003      	movs	r3, r0
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e00:	e029      	b.n	8005e56 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005e02:	f7fe ffd3 	bl	8004dac <HAL_RCC_GetSysClockFreq>
 8005e06:	0003      	movs	r3, r0
 8005e08:	005a      	lsls	r2, r3, #1
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	085b      	lsrs	r3, r3, #1
 8005e10:	18d2      	adds	r2, r2, r3
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	0019      	movs	r1, r3
 8005e18:	0010      	movs	r0, r2
 8005e1a:	f7fa f975 	bl	8000108 <__udivsi3>
 8005e1e:	0003      	movs	r3, r0
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e24:	e017      	b.n	8005e56 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	085b      	lsrs	r3, r3, #1
 8005e2c:	2280      	movs	r2, #128	; 0x80
 8005e2e:	0252      	lsls	r2, r2, #9
 8005e30:	189a      	adds	r2, r3, r2
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	0019      	movs	r1, r3
 8005e38:	0010      	movs	r0, r2
 8005e3a:	f7fa f965 	bl	8000108 <__udivsi3>
 8005e3e:	0003      	movs	r3, r0
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e44:	e007      	b.n	8005e56 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005e46:	2313      	movs	r3, #19
 8005e48:	2218      	movs	r2, #24
 8005e4a:	4694      	mov	ip, r2
 8005e4c:	44bc      	add	ip, r7
 8005e4e:	4463      	add	r3, ip
 8005e50:	2201      	movs	r2, #1
 8005e52:	701a      	strb	r2, [r3, #0]
        break;
 8005e54:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e58:	2b0f      	cmp	r3, #15
 8005e5a:	d920      	bls.n	8005e9e <UART_SetConfig+0x4fa>
 8005e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e5e:	4a67      	ldr	r2, [pc, #412]	; (8005ffc <UART_SetConfig+0x658>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d81c      	bhi.n	8005e9e <UART_SetConfig+0x4fa>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	200a      	movs	r0, #10
 8005e6a:	2418      	movs	r4, #24
 8005e6c:	193b      	adds	r3, r7, r4
 8005e6e:	181b      	adds	r3, r3, r0
 8005e70:	210f      	movs	r1, #15
 8005e72:	438a      	bics	r2, r1
 8005e74:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e78:	085b      	lsrs	r3, r3, #1
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	2207      	movs	r2, #7
 8005e7e:	4013      	ands	r3, r2
 8005e80:	b299      	uxth	r1, r3
 8005e82:	193b      	adds	r3, r7, r4
 8005e84:	181b      	adds	r3, r3, r0
 8005e86:	193a      	adds	r2, r7, r4
 8005e88:	1812      	adds	r2, r2, r0
 8005e8a:	8812      	ldrh	r2, [r2, #0]
 8005e8c:	430a      	orrs	r2, r1
 8005e8e:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8005e90:	69fb      	ldr	r3, [r7, #28]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	193a      	adds	r2, r7, r4
 8005e96:	1812      	adds	r2, r2, r0
 8005e98:	8812      	ldrh	r2, [r2, #0]
 8005e9a:	60da      	str	r2, [r3, #12]
 8005e9c:	e095      	b.n	8005fca <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 8005e9e:	2313      	movs	r3, #19
 8005ea0:	2218      	movs	r2, #24
 8005ea2:	4694      	mov	ip, r2
 8005ea4:	44bc      	add	ip, r7
 8005ea6:	4463      	add	r3, ip
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	701a      	strb	r2, [r3, #0]
 8005eac:	e08d      	b.n	8005fca <UART_SetConfig+0x626>
    }
  }
  else
  {
    switch (clocksource)
 8005eae:	231b      	movs	r3, #27
 8005eb0:	2218      	movs	r2, #24
 8005eb2:	4694      	mov	ip, r2
 8005eb4:	44bc      	add	ip, r7
 8005eb6:	4463      	add	r3, ip
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	2b08      	cmp	r3, #8
 8005ebc:	d86a      	bhi.n	8005f94 <UART_SetConfig+0x5f0>
 8005ebe:	009a      	lsls	r2, r3, #2
 8005ec0:	4b4f      	ldr	r3, [pc, #316]	; (8006000 <UART_SetConfig+0x65c>)
 8005ec2:	18d3      	adds	r3, r2, r3
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005ec8:	f7fe fffe 	bl	8004ec8 <HAL_RCC_GetPCLK1Freq>
 8005ecc:	0002      	movs	r2, r0
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	085b      	lsrs	r3, r3, #1
 8005ed4:	18d2      	adds	r2, r2, r3
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	0019      	movs	r1, r3
 8005edc:	0010      	movs	r0, r2
 8005ede:	f7fa f913 	bl	8000108 <__udivsi3>
 8005ee2:	0003      	movs	r3, r0
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005ee8:	e05c      	b.n	8005fa4 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005eea:	f7ff f803 	bl	8004ef4 <HAL_RCC_GetPCLK2Freq>
 8005eee:	0002      	movs	r2, r0
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	085b      	lsrs	r3, r3, #1
 8005ef6:	18d2      	adds	r2, r2, r3
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	0019      	movs	r1, r3
 8005efe:	0010      	movs	r0, r2
 8005f00:	f7fa f902 	bl	8000108 <__udivsi3>
 8005f04:	0003      	movs	r3, r0
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005f0a:	e04b      	b.n	8005fa4 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f0c:	4b38      	ldr	r3, [pc, #224]	; (8005ff0 <UART_SetConfig+0x64c>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2210      	movs	r2, #16
 8005f12:	4013      	ands	r3, r2
 8005f14:	d00e      	beq.n	8005f34 <UART_SetConfig+0x590>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	085b      	lsrs	r3, r3, #1
 8005f1c:	4a39      	ldr	r2, [pc, #228]	; (8006004 <UART_SetConfig+0x660>)
 8005f1e:	189a      	adds	r2, r3, r2
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	0019      	movs	r1, r3
 8005f26:	0010      	movs	r0, r2
 8005f28:	f7fa f8ee 	bl	8000108 <__udivsi3>
 8005f2c:	0003      	movs	r3, r0
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8005f32:	e037      	b.n	8005fa4 <UART_SetConfig+0x600>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	085b      	lsrs	r3, r3, #1
 8005f3a:	4a33      	ldr	r2, [pc, #204]	; (8006008 <UART_SetConfig+0x664>)
 8005f3c:	189a      	adds	r2, r3, r2
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	0019      	movs	r1, r3
 8005f44:	0010      	movs	r0, r2
 8005f46:	f7fa f8df 	bl	8000108 <__udivsi3>
 8005f4a:	0003      	movs	r3, r0
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005f50:	e028      	b.n	8005fa4 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005f52:	f7fe ff2b 	bl	8004dac <HAL_RCC_GetSysClockFreq>
 8005f56:	0002      	movs	r2, r0
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	085b      	lsrs	r3, r3, #1
 8005f5e:	18d2      	adds	r2, r2, r3
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	0019      	movs	r1, r3
 8005f66:	0010      	movs	r0, r2
 8005f68:	f7fa f8ce 	bl	8000108 <__udivsi3>
 8005f6c:	0003      	movs	r3, r0
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005f72:	e017      	b.n	8005fa4 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	085b      	lsrs	r3, r3, #1
 8005f7a:	2280      	movs	r2, #128	; 0x80
 8005f7c:	0212      	lsls	r2, r2, #8
 8005f7e:	189a      	adds	r2, r3, r2
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	0019      	movs	r1, r3
 8005f86:	0010      	movs	r0, r2
 8005f88:	f7fa f8be 	bl	8000108 <__udivsi3>
 8005f8c:	0003      	movs	r3, r0
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005f92:	e007      	b.n	8005fa4 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005f94:	2313      	movs	r3, #19
 8005f96:	2218      	movs	r2, #24
 8005f98:	4694      	mov	ip, r2
 8005f9a:	44bc      	add	ip, r7
 8005f9c:	4463      	add	r3, ip
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	701a      	strb	r2, [r3, #0]
        break;
 8005fa2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa6:	2b0f      	cmp	r3, #15
 8005fa8:	d908      	bls.n	8005fbc <UART_SetConfig+0x618>
 8005faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fac:	4a13      	ldr	r2, [pc, #76]	; (8005ffc <UART_SetConfig+0x658>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d804      	bhi.n	8005fbc <UART_SetConfig+0x618>
    {
      huart->Instance->BRR = usartdiv;
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fb8:	60da      	str	r2, [r3, #12]
 8005fba:	e006      	b.n	8005fca <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 8005fbc:	2313      	movs	r3, #19
 8005fbe:	2218      	movs	r2, #24
 8005fc0:	4694      	mov	ip, r2
 8005fc2:	44bc      	add	ip, r7
 8005fc4:	4463      	add	r3, ip
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005fd0:	69fb      	ldr	r3, [r7, #28]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005fd6:	2313      	movs	r3, #19
 8005fd8:	2218      	movs	r2, #24
 8005fda:	4694      	mov	ip, r2
 8005fdc:	44bc      	add	ip, r7
 8005fde:	4463      	add	r3, ip
 8005fe0:	781b      	ldrb	r3, [r3, #0]
}
 8005fe2:	0018      	movs	r0, r3
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	b00e      	add	sp, #56	; 0x38
 8005fe8:	bdb0      	pop	{r4, r5, r7, pc}
 8005fea:	46c0      	nop			; (mov r8, r8)
 8005fec:	080068a8 	.word	0x080068a8
 8005ff0:	40021000 	.word	0x40021000
 8005ff4:	007a1200 	.word	0x007a1200
 8005ff8:	01e84800 	.word	0x01e84800
 8005ffc:	0000ffff 	.word	0x0000ffff
 8006000:	080068cc 	.word	0x080068cc
 8006004:	003d0900 	.word	0x003d0900
 8006008:	00f42400 	.word	0x00f42400

0800600c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006018:	2201      	movs	r2, #1
 800601a:	4013      	ands	r3, r2
 800601c:	d00b      	beq.n	8006036 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	4a4a      	ldr	r2, [pc, #296]	; (8006150 <UART_AdvFeatureConfig+0x144>)
 8006026:	4013      	ands	r3, r2
 8006028:	0019      	movs	r1, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	430a      	orrs	r2, r1
 8006034:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603a:	2202      	movs	r2, #2
 800603c:	4013      	ands	r3, r2
 800603e:	d00b      	beq.n	8006058 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	4a43      	ldr	r2, [pc, #268]	; (8006154 <UART_AdvFeatureConfig+0x148>)
 8006048:	4013      	ands	r3, r2
 800604a:	0019      	movs	r1, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	430a      	orrs	r2, r1
 8006056:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605c:	2204      	movs	r2, #4
 800605e:	4013      	ands	r3, r2
 8006060:	d00b      	beq.n	800607a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	4a3b      	ldr	r2, [pc, #236]	; (8006158 <UART_AdvFeatureConfig+0x14c>)
 800606a:	4013      	ands	r3, r2
 800606c:	0019      	movs	r1, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	430a      	orrs	r2, r1
 8006078:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607e:	2208      	movs	r2, #8
 8006080:	4013      	ands	r3, r2
 8006082:	d00b      	beq.n	800609c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	4a34      	ldr	r2, [pc, #208]	; (800615c <UART_AdvFeatureConfig+0x150>)
 800608c:	4013      	ands	r3, r2
 800608e:	0019      	movs	r1, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	430a      	orrs	r2, r1
 800609a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a0:	2210      	movs	r2, #16
 80060a2:	4013      	ands	r3, r2
 80060a4:	d00b      	beq.n	80060be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	4a2c      	ldr	r2, [pc, #176]	; (8006160 <UART_AdvFeatureConfig+0x154>)
 80060ae:	4013      	ands	r3, r2
 80060b0:	0019      	movs	r1, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	430a      	orrs	r2, r1
 80060bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c2:	2220      	movs	r2, #32
 80060c4:	4013      	ands	r3, r2
 80060c6:	d00b      	beq.n	80060e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	4a25      	ldr	r2, [pc, #148]	; (8006164 <UART_AdvFeatureConfig+0x158>)
 80060d0:	4013      	ands	r3, r2
 80060d2:	0019      	movs	r1, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	430a      	orrs	r2, r1
 80060de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e4:	2240      	movs	r2, #64	; 0x40
 80060e6:	4013      	ands	r3, r2
 80060e8:	d01d      	beq.n	8006126 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	4a1d      	ldr	r2, [pc, #116]	; (8006168 <UART_AdvFeatureConfig+0x15c>)
 80060f2:	4013      	ands	r3, r2
 80060f4:	0019      	movs	r1, r3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	430a      	orrs	r2, r1
 8006100:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006106:	2380      	movs	r3, #128	; 0x80
 8006108:	035b      	lsls	r3, r3, #13
 800610a:	429a      	cmp	r2, r3
 800610c:	d10b      	bne.n	8006126 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	4a15      	ldr	r2, [pc, #84]	; (800616c <UART_AdvFeatureConfig+0x160>)
 8006116:	4013      	ands	r3, r2
 8006118:	0019      	movs	r1, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	430a      	orrs	r2, r1
 8006124:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612a:	2280      	movs	r2, #128	; 0x80
 800612c:	4013      	ands	r3, r2
 800612e:	d00b      	beq.n	8006148 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	4a0e      	ldr	r2, [pc, #56]	; (8006170 <UART_AdvFeatureConfig+0x164>)
 8006138:	4013      	ands	r3, r2
 800613a:	0019      	movs	r1, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	430a      	orrs	r2, r1
 8006146:	605a      	str	r2, [r3, #4]
  }
}
 8006148:	46c0      	nop			; (mov r8, r8)
 800614a:	46bd      	mov	sp, r7
 800614c:	b002      	add	sp, #8
 800614e:	bd80      	pop	{r7, pc}
 8006150:	fffdffff 	.word	0xfffdffff
 8006154:	fffeffff 	.word	0xfffeffff
 8006158:	fffbffff 	.word	0xfffbffff
 800615c:	ffff7fff 	.word	0xffff7fff
 8006160:	ffffefff 	.word	0xffffefff
 8006164:	ffffdfff 	.word	0xffffdfff
 8006168:	ffefffff 	.word	0xffefffff
 800616c:	ff9fffff 	.word	0xff9fffff
 8006170:	fff7ffff 	.word	0xfff7ffff

08006174 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b086      	sub	sp, #24
 8006178:	af02      	add	r7, sp, #8
 800617a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006182:	f7fd fe73 	bl	8003e6c <HAL_GetTick>
 8006186:	0003      	movs	r3, r0
 8006188:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2208      	movs	r2, #8
 8006192:	4013      	ands	r3, r2
 8006194:	2b08      	cmp	r3, #8
 8006196:	d10d      	bne.n	80061b4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	2380      	movs	r3, #128	; 0x80
 800619c:	0399      	lsls	r1, r3, #14
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	4b16      	ldr	r3, [pc, #88]	; (80061fc <UART_CheckIdleState+0x88>)
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	0013      	movs	r3, r2
 80061a6:	2200      	movs	r2, #0
 80061a8:	f000 f82a 	bl	8006200 <UART_WaitOnFlagUntilTimeout>
 80061ac:	1e03      	subs	r3, r0, #0
 80061ae:	d001      	beq.n	80061b4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e01f      	b.n	80061f4 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2204      	movs	r2, #4
 80061bc:	4013      	ands	r3, r2
 80061be:	2b04      	cmp	r3, #4
 80061c0:	d10d      	bne.n	80061de <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	2380      	movs	r3, #128	; 0x80
 80061c6:	03d9      	lsls	r1, r3, #15
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	4b0c      	ldr	r3, [pc, #48]	; (80061fc <UART_CheckIdleState+0x88>)
 80061cc:	9300      	str	r3, [sp, #0]
 80061ce:	0013      	movs	r3, r2
 80061d0:	2200      	movs	r2, #0
 80061d2:	f000 f815 	bl	8006200 <UART_WaitOnFlagUntilTimeout>
 80061d6:	1e03      	subs	r3, r0, #0
 80061d8:	d001      	beq.n	80061de <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e00a      	b.n	80061f4 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2220      	movs	r2, #32
 80061e2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2220      	movs	r2, #32
 80061e8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2270      	movs	r2, #112	; 0x70
 80061ee:	2100      	movs	r1, #0
 80061f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	0018      	movs	r0, r3
 80061f6:	46bd      	mov	sp, r7
 80061f8:	b004      	add	sp, #16
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	01ffffff 	.word	0x01ffffff

08006200 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	603b      	str	r3, [r7, #0]
 800620c:	1dfb      	adds	r3, r7, #7
 800620e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006210:	e029      	b.n	8006266 <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	3301      	adds	r3, #1
 8006216:	d026      	beq.n	8006266 <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006218:	f7fd fe28 	bl	8003e6c <HAL_GetTick>
 800621c:	0002      	movs	r2, r0
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	429a      	cmp	r2, r3
 8006226:	d302      	bcc.n	800622e <UART_WaitOnFlagUntilTimeout+0x2e>
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d11b      	bne.n	8006266 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4915      	ldr	r1, [pc, #84]	; (8006290 <UART_WaitOnFlagUntilTimeout+0x90>)
 800623a:	400a      	ands	r2, r1
 800623c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	689a      	ldr	r2, [r3, #8]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2101      	movs	r1, #1
 800624a:	438a      	bics	r2, r1
 800624c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2220      	movs	r2, #32
 8006252:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2220      	movs	r2, #32
 8006258:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2270      	movs	r2, #112	; 0x70
 800625e:	2100      	movs	r1, #0
 8006260:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e00f      	b.n	8006286 <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	68ba      	ldr	r2, [r7, #8]
 800626e:	4013      	ands	r3, r2
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	425a      	negs	r2, r3
 8006276:	4153      	adcs	r3, r2
 8006278:	b2db      	uxtb	r3, r3
 800627a:	001a      	movs	r2, r3
 800627c:	1dfb      	adds	r3, r7, #7
 800627e:	781b      	ldrb	r3, [r3, #0]
 8006280:	429a      	cmp	r2, r3
 8006282:	d0c6      	beq.n	8006212 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	0018      	movs	r0, r3
 8006288:	46bd      	mov	sp, r7
 800628a:	b004      	add	sp, #16
 800628c:	bd80      	pop	{r7, pc}
 800628e:	46c0      	nop			; (mov r8, r8)
 8006290:	fffffe5f 	.word	0xfffffe5f

08006294 <__errno>:
 8006294:	4b01      	ldr	r3, [pc, #4]	; (800629c <__errno+0x8>)
 8006296:	6818      	ldr	r0, [r3, #0]
 8006298:	4770      	bx	lr
 800629a:	46c0      	nop			; (mov r8, r8)
 800629c:	200000d0 	.word	0x200000d0

080062a0 <__libc_init_array>:
 80062a0:	b570      	push	{r4, r5, r6, lr}
 80062a2:	2600      	movs	r6, #0
 80062a4:	4d0c      	ldr	r5, [pc, #48]	; (80062d8 <__libc_init_array+0x38>)
 80062a6:	4c0d      	ldr	r4, [pc, #52]	; (80062dc <__libc_init_array+0x3c>)
 80062a8:	1b64      	subs	r4, r4, r5
 80062aa:	10a4      	asrs	r4, r4, #2
 80062ac:	42a6      	cmp	r6, r4
 80062ae:	d109      	bne.n	80062c4 <__libc_init_array+0x24>
 80062b0:	2600      	movs	r6, #0
 80062b2:	f000 fa5b 	bl	800676c <_init>
 80062b6:	4d0a      	ldr	r5, [pc, #40]	; (80062e0 <__libc_init_array+0x40>)
 80062b8:	4c0a      	ldr	r4, [pc, #40]	; (80062e4 <__libc_init_array+0x44>)
 80062ba:	1b64      	subs	r4, r4, r5
 80062bc:	10a4      	asrs	r4, r4, #2
 80062be:	42a6      	cmp	r6, r4
 80062c0:	d105      	bne.n	80062ce <__libc_init_array+0x2e>
 80062c2:	bd70      	pop	{r4, r5, r6, pc}
 80062c4:	00b3      	lsls	r3, r6, #2
 80062c6:	58eb      	ldr	r3, [r5, r3]
 80062c8:	4798      	blx	r3
 80062ca:	3601      	adds	r6, #1
 80062cc:	e7ee      	b.n	80062ac <__libc_init_array+0xc>
 80062ce:	00b3      	lsls	r3, r6, #2
 80062d0:	58eb      	ldr	r3, [r5, r3]
 80062d2:	4798      	blx	r3
 80062d4:	3601      	adds	r6, #1
 80062d6:	e7f2      	b.n	80062be <__libc_init_array+0x1e>
 80062d8:	080068fc 	.word	0x080068fc
 80062dc:	080068fc 	.word	0x080068fc
 80062e0:	080068fc 	.word	0x080068fc
 80062e4:	08006900 	.word	0x08006900

080062e8 <memset>:
 80062e8:	0003      	movs	r3, r0
 80062ea:	1812      	adds	r2, r2, r0
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d100      	bne.n	80062f2 <memset+0xa>
 80062f0:	4770      	bx	lr
 80062f2:	7019      	strb	r1, [r3, #0]
 80062f4:	3301      	adds	r3, #1
 80062f6:	e7f9      	b.n	80062ec <memset+0x4>

080062f8 <log>:
 80062f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062fa:	b08d      	sub	sp, #52	; 0x34
 80062fc:	0004      	movs	r4, r0
 80062fe:	000d      	movs	r5, r1
 8006300:	f000 f87a 	bl	80063f8 <__ieee754_log>
 8006304:	4b37      	ldr	r3, [pc, #220]	; (80063e4 <log+0xec>)
 8006306:	0006      	movs	r6, r0
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	000f      	movs	r7, r1
 800630c:	b25b      	sxtb	r3, r3
 800630e:	9301      	str	r3, [sp, #4]
 8006310:	3301      	adds	r3, #1
 8006312:	d063      	beq.n	80063dc <log+0xe4>
 8006314:	0022      	movs	r2, r4
 8006316:	002b      	movs	r3, r5
 8006318:	0020      	movs	r0, r4
 800631a:	0029      	movs	r1, r5
 800631c:	f7fc faaa 	bl	8002874 <__aeabi_dcmpun>
 8006320:	2800      	cmp	r0, #0
 8006322:	d15b      	bne.n	80063dc <log+0xe4>
 8006324:	2200      	movs	r2, #0
 8006326:	2300      	movs	r3, #0
 8006328:	0020      	movs	r0, r4
 800632a:	0029      	movs	r1, r5
 800632c:	f7fa f88c 	bl	8000448 <__aeabi_dcmpgt>
 8006330:	2800      	cmp	r0, #0
 8006332:	d153      	bne.n	80063dc <log+0xe4>
 8006334:	4b2c      	ldr	r3, [pc, #176]	; (80063e8 <log+0xf0>)
 8006336:	900a      	str	r0, [sp, #40]	; 0x28
 8006338:	9303      	str	r3, [sp, #12]
 800633a:	9b01      	ldr	r3, [sp, #4]
 800633c:	9404      	str	r4, [sp, #16]
 800633e:	9505      	str	r5, [sp, #20]
 8006340:	9406      	str	r4, [sp, #24]
 8006342:	9507      	str	r5, [sp, #28]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d116      	bne.n	8006376 <log+0x7e>
 8006348:	22e0      	movs	r2, #224	; 0xe0
 800634a:	4b28      	ldr	r3, [pc, #160]	; (80063ec <log+0xf4>)
 800634c:	0612      	lsls	r2, r2, #24
 800634e:	9208      	str	r2, [sp, #32]
 8006350:	9309      	str	r3, [sp, #36]	; 0x24
 8006352:	0020      	movs	r0, r4
 8006354:	2200      	movs	r2, #0
 8006356:	2300      	movs	r3, #0
 8006358:	0029      	movs	r1, r5
 800635a:	f7fa f85b 	bl	8000414 <__aeabi_dcmpeq>
 800635e:	2800      	cmp	r0, #0
 8006360:	d12a      	bne.n	80063b8 <log+0xc0>
 8006362:	2301      	movs	r3, #1
 8006364:	9302      	str	r3, [sp, #8]
 8006366:	9b01      	ldr	r3, [sp, #4]
 8006368:	2b02      	cmp	r3, #2
 800636a:	d11a      	bne.n	80063a2 <log+0xaa>
 800636c:	f7ff ff92 	bl	8006294 <__errno>
 8006370:	2321      	movs	r3, #33	; 0x21
 8006372:	6003      	str	r3, [r0, #0]
 8006374:	e01a      	b.n	80063ac <log+0xb4>
 8006376:	2200      	movs	r2, #0
 8006378:	4b1d      	ldr	r3, [pc, #116]	; (80063f0 <log+0xf8>)
 800637a:	0020      	movs	r0, r4
 800637c:	9208      	str	r2, [sp, #32]
 800637e:	9309      	str	r3, [sp, #36]	; 0x24
 8006380:	0029      	movs	r1, r5
 8006382:	2200      	movs	r2, #0
 8006384:	2300      	movs	r3, #0
 8006386:	f7fa f845 	bl	8000414 <__aeabi_dcmpeq>
 800638a:	2800      	cmp	r0, #0
 800638c:	d0e9      	beq.n	8006362 <log+0x6a>
 800638e:	2302      	movs	r3, #2
 8006390:	9302      	str	r3, [sp, #8]
 8006392:	9b01      	ldr	r3, [sp, #4]
 8006394:	2b02      	cmp	r3, #2
 8006396:	d111      	bne.n	80063bc <log+0xc4>
 8006398:	f7ff ff7c 	bl	8006294 <__errno>
 800639c:	2322      	movs	r3, #34	; 0x22
 800639e:	6003      	str	r3, [r0, #0]
 80063a0:	e011      	b.n	80063c6 <log+0xce>
 80063a2:	a802      	add	r0, sp, #8
 80063a4:	f000 f9da 	bl	800675c <matherr>
 80063a8:	2800      	cmp	r0, #0
 80063aa:	d0df      	beq.n	800636c <log+0x74>
 80063ac:	4811      	ldr	r0, [pc, #68]	; (80063f4 <log+0xfc>)
 80063ae:	f000 f9d7 	bl	8006760 <nan>
 80063b2:	9008      	str	r0, [sp, #32]
 80063b4:	9109      	str	r1, [sp, #36]	; 0x24
 80063b6:	e006      	b.n	80063c6 <log+0xce>
 80063b8:	2302      	movs	r3, #2
 80063ba:	9302      	str	r3, [sp, #8]
 80063bc:	a802      	add	r0, sp, #8
 80063be:	f000 f9cd 	bl	800675c <matherr>
 80063c2:	2800      	cmp	r0, #0
 80063c4:	d0e8      	beq.n	8006398 <log+0xa0>
 80063c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063c8:	9301      	str	r3, [sp, #4]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d004      	beq.n	80063d8 <log+0xe0>
 80063ce:	f7ff ff61 	bl	8006294 <__errno>
 80063d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063d4:	9301      	str	r3, [sp, #4]
 80063d6:	6003      	str	r3, [r0, #0]
 80063d8:	9e08      	ldr	r6, [sp, #32]
 80063da:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80063dc:	0030      	movs	r0, r6
 80063de:	0039      	movs	r1, r7
 80063e0:	b00d      	add	sp, #52	; 0x34
 80063e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063e4:	20000134 	.word	0x20000134
 80063e8:	080068f0 	.word	0x080068f0
 80063ec:	c7efffff 	.word	0xc7efffff
 80063f0:	fff00000 	.word	0xfff00000
 80063f4:	080068f3 	.word	0x080068f3

080063f8 <__ieee754_log>:
 80063f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063fa:	4bba      	ldr	r3, [pc, #744]	; (80066e4 <__ieee754_log+0x2ec>)
 80063fc:	b08d      	sub	sp, #52	; 0x34
 80063fe:	000e      	movs	r6, r1
 8006400:	4299      	cmp	r1, r3
 8006402:	dc23      	bgt.n	800644c <__ieee754_log+0x54>
 8006404:	004b      	lsls	r3, r1, #1
 8006406:	085b      	lsrs	r3, r3, #1
 8006408:	4303      	orrs	r3, r0
 800640a:	d107      	bne.n	800641c <__ieee754_log+0x24>
 800640c:	2200      	movs	r2, #0
 800640e:	2300      	movs	r3, #0
 8006410:	2000      	movs	r0, #0
 8006412:	49b5      	ldr	r1, [pc, #724]	; (80066e8 <__ieee754_log+0x2f0>)
 8006414:	f7fb f86a 	bl	80014ec <__aeabi_ddiv>
 8006418:	b00d      	add	sp, #52	; 0x34
 800641a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800641c:	2900      	cmp	r1, #0
 800641e:	da06      	bge.n	800642e <__ieee754_log+0x36>
 8006420:	0002      	movs	r2, r0
 8006422:	000b      	movs	r3, r1
 8006424:	f7fb fede 	bl	80021e4 <__aeabi_dsub>
 8006428:	2200      	movs	r2, #0
 800642a:	2300      	movs	r3, #0
 800642c:	e7f2      	b.n	8006414 <__ieee754_log+0x1c>
 800642e:	4baf      	ldr	r3, [pc, #700]	; (80066ec <__ieee754_log+0x2f4>)
 8006430:	2200      	movs	r2, #0
 8006432:	f7fb fc65 	bl	8001d00 <__aeabi_dmul>
 8006436:	2336      	movs	r3, #54	; 0x36
 8006438:	000e      	movs	r6, r1
 800643a:	425b      	negs	r3, r3
 800643c:	4aac      	ldr	r2, [pc, #688]	; (80066f0 <__ieee754_log+0x2f8>)
 800643e:	4296      	cmp	r6, r2
 8006440:	dd06      	ble.n	8006450 <__ieee754_log+0x58>
 8006442:	0002      	movs	r2, r0
 8006444:	000b      	movs	r3, r1
 8006446:	f7fa fd35 	bl	8000eb4 <__aeabi_dadd>
 800644a:	e7e5      	b.n	8006418 <__ieee754_log+0x20>
 800644c:	2300      	movs	r3, #0
 800644e:	e7f5      	b.n	800643c <__ieee754_log+0x44>
 8006450:	4ca8      	ldr	r4, [pc, #672]	; (80066f4 <__ieee754_log+0x2fc>)
 8006452:	1532      	asrs	r2, r6, #20
 8006454:	1912      	adds	r2, r2, r4
 8006456:	0336      	lsls	r6, r6, #12
 8006458:	4ca7      	ldr	r4, [pc, #668]	; (80066f8 <__ieee754_log+0x300>)
 800645a:	18d2      	adds	r2, r2, r3
 800645c:	0b33      	lsrs	r3, r6, #12
 800645e:	9302      	str	r3, [sp, #8]
 8006460:	191c      	adds	r4, r3, r4
 8006462:	2380      	movs	r3, #128	; 0x80
 8006464:	035b      	lsls	r3, r3, #13
 8006466:	4023      	ands	r3, r4
 8006468:	4ca4      	ldr	r4, [pc, #656]	; (80066fc <__ieee754_log+0x304>)
 800646a:	9d02      	ldr	r5, [sp, #8]
 800646c:	405c      	eors	r4, r3
 800646e:	151b      	asrs	r3, r3, #20
 8006470:	189b      	adds	r3, r3, r2
 8006472:	4325      	orrs	r5, r4
 8006474:	9300      	str	r3, [sp, #0]
 8006476:	2200      	movs	r2, #0
 8006478:	4ba0      	ldr	r3, [pc, #640]	; (80066fc <__ieee754_log+0x304>)
 800647a:	0029      	movs	r1, r5
 800647c:	f7fb feb2 	bl	80021e4 <__aeabi_dsub>
 8006480:	9b02      	ldr	r3, [sp, #8]
 8006482:	0006      	movs	r6, r0
 8006484:	3302      	adds	r3, #2
 8006486:	031b      	lsls	r3, r3, #12
 8006488:	000f      	movs	r7, r1
 800648a:	0b1b      	lsrs	r3, r3, #12
 800648c:	2200      	movs	r2, #0
 800648e:	2b02      	cmp	r3, #2
 8006490:	dc64      	bgt.n	800655c <__ieee754_log+0x164>
 8006492:	2300      	movs	r3, #0
 8006494:	f7f9 ffbe 	bl	8000414 <__aeabi_dcmpeq>
 8006498:	2800      	cmp	r0, #0
 800649a:	d019      	beq.n	80064d0 <__ieee754_log+0xd8>
 800649c:	9b00      	ldr	r3, [sp, #0]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d100      	bne.n	80064a4 <__ieee754_log+0xac>
 80064a2:	e11c      	b.n	80066de <__ieee754_log+0x2e6>
 80064a4:	0018      	movs	r0, r3
 80064a6:	f7fc fa37 	bl	8002918 <__aeabi_i2d>
 80064aa:	4a95      	ldr	r2, [pc, #596]	; (8006700 <__ieee754_log+0x308>)
 80064ac:	4b95      	ldr	r3, [pc, #596]	; (8006704 <__ieee754_log+0x30c>)
 80064ae:	0004      	movs	r4, r0
 80064b0:	000d      	movs	r5, r1
 80064b2:	f7fb fc25 	bl	8001d00 <__aeabi_dmul>
 80064b6:	4a94      	ldr	r2, [pc, #592]	; (8006708 <__ieee754_log+0x310>)
 80064b8:	0006      	movs	r6, r0
 80064ba:	000f      	movs	r7, r1
 80064bc:	4b93      	ldr	r3, [pc, #588]	; (800670c <__ieee754_log+0x314>)
 80064be:	0020      	movs	r0, r4
 80064c0:	0029      	movs	r1, r5
 80064c2:	f7fb fc1d 	bl	8001d00 <__aeabi_dmul>
 80064c6:	0002      	movs	r2, r0
 80064c8:	000b      	movs	r3, r1
 80064ca:	0030      	movs	r0, r6
 80064cc:	0039      	movs	r1, r7
 80064ce:	e7ba      	b.n	8006446 <__ieee754_log+0x4e>
 80064d0:	4a8f      	ldr	r2, [pc, #572]	; (8006710 <__ieee754_log+0x318>)
 80064d2:	4b90      	ldr	r3, [pc, #576]	; (8006714 <__ieee754_log+0x31c>)
 80064d4:	0030      	movs	r0, r6
 80064d6:	0039      	movs	r1, r7
 80064d8:	f7fb fc12 	bl	8001d00 <__aeabi_dmul>
 80064dc:	0002      	movs	r2, r0
 80064de:	000b      	movs	r3, r1
 80064e0:	2000      	movs	r0, #0
 80064e2:	498d      	ldr	r1, [pc, #564]	; (8006718 <__ieee754_log+0x320>)
 80064e4:	f7fb fe7e 	bl	80021e4 <__aeabi_dsub>
 80064e8:	0032      	movs	r2, r6
 80064ea:	0004      	movs	r4, r0
 80064ec:	000d      	movs	r5, r1
 80064ee:	003b      	movs	r3, r7
 80064f0:	0030      	movs	r0, r6
 80064f2:	0039      	movs	r1, r7
 80064f4:	f7fb fc04 	bl	8001d00 <__aeabi_dmul>
 80064f8:	000b      	movs	r3, r1
 80064fa:	0002      	movs	r2, r0
 80064fc:	0029      	movs	r1, r5
 80064fe:	0020      	movs	r0, r4
 8006500:	f7fb fbfe 	bl	8001d00 <__aeabi_dmul>
 8006504:	9b00      	ldr	r3, [sp, #0]
 8006506:	9002      	str	r0, [sp, #8]
 8006508:	9103      	str	r1, [sp, #12]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d106      	bne.n	800651c <__ieee754_log+0x124>
 800650e:	0002      	movs	r2, r0
 8006510:	000b      	movs	r3, r1
 8006512:	0030      	movs	r0, r6
 8006514:	0039      	movs	r1, r7
 8006516:	f7fb fe65 	bl	80021e4 <__aeabi_dsub>
 800651a:	e77d      	b.n	8006418 <__ieee754_log+0x20>
 800651c:	9800      	ldr	r0, [sp, #0]
 800651e:	f7fc f9fb 	bl	8002918 <__aeabi_i2d>
 8006522:	4a77      	ldr	r2, [pc, #476]	; (8006700 <__ieee754_log+0x308>)
 8006524:	4b77      	ldr	r3, [pc, #476]	; (8006704 <__ieee754_log+0x30c>)
 8006526:	0004      	movs	r4, r0
 8006528:	000d      	movs	r5, r1
 800652a:	f7fb fbe9 	bl	8001d00 <__aeabi_dmul>
 800652e:	4a76      	ldr	r2, [pc, #472]	; (8006708 <__ieee754_log+0x310>)
 8006530:	9000      	str	r0, [sp, #0]
 8006532:	9101      	str	r1, [sp, #4]
 8006534:	4b75      	ldr	r3, [pc, #468]	; (800670c <__ieee754_log+0x314>)
 8006536:	0020      	movs	r0, r4
 8006538:	0029      	movs	r1, r5
 800653a:	f7fb fbe1 	bl	8001d00 <__aeabi_dmul>
 800653e:	0002      	movs	r2, r0
 8006540:	000b      	movs	r3, r1
 8006542:	9802      	ldr	r0, [sp, #8]
 8006544:	9903      	ldr	r1, [sp, #12]
 8006546:	f7fb fe4d 	bl	80021e4 <__aeabi_dsub>
 800654a:	0032      	movs	r2, r6
 800654c:	003b      	movs	r3, r7
 800654e:	f7fb fe49 	bl	80021e4 <__aeabi_dsub>
 8006552:	0002      	movs	r2, r0
 8006554:	000b      	movs	r3, r1
 8006556:	9800      	ldr	r0, [sp, #0]
 8006558:	9901      	ldr	r1, [sp, #4]
 800655a:	e7dc      	b.n	8006516 <__ieee754_log+0x11e>
 800655c:	2380      	movs	r3, #128	; 0x80
 800655e:	05db      	lsls	r3, r3, #23
 8006560:	f7fa fca8 	bl	8000eb4 <__aeabi_dadd>
 8006564:	0002      	movs	r2, r0
 8006566:	000b      	movs	r3, r1
 8006568:	0030      	movs	r0, r6
 800656a:	0039      	movs	r1, r7
 800656c:	f7fa ffbe 	bl	80014ec <__aeabi_ddiv>
 8006570:	9004      	str	r0, [sp, #16]
 8006572:	9105      	str	r1, [sp, #20]
 8006574:	9800      	ldr	r0, [sp, #0]
 8006576:	f7fc f9cf 	bl	8002918 <__aeabi_i2d>
 800657a:	9a04      	ldr	r2, [sp, #16]
 800657c:	9b05      	ldr	r3, [sp, #20]
 800657e:	9006      	str	r0, [sp, #24]
 8006580:	9107      	str	r1, [sp, #28]
 8006582:	0010      	movs	r0, r2
 8006584:	0019      	movs	r1, r3
 8006586:	f7fb fbbb 	bl	8001d00 <__aeabi_dmul>
 800658a:	4a64      	ldr	r2, [pc, #400]	; (800671c <__ieee754_log+0x324>)
 800658c:	9b02      	ldr	r3, [sp, #8]
 800658e:	4694      	mov	ip, r2
 8006590:	4463      	add	r3, ip
 8006592:	930b      	str	r3, [sp, #44]	; 0x2c
 8006594:	0002      	movs	r2, r0
 8006596:	000b      	movs	r3, r1
 8006598:	9008      	str	r0, [sp, #32]
 800659a:	9109      	str	r1, [sp, #36]	; 0x24
 800659c:	f7fb fbb0 	bl	8001d00 <__aeabi_dmul>
 80065a0:	0004      	movs	r4, r0
 80065a2:	000d      	movs	r5, r1
 80065a4:	4a5e      	ldr	r2, [pc, #376]	; (8006720 <__ieee754_log+0x328>)
 80065a6:	4b5f      	ldr	r3, [pc, #380]	; (8006724 <__ieee754_log+0x32c>)
 80065a8:	f7fb fbaa 	bl	8001d00 <__aeabi_dmul>
 80065ac:	4a5e      	ldr	r2, [pc, #376]	; (8006728 <__ieee754_log+0x330>)
 80065ae:	4b5f      	ldr	r3, [pc, #380]	; (800672c <__ieee754_log+0x334>)
 80065b0:	f7fa fc80 	bl	8000eb4 <__aeabi_dadd>
 80065b4:	0022      	movs	r2, r4
 80065b6:	002b      	movs	r3, r5
 80065b8:	f7fb fba2 	bl	8001d00 <__aeabi_dmul>
 80065bc:	4a5c      	ldr	r2, [pc, #368]	; (8006730 <__ieee754_log+0x338>)
 80065be:	4b5d      	ldr	r3, [pc, #372]	; (8006734 <__ieee754_log+0x33c>)
 80065c0:	f7fa fc78 	bl	8000eb4 <__aeabi_dadd>
 80065c4:	0022      	movs	r2, r4
 80065c6:	002b      	movs	r3, r5
 80065c8:	f7fb fb9a 	bl	8001d00 <__aeabi_dmul>
 80065cc:	4a5a      	ldr	r2, [pc, #360]	; (8006738 <__ieee754_log+0x340>)
 80065ce:	4b5b      	ldr	r3, [pc, #364]	; (800673c <__ieee754_log+0x344>)
 80065d0:	f7fa fc70 	bl	8000eb4 <__aeabi_dadd>
 80065d4:	9a08      	ldr	r2, [sp, #32]
 80065d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065d8:	f7fb fb92 	bl	8001d00 <__aeabi_dmul>
 80065dc:	4a58      	ldr	r2, [pc, #352]	; (8006740 <__ieee754_log+0x348>)
 80065de:	9008      	str	r0, [sp, #32]
 80065e0:	9109      	str	r1, [sp, #36]	; 0x24
 80065e2:	4b58      	ldr	r3, [pc, #352]	; (8006744 <__ieee754_log+0x34c>)
 80065e4:	0020      	movs	r0, r4
 80065e6:	0029      	movs	r1, r5
 80065e8:	f7fb fb8a 	bl	8001d00 <__aeabi_dmul>
 80065ec:	4a56      	ldr	r2, [pc, #344]	; (8006748 <__ieee754_log+0x350>)
 80065ee:	4b57      	ldr	r3, [pc, #348]	; (800674c <__ieee754_log+0x354>)
 80065f0:	f7fa fc60 	bl	8000eb4 <__aeabi_dadd>
 80065f4:	0022      	movs	r2, r4
 80065f6:	002b      	movs	r3, r5
 80065f8:	f7fb fb82 	bl	8001d00 <__aeabi_dmul>
 80065fc:	4a54      	ldr	r2, [pc, #336]	; (8006750 <__ieee754_log+0x358>)
 80065fe:	4b55      	ldr	r3, [pc, #340]	; (8006754 <__ieee754_log+0x35c>)
 8006600:	f7fa fc58 	bl	8000eb4 <__aeabi_dadd>
 8006604:	0022      	movs	r2, r4
 8006606:	002b      	movs	r3, r5
 8006608:	f7fb fb7a 	bl	8001d00 <__aeabi_dmul>
 800660c:	0002      	movs	r2, r0
 800660e:	000b      	movs	r3, r1
 8006610:	9808      	ldr	r0, [sp, #32]
 8006612:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006614:	f7fa fc4e 	bl	8000eb4 <__aeabi_dadd>
 8006618:	9a02      	ldr	r2, [sp, #8]
 800661a:	4b4f      	ldr	r3, [pc, #316]	; (8006758 <__ieee754_log+0x360>)
 800661c:	0004      	movs	r4, r0
 800661e:	1a9b      	subs	r3, r3, r2
 8006620:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006622:	000d      	movs	r5, r1
 8006624:	4313      	orrs	r3, r2
 8006626:	2b00      	cmp	r3, #0
 8006628:	dd34      	ble.n	8006694 <__ieee754_log+0x29c>
 800662a:	2200      	movs	r2, #0
 800662c:	4b3a      	ldr	r3, [pc, #232]	; (8006718 <__ieee754_log+0x320>)
 800662e:	0030      	movs	r0, r6
 8006630:	0039      	movs	r1, r7
 8006632:	f7fb fb65 	bl	8001d00 <__aeabi_dmul>
 8006636:	0032      	movs	r2, r6
 8006638:	003b      	movs	r3, r7
 800663a:	f7fb fb61 	bl	8001d00 <__aeabi_dmul>
 800663e:	9002      	str	r0, [sp, #8]
 8006640:	9103      	str	r1, [sp, #12]
 8006642:	0002      	movs	r2, r0
 8006644:	000b      	movs	r3, r1
 8006646:	0020      	movs	r0, r4
 8006648:	0029      	movs	r1, r5
 800664a:	f7fa fc33 	bl	8000eb4 <__aeabi_dadd>
 800664e:	9a04      	ldr	r2, [sp, #16]
 8006650:	9b05      	ldr	r3, [sp, #20]
 8006652:	f7fb fb55 	bl	8001d00 <__aeabi_dmul>
 8006656:	9b00      	ldr	r3, [sp, #0]
 8006658:	0004      	movs	r4, r0
 800665a:	000d      	movs	r5, r1
 800665c:	2b00      	cmp	r3, #0
 800665e:	d106      	bne.n	800666e <__ieee754_log+0x276>
 8006660:	0002      	movs	r2, r0
 8006662:	000b      	movs	r3, r1
 8006664:	9802      	ldr	r0, [sp, #8]
 8006666:	9903      	ldr	r1, [sp, #12]
 8006668:	f7fb fdbc 	bl	80021e4 <__aeabi_dsub>
 800666c:	e74f      	b.n	800650e <__ieee754_log+0x116>
 800666e:	4a24      	ldr	r2, [pc, #144]	; (8006700 <__ieee754_log+0x308>)
 8006670:	4b24      	ldr	r3, [pc, #144]	; (8006704 <__ieee754_log+0x30c>)
 8006672:	9806      	ldr	r0, [sp, #24]
 8006674:	9907      	ldr	r1, [sp, #28]
 8006676:	f7fb fb43 	bl	8001d00 <__aeabi_dmul>
 800667a:	4a23      	ldr	r2, [pc, #140]	; (8006708 <__ieee754_log+0x310>)
 800667c:	9000      	str	r0, [sp, #0]
 800667e:	9101      	str	r1, [sp, #4]
 8006680:	9806      	ldr	r0, [sp, #24]
 8006682:	9907      	ldr	r1, [sp, #28]
 8006684:	4b21      	ldr	r3, [pc, #132]	; (800670c <__ieee754_log+0x314>)
 8006686:	f7fb fb3b 	bl	8001d00 <__aeabi_dmul>
 800668a:	0022      	movs	r2, r4
 800668c:	002b      	movs	r3, r5
 800668e:	f7fa fc11 	bl	8000eb4 <__aeabi_dadd>
 8006692:	e754      	b.n	800653e <__ieee754_log+0x146>
 8006694:	0002      	movs	r2, r0
 8006696:	000b      	movs	r3, r1
 8006698:	0030      	movs	r0, r6
 800669a:	0039      	movs	r1, r7
 800669c:	f7fb fda2 	bl	80021e4 <__aeabi_dsub>
 80066a0:	9a04      	ldr	r2, [sp, #16]
 80066a2:	9b05      	ldr	r3, [sp, #20]
 80066a4:	f7fb fb2c 	bl	8001d00 <__aeabi_dmul>
 80066a8:	9b00      	ldr	r3, [sp, #0]
 80066aa:	0004      	movs	r4, r0
 80066ac:	000d      	movs	r5, r1
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d102      	bne.n	80066b8 <__ieee754_log+0x2c0>
 80066b2:	0002      	movs	r2, r0
 80066b4:	000b      	movs	r3, r1
 80066b6:	e72c      	b.n	8006512 <__ieee754_log+0x11a>
 80066b8:	4a11      	ldr	r2, [pc, #68]	; (8006700 <__ieee754_log+0x308>)
 80066ba:	4b12      	ldr	r3, [pc, #72]	; (8006704 <__ieee754_log+0x30c>)
 80066bc:	9806      	ldr	r0, [sp, #24]
 80066be:	9907      	ldr	r1, [sp, #28]
 80066c0:	f7fb fb1e 	bl	8001d00 <__aeabi_dmul>
 80066c4:	4a10      	ldr	r2, [pc, #64]	; (8006708 <__ieee754_log+0x310>)
 80066c6:	9000      	str	r0, [sp, #0]
 80066c8:	9101      	str	r1, [sp, #4]
 80066ca:	9806      	ldr	r0, [sp, #24]
 80066cc:	9907      	ldr	r1, [sp, #28]
 80066ce:	4b0f      	ldr	r3, [pc, #60]	; (800670c <__ieee754_log+0x314>)
 80066d0:	f7fb fb16 	bl	8001d00 <__aeabi_dmul>
 80066d4:	0002      	movs	r2, r0
 80066d6:	000b      	movs	r3, r1
 80066d8:	0020      	movs	r0, r4
 80066da:	0029      	movs	r1, r5
 80066dc:	e733      	b.n	8006546 <__ieee754_log+0x14e>
 80066de:	2000      	movs	r0, #0
 80066e0:	2100      	movs	r1, #0
 80066e2:	e699      	b.n	8006418 <__ieee754_log+0x20>
 80066e4:	000fffff 	.word	0x000fffff
 80066e8:	c3500000 	.word	0xc3500000
 80066ec:	43500000 	.word	0x43500000
 80066f0:	7fefffff 	.word	0x7fefffff
 80066f4:	fffffc01 	.word	0xfffffc01
 80066f8:	00095f64 	.word	0x00095f64
 80066fc:	3ff00000 	.word	0x3ff00000
 8006700:	fee00000 	.word	0xfee00000
 8006704:	3fe62e42 	.word	0x3fe62e42
 8006708:	35793c76 	.word	0x35793c76
 800670c:	3dea39ef 	.word	0x3dea39ef
 8006710:	55555555 	.word	0x55555555
 8006714:	3fd55555 	.word	0x3fd55555
 8006718:	3fe00000 	.word	0x3fe00000
 800671c:	fff9eb86 	.word	0xfff9eb86
 8006720:	df3e5244 	.word	0xdf3e5244
 8006724:	3fc2f112 	.word	0x3fc2f112
 8006728:	96cb03de 	.word	0x96cb03de
 800672c:	3fc74664 	.word	0x3fc74664
 8006730:	94229359 	.word	0x94229359
 8006734:	3fd24924 	.word	0x3fd24924
 8006738:	55555593 	.word	0x55555593
 800673c:	3fe55555 	.word	0x3fe55555
 8006740:	d078c69f 	.word	0xd078c69f
 8006744:	3fc39a09 	.word	0x3fc39a09
 8006748:	1d8e78af 	.word	0x1d8e78af
 800674c:	3fcc71c5 	.word	0x3fcc71c5
 8006750:	9997fa04 	.word	0x9997fa04
 8006754:	3fd99999 	.word	0x3fd99999
 8006758:	0006b851 	.word	0x0006b851

0800675c <matherr>:
 800675c:	2000      	movs	r0, #0
 800675e:	4770      	bx	lr

08006760 <nan>:
 8006760:	2000      	movs	r0, #0
 8006762:	4901      	ldr	r1, [pc, #4]	; (8006768 <nan+0x8>)
 8006764:	4770      	bx	lr
 8006766:	46c0      	nop			; (mov r8, r8)
 8006768:	7ff80000 	.word	0x7ff80000

0800676c <_init>:
 800676c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676e:	46c0      	nop			; (mov r8, r8)
 8006770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006772:	bc08      	pop	{r3}
 8006774:	469e      	mov	lr, r3
 8006776:	4770      	bx	lr

08006778 <_fini>:
 8006778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800677a:	46c0      	nop			; (mov r8, r8)
 800677c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800677e:	bc08      	pop	{r3}
 8006780:	469e      	mov	lr, r3
 8006782:	4770      	bx	lr
