/home/matteo/git/tutoring_hkn/vhdl_material/sequential/tb/sync_cnt_tb.vhd {1 {vcom -work work -2002 -explicit /home/matteo/git/tutoring_hkn/vhdl_material/sequential/tb/sync_cnt_tb.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sync_cnt_tb
-- Compiling architecture beh of sync_cnt_tb

} {} {}} /home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt.vhd {1 {vcom -work work -2002 -explicit /home/matteo/git/tutoring_hkn/vhdl_material/sequential/src/sync_cnt.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity sync_cnt
-- Compiling architecture behaviour of sync_cnt

} {} {}}
