### Useful Repos and Links
[TRNG for salt generation in Verilog](https://github.com/secworks/trng)  
[AES for C RegFile](https://github.com/kokke/tiny-AES-c)  
[AES in Verilog](https://medium.com/@imgouravsaini/aes-algorithm-and-its-hardware-implementation-on-fpga-a-step-by-step-guide-2bef178db736)  