==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file 'Z:/Documents/workspace/zysh101/src/hls/nco.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:02:35 . Memory (MB): peak = 144.473 ; gain = 94.953
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:02:36 . Memory (MB): peak = 144.473 ; gain = 94.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:02:37 . Memory (MB): peak = 162.898 ; gain = 113.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:38 . Memory (MB): peak = 162.898 ; gain = 113.379
INFO: [XFORM 203-1101] Packing variable 'phasein.V' (Z:/Documents/workspace/zysh101/src/hls/nco.cpp:7) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'dataout.V' (Z:/Documents/workspace/zysh101/src/hls/nco.cpp:7) into a 32-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:38 . Memory (MB): peak = 184.273 ; gain = 134.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:39 . Memory (MB): peak = 189.297 ; gain = 139.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nco' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'nco' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 141.547 seconds; current allocated memory: 135.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 135.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nco' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nco/phasein_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nco/dataout_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nco/params_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nco' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'nco/params_V_Addr_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nco/params_V_Addr_A' to 0.
WARNING: [RTGEN 206-101] Port 'nco/params_V_EN_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nco/params_V_EN_A' to 0.
WARNING: [RTGEN 206-101] Port 'nco/params_V_WEN_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nco/params_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Port 'nco/params_V_Din_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nco/params_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Port 'nco/params_V_Dout_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nco/params_V_Clk_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nco/params_V_Rst_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nco'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 136.030 MB.
INFO: [RTMG 210-279] Implementing memory 'nco_sinarray_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:02:39 . Memory (MB): peak = 189.297 ; gain = 139.777
INFO: [SYSC 207-301] Generating SystemC RTL for nco.
INFO: [VHDL 208-304] Generating VHDL RTL for nco.
INFO: [VLOG 209-307] Generating Verilog RTL for nco.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
INFO: [HLS 200-10] Creating and opening project 'Z:/Documents/workspace/zysh101/src/tcl/devnulldata'.
INFO: [HLS 200-10] Adding design file 'Z:/Documents/workspace/zysh101/src/hls/typedef.h' to the project
INFO: [HLS 200-10] Adding design file 'Z:/Documents/workspace/zysh101/src/hls/define.h' to the project
INFO: [HLS 200-10] Adding design file 'Z:/Documents/workspace/zysh101/src/hls/devnull.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'Z:/Documents/workspace/zysh101/src/tcl/devnulldata/zybe'.
