
*** Running vivado
    with args -log caravel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source caravel.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source caravel.tcl -notrace
Command: link_design -top caravel -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1629.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/SoC/SoC_lab/caravel-soc_fpga-lab-main/lab-wlos_baseline/project_1/project_1.srcs/constrs_1/new/constraints1.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/SoC/SoC_lab/caravel-soc_fpga-lab-main/lab-wlos_baseline/project_1/project_1.srcs/constrs_1/new/constraints1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1629.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1629.504 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1629.504 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f02b1652

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1886.535 ; gain = 257.031

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_2 into driver instance gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_bidir_2[0]/mprj_io_IOBUF[35]_inst_i_2 into driver instance gpio_control_bidir_2[0]/mprj_io_IOBUF[35]_inst_i_6, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_bidir_2[1]/mprj_io_IOBUF[36]_inst_i_2 into driver instance gpio_control_bidir_2[1]/mprj_io_IOBUF[36]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_bidir_2[2]/mprj_io_IOBUF[37]_inst_i_2 into driver instance gpio_control_bidir_2[2]/mprj_io_IOBUF[37]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[0]/mprj_io_IOBUF[8]_inst_i_2 into driver instance gpio_control_in_1[0]/mprj_io_IOBUF[8]_inst_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_2 into driver instance gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[1]/mprj_io_IOBUF[9]_inst_i_2 into driver instance gpio_control_in_1[1]/mprj_io_IOBUF[9]_inst_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[2]/mprj_io_IOBUF[10]_inst_i_2 into driver instance gpio_control_in_1[2]/mprj_io_IOBUF[10]_inst_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_2 into driver instance gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_2 into driver instance gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_2 into driver instance gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[6]/mprj_io_IOBUF[14]_inst_i_2 into driver instance gpio_control_in_1[6]/mprj_io_IOBUF[14]_inst_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[7]/mprj_io_IOBUF[15]_inst_i_2 into driver instance gpio_control_in_1[7]/mprj_io_IOBUF[15]_inst_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_2 into driver instance gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_2 into driver instance gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1a[0]/mprj_io_IOBUF[2]_inst_i_2 into driver instance gpio_control_in_1a[0]/mprj_io_IOBUF[2]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1a[1]/mprj_io_IOBUF[3]_inst_i_2 into driver instance gpio_control_in_1a[1]/mprj_io_IOBUF[3]_inst_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1a[2]/mprj_io_IOBUF[4]_inst_i_2 into driver instance gpio_control_in_1a[2]/mprj_io_IOBUF[4]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1a[3]/mprj_io_IOBUF[5]_inst_i_2 into driver instance gpio_control_in_1a[3]/mprj_io_IOBUF[5]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1a[4]/mprj_io_IOBUF[6]_inst_i_2 into driver instance gpio_control_in_1a[4]/mprj_io_IOBUF[6]_inst_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_1a[5]/mprj_io_IOBUF[7]_inst_i_2 into driver instance gpio_control_in_1a[5]/mprj_io_IOBUF[7]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_2 into driver instance gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[10]/mprj_io_IOBUF[29]_inst_i_2 into driver instance gpio_control_in_2[10]/mprj_io_IOBUF[29]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[11]/mprj_io_IOBUF[30]_inst_i_2 into driver instance gpio_control_in_2[11]/mprj_io_IOBUF[30]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[12]/mprj_io_IOBUF[31]_inst_i_2 into driver instance gpio_control_in_2[12]/mprj_io_IOBUF[31]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[13]/mprj_io_IOBUF[32]_inst_i_2 into driver instance gpio_control_in_2[13]/mprj_io_IOBUF[32]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[14]/mprj_io_IOBUF[33]_inst_i_2 into driver instance gpio_control_in_2[14]/mprj_io_IOBUF[33]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[15]/mprj_io_IOBUF[34]_inst_i_2 into driver instance gpio_control_in_2[15]/mprj_io_IOBUF[34]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[1]/mprj_io_IOBUF[20]_inst_i_2 into driver instance gpio_control_in_2[1]/mprj_io_IOBUF[20]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[2]/mprj_io_IOBUF[21]_inst_i_2 into driver instance gpio_control_in_2[2]/mprj_io_IOBUF[21]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[3]/mprj_io_IOBUF[22]_inst_i_2 into driver instance gpio_control_in_2[3]/mprj_io_IOBUF[22]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[4]/mprj_io_IOBUF[23]_inst_i_2 into driver instance gpio_control_in_2[4]/mprj_io_IOBUF[23]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[5]/mprj_io_IOBUF[24]_inst_i_2 into driver instance gpio_control_in_2[5]/mprj_io_IOBUF[24]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[6]/mprj_io_IOBUF[25]_inst_i_2 into driver instance gpio_control_in_2[6]/mprj_io_IOBUF[25]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[7]/mprj_io_IOBUF[26]_inst_i_2 into driver instance gpio_control_in_2[7]/mprj_io_IOBUF[26]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[8]/mprj_io_IOBUF[27]_inst_i_2 into driver instance gpio_control_in_2[8]/mprj_io_IOBUF[27]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter gpio_control_in_2[9]/mprj_io_IOBUF[28]_inst_i_2 into driver instance gpio_control_in_2[9]/mprj_io_IOBUF[28]_inst_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter housekeeping/hkspi/flash_io0_OBUFT_inst_i_2 into driver instance housekeeping/hkspi/flash_io0_OBUFT_inst_i_3, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter housekeeping/hkspi/mprj_io_IOBUF[1]_inst_i_2 into driver instance housekeeping/hkspi/mprj_io_IOBUF[1]_inst_i_7, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM128/memory_to_writeBack_MEMORY_READ_DATA[3]_i_1 into driver instance soc/core/RAM128/memory_to_writeBack_MEMORY_READ_DATA[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM128/memory_to_writeBack_MEMORY_READ_DATA[7]_i_1 into driver instance soc/core/RAM128/memory_to_writeBack_MEMORY_READ_DATA[7]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[0]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[10]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[10]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[11]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[11]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[12]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[12]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[13]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[13]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[14]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[14]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[15]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[15]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[16]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[16]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[17]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[17]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[18]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[18]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[19]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[19]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[20]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[20]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[21]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[21]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[22]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[22]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[23]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[23]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[24]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[24]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[25]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[25]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[26]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[26]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[27]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[27]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[28]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[28]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[29]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[29]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[2]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[30]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[30]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[31]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[31]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[4]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[8]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[8]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[9]_i_1 into driver instance soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[9]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/VexRiscv/CsrPlugin_mtvec_base[1]_i_1 into driver instance soc/core/VexRiscv/CsrPlugin_mtvec_base[1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/VexRiscv/IBusCachedPlugin_cache/execute_to_memory_ENV_CTRL[1]_i_1 into driver instance soc/core/VexRiscv/IBusCachedPlugin_cache/execute_to_memory_ENV_CTRL[1]_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_1 into driver instance soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_phyconfig_storage[23]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_1 into driver instance soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_8, which resulted in an inversion of 45 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[1]_i_1 into driver instance soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[1]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[5]_i_1 into driver instance soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[5]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[6]_i_1 into driver instance soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[6]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2 into driver instance soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core/count[0]_i_2 into driver instance soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_5, which resulted in an inversion of 35 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: def4c5ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.735 . Memory (MB): peak = 2202.840 ; gain = 0.023
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 78 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9d799dc7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.928 . Memory (MB): peak = 2202.840 ; gain = 0.023
INFO: [Opt 31-389] Phase Constant propagation created 104 cells and removed 297 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 53250a6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2202.840 ; gain = 0.023
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 53250a6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2202.840 ; gain = 0.023
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 53250a6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2202.840 ; gain = 0.023
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 53250a6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2202.840 ; gain = 0.023
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              78  |                                              0  |
|  Constant propagation         |             104  |             297  |                                              0  |
|  Sweep                        |               0  |              82  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2202.840 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10b64ceb9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2202.840 ; gain = 0.023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 4 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: a6be04e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2337.617 ; gain = 0.000
Ending Power Optimization Task | Checksum: a6be04e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2337.617 ; gain = 134.777

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 11de19f86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2337.617 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 11de19f86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2337.617 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2337.617 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11de19f86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2337.617 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2337.617 ; gain = 708.113
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/SoC/SoC_lab/caravel-soc_fpga-lab-main/lab-wlos_baseline/project_1/project_1.runs/impl_1/caravel_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file caravel_drc_opted.rpt -pb caravel_drc_opted.pb -rpx caravel_drc_opted.rpx
Command: report_drc -file caravel_drc_opted.rpt -pb caravel_drc_opted.pb -rpx caravel_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/User/Desktop/SoC/SoC_lab/caravel-soc_fpga-lab-main/lab-wlos_baseline/project_1/project_1.runs/impl_1/caravel_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.617 ; gain = 0.000
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2337.617 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f829f8ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2337.617 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12957041f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c5feb038

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c5feb038

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2337.617 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c5feb038

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b9e80059

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20e20f7bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20e20f7bc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 313 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 119 nets or LUTs. Breaked 0 LUT, combined 119 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2337.617 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            119  |                   119  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            119  |                   119  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 148279441

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2337.617 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 110c7e9cc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2337.617 ; gain = 0.000
Phase 2 Global Placement | Checksum: 110c7e9cc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16560c929

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f82c68fb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b5687f30

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18b5f40c2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 117cca0cc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1325b77e4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fe659ef7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2337.617 ; gain = 0.000
Phase 3 Detail Placement | Checksum: fe659ef7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 236e18385

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.334 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 187f02bd6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.485 . Memory (MB): peak = 2337.617 ; gain = 0.000
INFO: [Place 46-33] Processed net soc/core/int_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 199dddbc8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.814 . Memory (MB): peak = 2337.617 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 236e18385

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.334. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f9c153d3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2337.617 ; gain = 0.000

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2337.617 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f9c153d3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f9c153d3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f9c153d3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2337.617 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f9c153d3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2337.617 ; gain = 0.000

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2337.617 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21d2bb7f1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2337.617 ; gain = 0.000
Ending Placer Task | Checksum: 19790992e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2337.617 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2337.617 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2337.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/SoC/SoC_lab/caravel-soc_fpga-lab-main/lab-wlos_baseline/project_1/project_1.runs/impl_1/caravel_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file caravel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2337.617 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file caravel_utilization_placed.rpt -pb caravel_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file caravel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2337.617 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.19s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2337.617 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.334 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 44262106

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.390 . Memory (MB): peak = 2337.617 ; gain = 0.000

Phase 2 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=3.334 | TNS=0.000 | WHS=-0.664 | THS=-49.249 |
INFO: [Physopt 32-45] Identified 88 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 42 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 42 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=2.322 | TNS=0.000 | WHS=-0.245 | THS=-15.155 |
Phase 2 Hold Fix Optimization | Checksum: 44262106

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.958 . Memory (MB): peak = 2337.617 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2337.617 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=2.322 | TNS=0.000 | WHS=-0.245 | THS=-15.155 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.419  |         34.094  |          42  |          0  |              42  |           0  |           1  |  00:00:01  |
|  Total                      |          0.419  |         34.094  |          42  |          0  |              42  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2337.617 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1a02efc99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2337.617 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
164 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.581 . Memory (MB): peak = 2337.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/SoC/SoC_lab/caravel-soc_fpga-lab-main/lab-wlos_baseline/project_1/project_1.runs/impl_1/caravel_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bfe5acd2 ConstDB: 0 ShapeSum: dfc23009 RouteDB: 0
Post Restoration Checksum: NetGraph: 2243675c NumContArr: bf587b6f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e19be2cb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2383.707 ; gain = 46.090

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e19be2cb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2390.273 ; gain = 52.656

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e19be2cb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2390.273 ; gain = 52.656
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14c6ec54e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 2411.660 ; gain = 74.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.793  | TNS=0.000  | WHS=-0.860 | THS=-164.741|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0221083 %
  Global Horizontal Routing Utilization  = 0.0226504 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7044
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6980
  Number of Partially Routed Nets     = 64
  Number of Node Overlaps             = 69

Phase 2 Router Initialization | Checksum: 14132698c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2416.066 ; gain = 78.449

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14132698c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2416.066 ; gain = 78.449
Phase 3 Initial Routing | Checksum: e84d7a08

Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 2461.941 ; gain = 124.324

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1056
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20f72ad3d

Time (s): cpu = 00:04:22 ; elapsed = 00:03:02 . Memory (MB): peak = 2477.980 ; gain = 140.363
Phase 4 Rip-up And Reroute | Checksum: 20f72ad3d

Time (s): cpu = 00:04:22 ; elapsed = 00:03:02 . Memory (MB): peak = 2477.980 ; gain = 140.363

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18c210172

Time (s): cpu = 00:04:23 ; elapsed = 00:03:03 . Memory (MB): peak = 2477.980 ; gain = 140.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.303  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18c210172

Time (s): cpu = 00:04:23 ; elapsed = 00:03:03 . Memory (MB): peak = 2477.980 ; gain = 140.363

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18c210172

Time (s): cpu = 00:04:23 ; elapsed = 00:03:03 . Memory (MB): peak = 2477.980 ; gain = 140.363
Phase 5 Delay and Skew Optimization | Checksum: 18c210172

Time (s): cpu = 00:04:23 ; elapsed = 00:03:03 . Memory (MB): peak = 2477.980 ; gain = 140.363

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d10c959c

Time (s): cpu = 00:04:24 ; elapsed = 00:03:04 . Memory (MB): peak = 2477.980 ; gain = 140.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.303  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2163d6a2a

Time (s): cpu = 00:04:25 ; elapsed = 00:03:04 . Memory (MB): peak = 2477.980 ; gain = 140.363
Phase 6 Post Hold Fix | Checksum: 2163d6a2a

Time (s): cpu = 00:04:25 ; elapsed = 00:03:04 . Memory (MB): peak = 2477.980 ; gain = 140.363

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.86093 %
  Global Horizontal Routing Utilization  = 2.42841 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 167dc547a

Time (s): cpu = 00:04:25 ; elapsed = 00:03:04 . Memory (MB): peak = 2477.980 ; gain = 140.363

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 167dc547a

Time (s): cpu = 00:04:25 ; elapsed = 00:03:04 . Memory (MB): peak = 2477.980 ; gain = 140.363

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a3e51a03

Time (s): cpu = 00:04:26 ; elapsed = 00:03:05 . Memory (MB): peak = 2477.980 ; gain = 140.363

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.335  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 27a4578d1

Time (s): cpu = 00:04:31 ; elapsed = 00:03:08 . Memory (MB): peak = 2477.980 ; gain = 140.363
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:32 ; elapsed = 00:03:09 . Memory (MB): peak = 2477.980 ; gain = 140.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
183 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:36 ; elapsed = 00:03:11 . Memory (MB): peak = 2477.980 ; gain = 140.363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2477.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/SoC/SoC_lab/caravel-soc_fpga-lab-main/lab-wlos_baseline/project_1/project_1.runs/impl_1/caravel_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file caravel_drc_routed.rpt -pb caravel_drc_routed.pb -rpx caravel_drc_routed.rpx
Command: report_drc -file caravel_drc_routed.rpt -pb caravel_drc_routed.pb -rpx caravel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/User/Desktop/SoC/SoC_lab/caravel-soc_fpga-lab-main/lab-wlos_baseline/project_1/project_1.runs/impl_1/caravel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file caravel_methodology_drc_routed.rpt -pb caravel_methodology_drc_routed.pb -rpx caravel_methodology_drc_routed.rpx
Command: report_methodology -file caravel_methodology_drc_routed.rpt -pb caravel_methodology_drc_routed.pb -rpx caravel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/User/Desktop/SoC/SoC_lab/caravel-soc_fpga-lab-main/lab-wlos_baseline/project_1/project_1.runs/impl_1/caravel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file caravel_power_routed.rpt -pb caravel_power_summary_routed.pb -rpx caravel_power_routed.rpx
Command: report_power -file caravel_power_routed.rpt -pb caravel_power_summary_routed.pb -rpx caravel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
195 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file caravel_route_status.rpt -pb caravel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file caravel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file caravel_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file caravel_bus_skew_routed.rpt -pb caravel_bus_skew_routed.pb -rpx caravel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 23:14:06 2023...

*** Running vivado
    with args -log caravel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source caravel.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source caravel.tcl -notrace
Command: open_checkpoint caravel_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1602.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1887.191 ; gain = 7.730
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.543 . Memory (MB): peak = 1887.191 ; gain = 7.730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1887.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1887.191 ; gain = 284.523
Command: write_bitstream -force caravel.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 45 out of 45 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: mprj_io[37:0], clock, flash_clk, flash_csb, flash_io0, flash_io1, gpio, and resetb.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 45 out of 45 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: mprj_io[37:0], clock, flash_clk, flash_csb, flash_io0, flash_io1, gpio, and resetb.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg has an input control pin soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ENARDEN (net: soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready) which is driven by a register (housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg has an input control pin soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ENARDEN (net: soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready) which is driven by a register (mprj/uart/ctrl/o_wb_ack_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready) which is driven by a register (housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready) which is driven by a register (mprj/uart/ctrl/o_wb_ack_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]) which is driven by a register (housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]) which is driven by a register (mprj/uart/ctrl/o_wb_ack_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]) which is driven by a register (housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]) which is driven by a register (mprj/uart/ctrl/o_wb_ack_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]) which is driven by a register (housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]) which is driven by a register (mprj/uart/ctrl/o_wb_ack_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]) which is driven by a register (housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]) which is driven by a register (mprj/uart/ctrl/o_wb_ack_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]) which is driven by a register (housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]) which is driven by a register (mprj/uart/ctrl/o_wb_ack_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[2]) which is driven by a register (housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[2]) which is driven by a register (mprj/uart/ctrl/o_wb_ack_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]) which is driven by a register (housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]) which is driven by a register (mprj/uart/ctrl/o_wb_ack_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]) which is driven by a register (housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9] (net: soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]) which is driven by a register (mprj/uart/ctrl/o_wb_ack_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 22 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2021.492 ; gain = 134.301
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 23:37:33 2023...
