C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\GitHub\FPGA\FPGA_SoC\synthesis   -part M2S010T  -package VF400  -grade -1    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile D:\GitHub\FPGA\FPGA_SoC\synthesis\synlog\report\FPGA_SoC_fpga_mapper.xml  -top_level_module  FPGA_SoC  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\GitHub\FPGA\FPGA_SoC\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.edn   -freq 100.000   D:\GitHub\FPGA\FPGA_SoC\synthesis\synwork\FPGA_SoC_prem.srd  -sap  D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.sap  -otap  D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.tap  -omap  D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v  -sap  D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.sap  -ologparam  D:\GitHub\FPGA\FPGA_SoC\synthesis\syntmp\FPGA_SoC.plg  -osyn  D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srm  -prjdir  D:\GitHub\FPGA\FPGA_SoC\synthesis\  -prjname  FPGA_SoC_syn  -log  D:\GitHub\FPGA\FPGA_SoC\synthesis\synlog\FPGA_SoC_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010T -package VF400 -grade -1 -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\FPGA_SoC_fpga_mapper.xml -top_level_module FPGA_SoC -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\FPGA_SoC.edn -freq 100.000 ..\synwork\FPGA_SoC_prem.srd -sap ..\FPGA_SoC.sap -otap ..\FPGA_SoC.tap -omap ..\FPGA_SoC.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v -sap ..\FPGA_SoC.sap -ologparam FPGA_SoC.plg -osyn ..\FPGA_SoC.srm -prjdir ..\ -prjname FPGA_SoC_syn -log ..\synlog\FPGA_SoC_fpga_mapper.srr
rc:1 success:1 runtime:8
file:..\scratchproject.prs|io:o|time:1688713898|size:3750|exec:0|csum:
file:..\FPGA_SoC.edn|io:o|time:1688713909|size:1594953|exec:0|csum:
file:..\synwork\FPGA_SoC_prem.srd|io:i|time:1688713901|size:163290|exec:0|csum:2843FAC4B11C664BC9C4D7207F13B5C8
file:..\FPGA_SoC.sap|io:o|time:1688713901|size:4424|exec:0|csum:
file:..\FPGA_SoC.tap|io:o|time:0|size:0|exec:0|csum:
file:..\FPGA_SoC.map|io:o|time:1688713909|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1508985798|size:16359|exec:0|csum:587C3C1194ED0BA18828F7023B991695
file:..\FPGA_SoC.sap|io:o|time:1688713901|size:4424|exec:0|csum:
file:FPGA_SoC.plg|io:o|time:1688713909|size:1201|exec:0|csum:
file:..\FPGA_SoC.srm|io:o|time:1688713909|size:23587|exec:0|csum:
file:..\synlog\FPGA_SoC_fpga_mapper.srr|io:o|time:1688713909|size:94052|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_generic.exe|io:i|time:1509330678|size:18200576|exec:1|csum:52A987FCAB41A5671D5E3B472F3B4626
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe|io:i|time:1509332212|size:32918016|exec:1|csum:39651D4CAB7B7D4F35D4DD514D41AE95
