12:51:58 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
12:52:01 INFO  : XSCT server has started successfully.
12:52:01 INFO  : plnx-install-location is set to ''
12:52:02 INFO  : Successfully done setting XSCT server connection channel  
12:52:02 INFO  : Successfully done query RDI_DATADIR 
12:52:02 INFO  : Successfully done setting workspace for the tool. 
12:52:02 INFO  : Registering command handlers for Vitis TCF services
12:56:36 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
13:05:33 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
13:19:59 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
13:20:29 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
13:20:40 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
13:22:19 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
13:22:31 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
13:51:35 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
13:51:37 INFO  : Registering command handlers for Vitis TCF services
13:51:38 INFO  : XSCT server has started successfully.
13:51:38 INFO  : Successfully done setting XSCT server connection channel  
13:51:38 INFO  : plnx-install-location is set to ''
13:51:39 INFO  : Successfully done setting workspace for the tool. 
13:51:39 INFO  : Successfully done query RDI_DATADIR 
13:51:49 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
13:52:08 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
13:52:09 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
13:56:12 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
13:56:27 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
13:56:27 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
13:56:27 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
13:56:42 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
13:57:57 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
13:57:59 INFO  : Registering command handlers for Vitis TCF services
13:57:59 INFO  : XSCT server has started successfully.
13:57:59 INFO  : plnx-install-location is set to ''
13:58:02 INFO  : Successfully done setting XSCT server connection channel  
13:58:02 INFO  : Successfully done query RDI_DATADIR 
13:58:02 INFO  : Successfully done setting workspace for the tool. 
13:58:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
14:00:36 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:00:44 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
14:00:45 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:00:45 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
14:00:45 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
14:00:45 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
14:45:43 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
14:45:45 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
14:46:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
14:46:25 INFO  : Registering command handlers for Vitis TCF services
14:46:25 INFO  : XSCT server has started successfully.
14:46:25 INFO  : plnx-install-location is set to ''
14:46:25 INFO  : Successfully done setting XSCT server connection channel  
14:46:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/hw/design_1_wrapper.xsa is already opened

14:46:27 INFO  : Successfully done setting workspace for the tool. 
14:46:27 INFO  : Successfully done query RDI_DATADIR 
14:46:27 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
14:56:41 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:56:41 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
14:56:41 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
14:56:41 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
14:57:09 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:57:30 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
14:57:30 INFO  : Updating application flags with new BSP settings...
14:57:30 INFO  : Successfully updated application flags for project te0711_app.
14:57:55 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:57:55 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:58:03 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
15:34:53 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
15:35:00 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:35:00 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:35:12 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:35:12 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:35:13 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:35:21 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
15:35:32 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
15:35:33 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
15:36:19 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
15:36:21 INFO  : Registering command handlers for Vitis TCF services
15:36:21 INFO  : XSCT server has started successfully.
15:36:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/hw/design_1_wrapper.xsa is already opened

15:36:24 INFO  : plnx-install-location is set to ''
15:36:24 INFO  : Successfully done setting XSCT server connection channel  
15:36:24 INFO  : Successfully done query RDI_DATADIR 
15:36:24 INFO  : Successfully done setting workspace for the tool. 
15:36:24 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
15:36:55 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
15:37:06 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:37:06 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:37:14 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:37:14 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:37:23 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
15:44:39 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:44:39 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
15:44:39 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
15:44:39 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
15:44:50 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:44:50 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:45:05 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
15:45:07 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
15:45:14 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:45:14 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:45:34 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
15:45:36 INFO  : Registering command handlers for Vitis TCF services
15:45:36 INFO  : XSCT server has started successfully.
15:45:36 INFO  : Successfully done setting XSCT server connection channel  
15:45:36 INFO  : plnx-install-location is set to ''
15:45:37 INFO  : Successfully done setting workspace for the tool. 
15:45:37 INFO  : Successfully done query RDI_DATADIR 
15:46:08 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:46:09 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
15:46:09 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
15:46:09 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
15:46:10 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
15:46:23 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:46:23 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:46:30 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
15:57:53 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:57:53 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:58:02 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
15:58:11 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
15:58:13 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
15:58:30 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
15:58:38 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:58:38 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:58:48 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:58:48 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:58:57 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
15:58:57 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
15:59:25 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
15:59:25 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
15:59:25 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
16:00:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
16:00:20 INFO  : Registering command handlers for Vitis TCF services
16:00:20 INFO  : XSCT server has started successfully.
16:00:20 INFO  : Successfully done setting XSCT server connection channel  
16:00:20 INFO  : plnx-install-location is set to ''
16:00:20 INFO  : Successfully done setting workspace for the tool. 
16:00:20 INFO  : Successfully done query RDI_DATADIR 
16:00:45 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
16:00:51 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:00:51 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
16:00:51 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
16:00:51 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
16:00:58 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:01:36 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
16:01:37 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
16:03:14 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:03:14 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:03:22 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:03:22 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
16:05:45 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:05:59 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:06:31 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:06:46 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
16:06:52 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:06:59 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:07:00 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:07:00 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
16:07:00 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
16:07:00 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
16:21:22 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
16:21:23 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
16:22:33 INFO  : (SwPlaform) Successfully done setParamInSpec 
16:22:39 INFO  : (SwPlatform) Successfully done update_mss 
16:22:39 INFO  : No changes in MSS file content so sources will not be generated.
16:23:18 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:23:31 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
16:23:40 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:23:50 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:23:58 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:23:58 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
16:23:58 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
16:24:35 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
16:24:36 INFO  : Registering command handlers for Vitis TCF services
16:24:37 INFO  : XSCT server has started successfully.
16:24:39 INFO  : Successfully done setting XSCT server connection channel  
16:24:39 INFO  : plnx-install-location is set to ''
16:24:39 INFO  : Successfully done setting workspace for the tool. 
16:24:39 INFO  : Successfully done query RDI_DATADIR 
16:24:39 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
16:25:11 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
16:25:13 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:13 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:22 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:22 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:30 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:27:26 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:26 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:34 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:28:43 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:28:43 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:28:51 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:29:09 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
16:29:09 INFO  : No changes in MSS file content so sources will not be generated.
16:29:57 INFO  : Successfully generated /home/parallels/te0711_prj/vitis_workspace/te0711_app/src/lscript.ld.
16:29:57 INFO  : Applying linker script to all configurations of project te0711_app.
16:29:57 INFO  : Setting rebuild state to true for all configurations of project te0711_app.
16:30:10 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:30:10 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:30:18 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:45:26 INFO  : Successfully generated /home/parallels/te0711_prj/vitis_workspace/te0711_app/src/lscript.ld.
16:45:26 INFO  : Applying linker script to all configurations of project te0711_app.
16:45:26 INFO  : Setting rebuild state to true for all configurations of project te0711_app.
16:45:38 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:45:38 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:45:47 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:53:23 INFO  : Inferring section assignments and sizes from elf file: /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
16:53:30 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
16:53:32 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
16:55:02 INFO  : (SwPlatform) Successfully done update_mss 
16:55:02 INFO  : No changes in MSS file content so sources will not be generated.
16:55:11 ERROR : Error occurred while generating bsp sources for the domain 'standalone_domain'.
16:55:18 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
16:55:19 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
16:55:28 ERROR : Error occurred while generating bsp sources for the domain 'standalone_domain'.
16:55:50 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
16:55:52 INFO  : Registering command handlers for Vitis TCF services
16:55:52 INFO  : XSCT server has started successfully.
16:55:52 INFO  : plnx-install-location is set to ''
16:55:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/hw/design_1_wrapper.xsa is already opened

16:55:54 INFO  : Successfully done setting XSCT server connection channel  
16:55:54 INFO  : Successfully done query RDI_DATADIR 
16:55:54 INFO  : Successfully done setting workspace for the tool. 
16:55:54 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
16:56:29 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:56:29 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:56:31 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:56:37 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:56:37 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:56:38 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:56:44 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:56:44 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:56:51 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:56:57 INFO  : Inferring section assignments and sizes from elf file: /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
16:57:24 INFO  : Successfully generated /home/parallels/te0711_prj/vitis_workspace/te0711_app/src/lscript.ld.
16:57:24 INFO  : Applying linker script to all configurations of project te0711_app.
16:57:24 INFO  : Setting rebuild state to true for all configurations of project te0711_app.
16:57:29 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:57:41 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:57:41 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:57:49 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
16:57:54 INFO  : Inferring section assignments and sizes from elf file: /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
16:59:45 INFO  : Inferring section assignments and sizes from elf file: /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
17:00:07 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:00:08 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:00:08 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
17:00:08 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
17:00:08 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
17:10:01 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:56 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
17:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:11:57 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:13:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:51 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
17:13:51 INFO  : 'jtag frequency' command is executed.
17:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:13:52 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:13:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:13:52 INFO  : Context for processor 'microblaze_0' is selected.
17:13:52 INFO  : System reset is completed.
17:13:55 INFO  : 'after 3000' command is executed.
17:13:55 INFO  : Context for processor 'microblaze_0' is selected.
17:13:55 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
17:13:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

17:13:55 INFO  : Memory regions updated for context PA
17:13:55 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:13:55 INFO  : Context for processor 'microblaze_0' is selected.
17:13:55 INFO  : 'con' command is executed.
17:13:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:13:55 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
17:16:00 INFO  : Disconnected from the channel tcfchan#6.
17:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:05 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
17:16:05 INFO  : 'jtag frequency' command is executed.
17:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:16:06 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:16:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:16:06 INFO  : Context for processor 'microblaze_0' is selected.
17:16:06 INFO  : System reset is completed.
17:16:09 INFO  : 'after 3000' command is executed.
17:16:09 INFO  : Context for processor 'microblaze_0' is selected.
17:16:09 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
17:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

17:16:09 INFO  : Memory regions updated for context PA
17:16:09 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:16:09 INFO  : Context for processor 'microblaze_0' is selected.
17:16:09 INFO  : 'con' command is executed.
17:16:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:16:09 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
17:16:42 INFO  : Disconnected from the channel tcfchan#7.
17:17:02 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
17:17:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:17:03 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:08 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
17:17:08 INFO  : 'jtag frequency' command is executed.
17:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:17:09 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:17:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:17:09 INFO  : Context for processor 'microblaze_0' is selected.
17:17:09 INFO  : System reset is completed.
17:17:12 INFO  : 'after 3000' command is executed.
17:17:12 INFO  : Context for processor 'microblaze_0' is selected.
17:17:12 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
17:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

17:17:12 INFO  : Memory regions updated for context PA
17:17:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:17:12 INFO  : Context for processor 'microblaze_0' is selected.
17:17:12 INFO  : 'con' command is executed.
17:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:17:12 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
17:19:11 INFO  : Disconnected from the channel tcfchan#8.
17:19:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
17:19:34 INFO  : XSCT server has started successfully.
17:19:34 INFO  : Successfully done setting XSCT server connection channel  
17:19:34 INFO  : plnx-install-location is set to ''
17:19:34 INFO  : Successfully done setting workspace for the tool. 
17:19:34 INFO  : Successfully done query RDI_DATADIR 
17:19:34 INFO  : Registering command handlers for Vitis TCF services
17:19:42 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:21:17 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
17:21:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:21:18 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:28 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
17:21:28 INFO  : 'jtag frequency' command is executed.
17:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:21:29 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:21:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:21:29 INFO  : Context for processor 'microblaze_0' is selected.
17:21:29 INFO  : System reset is completed.
17:21:32 INFO  : 'after 3000' command is executed.
17:21:32 INFO  : Context for processor 'microblaze_0' is selected.
17:21:32 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
17:21:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

17:21:32 INFO  : Memory regions updated for context PA
17:21:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:21:32 INFO  : Context for processor 'microblaze_0' is selected.
17:21:32 INFO  : 'con' command is executed.
17:21:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:21:32 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
17:22:36 INFO  : Disconnected from the channel tcfchan#1.
17:22:40 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:23:08 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:23:23 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
17:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:23:24 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:38 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
17:23:38 INFO  : 'jtag frequency' command is executed.
17:23:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:23:38 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:23:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:23:38 INFO  : Context for processor 'microblaze_0' is selected.
17:23:38 INFO  : System reset is completed.
17:23:41 INFO  : 'after 3000' command is executed.
17:23:41 INFO  : Context for processor 'microblaze_0' is selected.
17:23:41 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
17:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

17:23:41 INFO  : Memory regions updated for context PA
17:23:41 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:23:42 INFO  : Context for processor 'microblaze_0' is selected.
17:23:42 INFO  : 'con' command is executed.
17:23:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:23:42 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
17:24:36 INFO  : Disconnected from the channel tcfchan#2.
17:24:43 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:25:05 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:25:40 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:26:06 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:26:17 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:26:29 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:26:55 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:27:07 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:27:19 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:27:32 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:27:41 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:28:19 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:28:47 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:29:06 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:29:58 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:30:15 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:31:35 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:31:50 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:32:00 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:32:08 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:33:10 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:36:08 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:36:23 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:36:36 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:36:43 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:37:21 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
17:37:23 INFO  : XSCT server has started successfully.
17:37:23 INFO  : Successfully done setting XSCT server connection channel  
17:37:23 INFO  : plnx-install-location is set to ''
17:37:23 INFO  : Successfully done query RDI_DATADIR 
17:37:23 INFO  : Successfully done setting workspace for the tool. 
17:37:23 INFO  : Registering command handlers for Vitis TCF services
17:38:24 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
17:38:26 INFO  : XSCT server has started successfully.
17:38:26 INFO  : plnx-install-location is set to ''
17:38:26 INFO  : Successfully done setting XSCT server connection channel  
17:38:26 INFO  : Successfully done setting workspace for the tool. 
17:38:26 INFO  : Successfully done query RDI_DATADIR 
17:38:26 INFO  : Registering command handlers for Vitis TCF services
17:38:58 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
17:38:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:38:59 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:04 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
17:39:04 INFO  : 'jtag frequency' command is executed.
17:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:39:05 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:39:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:39:05 INFO  : Context for processor 'microblaze_0' is selected.
17:39:05 INFO  : System reset is completed.
17:39:08 INFO  : 'after 3000' command is executed.
17:39:08 INFO  : Context for processor 'microblaze_0' is selected.
17:39:08 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
17:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

17:39:08 INFO  : Memory regions updated for context PA
17:39:08 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:39:08 INFO  : Context for processor 'microblaze_0' is selected.
17:39:08 INFO  : 'con' command is executed.
17:39:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:39:08 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
17:49:10 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:49:27 INFO  : Disconnected from the channel tcfchan#1.
17:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:49:37 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:50:00 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
17:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:50:01 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:06 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
17:50:06 INFO  : 'jtag frequency' command is executed.
17:50:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:50:07 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:50:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:50:07 INFO  : Context for processor 'microblaze_0' is selected.
17:50:07 INFO  : System reset is completed.
17:50:10 INFO  : 'after 3000' command is executed.
17:50:10 INFO  : Context for processor 'microblaze_0' is selected.
17:50:10 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
17:50:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

17:50:10 INFO  : Memory regions updated for context PA
17:50:10 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:50:10 INFO  : Context for processor 'microblaze_0' is selected.
17:50:10 INFO  : 'con' command is executed.
17:50:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:50:10 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
17:53:24 INFO  : Disconnected from the channel tcfchan#3.
17:53:40 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:55:01 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:55:21 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
17:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:55:22 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:29 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
17:55:29 INFO  : 'jtag frequency' command is executed.
17:55:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:55:30 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:55:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:55:30 INFO  : Context for processor 'microblaze_0' is selected.
17:55:30 INFO  : System reset is completed.
17:55:33 INFO  : 'after 3000' command is executed.
17:55:33 INFO  : Context for processor 'microblaze_0' is selected.
17:55:33 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
17:55:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

17:55:33 INFO  : Memory regions updated for context PA
17:55:33 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:55:33 INFO  : Context for processor 'microblaze_0' is selected.
17:55:33 INFO  : 'con' command is executed.
17:55:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:55:33 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
17:56:40 INFO  : Disconnected from the channel tcfchan#4.
17:56:51 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:57:17 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
17:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:57:18 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:23 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
17:57:23 INFO  : 'jtag frequency' command is executed.
17:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
17:57:23 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
17:57:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:57:23 INFO  : Context for processor 'microblaze_0' is selected.
17:57:23 INFO  : System reset is completed.
17:57:26 INFO  : 'after 3000' command is executed.
17:57:26 INFO  : Context for processor 'microblaze_0' is selected.
17:57:26 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
17:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

17:57:26 INFO  : Memory regions updated for context PA
17:57:26 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:57:26 INFO  : Context for processor 'microblaze_0' is selected.
17:57:26 INFO  : 'con' command is executed.
17:57:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:57:26 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
17:59:18 INFO  : Disconnected from the channel tcfchan#5.
18:01:58 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:04:43 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
18:04:56 INFO  : Example project xuartlite_polled_example_1 has been created successfully.
18:06:37 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:06:37 INFO  : Checking for BSP changes to sync application flags for project 'xuartlite_polled_example_1'...
18:07:09 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:07:10 INFO  : Checking for BSP changes to sync application flags for project 'xuartlite_polled_example_1'...
18:07:33 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:07:34 INFO  : Checking for BSP changes to sync application flags for project 'xuartlite_polled_example_1'...
18:07:42 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:07:42 INFO  : Checking for BSP changes to sync application flags for project 'xuartlite_polled_example_1'...
18:08:08 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/xuartlite_polled_example_1/_ide/bitstream/download.bit' is generated.
18:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:08:09 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/xuartlite_polled_example_1/_ide/bitstream/download.bit"
18:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:14 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
18:08:14 INFO  : 'jtag frequency' command is executed.
18:08:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:08:15 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/xuartlite_polled_example_1/_ide/bitstream/download.bit"
18:08:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:08:15 INFO  : Context for processor 'microblaze_0' is selected.
18:08:15 INFO  : System reset is completed.
18:08:18 INFO  : 'after 3000' command is executed.
18:08:18 INFO  : Context for processor 'microblaze_0' is selected.
18:08:18 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/xuartlite_polled_example_1/Debug/xuartlite_polled_example_1.elf' is downloaded to processor 'microblaze_0'.
18:08:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/xuartlite_polled_example_1/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/xuartlite_polled_example_1/Debug/xuartlite_polled_example_1.elf
----------------End of Script----------------

18:08:18 INFO  : Memory regions updated for context PA
18:08:18 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:08:18 INFO  : Context for processor 'microblaze_0' is selected.
18:08:18 INFO  : 'con' command is executed.
18:08:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:08:18 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_xuartlite_polled_example_1-default.tcl'
18:08:46 INFO  : Disconnected from the channel tcfchan#7.
18:09:05 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
18:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:09:06 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
18:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:19 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
18:09:19 INFO  : 'jtag frequency' command is executed.
18:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:09:20 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
18:09:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:09:20 INFO  : Context for processor 'microblaze_0' is selected.
18:09:20 INFO  : System reset is completed.
18:09:23 INFO  : 'after 3000' command is executed.
18:09:23 INFO  : Context for processor 'microblaze_0' is selected.
18:09:23 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
18:09:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

18:09:23 INFO  : Memory regions updated for context PA
18:09:23 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:09:23 INFO  : Context for processor 'microblaze_0' is selected.
18:09:23 INFO  : 'con' command is executed.
18:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:09:23 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
18:09:59 INFO  : Disconnected from the channel tcfchan#8.
18:12:49 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
18:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:12:50 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
18:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:57 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
18:12:57 INFO  : 'jtag frequency' command is executed.
18:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:12:57 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
18:12:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:12:58 INFO  : Context for processor 'microblaze_0' is selected.
18:12:58 INFO  : System reset is completed.
18:13:01 INFO  : 'after 3000' command is executed.
18:13:01 INFO  : Context for processor 'microblaze_0' is selected.
18:13:01 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
18:13:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

18:13:01 INFO  : Memory regions updated for context PA
18:13:01 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:13:01 INFO  : Context for processor 'microblaze_0' is selected.
18:13:01 INFO  : 'con' command is executed.
18:13:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:13:01 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
18:13:25 INFO  : Disconnected from the channel tcfchan#9.
18:13:32 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:13:33 INFO  : Checking for BSP changes to sync application flags for project 'xuartlite_polled_example_1'...
18:13:52 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
18:13:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:13:53 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
18:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:01 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
18:14:01 INFO  : 'jtag frequency' command is executed.
18:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:14:02 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
18:14:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:14:02 INFO  : Context for processor 'microblaze_0' is selected.
18:14:02 INFO  : System reset is completed.
18:14:05 INFO  : 'after 3000' command is executed.
18:14:05 INFO  : Context for processor 'microblaze_0' is selected.
18:14:05 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
18:14:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

18:14:05 INFO  : Memory regions updated for context PA
18:14:05 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:14:05 INFO  : Context for processor 'microblaze_0' is selected.
18:14:05 INFO  : 'con' command is executed.
18:14:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:14:05 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
18:14:58 INFO  : Disconnected from the channel tcfchan#10.
18:16:08 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:16:09 INFO  : Checking for BSP changes to sync application flags for project 'xuartlite_polled_example_1'...
18:16:27 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:17:27 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:18:30 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:19:27 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:19:28 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:19:30 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:21:34 INFO  : (SwPlatform) Successfully done update_mss 
18:21:34 INFO  : No changes in MSS file content so sources will not be generated.
18:22:00 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:23:47 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
18:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:23:48 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
18:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:58 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
18:23:58 INFO  : 'jtag frequency' command is executed.
18:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:23:58 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
18:23:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:23:58 INFO  : Context for processor 'microblaze_0' is selected.
18:23:58 INFO  : System reset is completed.
18:24:01 INFO  : 'after 3000' command is executed.
18:24:01 INFO  : Context for processor 'microblaze_0' is selected.
18:24:01 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
18:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

18:24:01 INFO  : Memory regions updated for context PA
18:24:01 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:24:02 INFO  : Context for processor 'microblaze_0' is selected.
18:24:02 INFO  : 'con' command is executed.
18:24:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:24:02 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
18:30:54 INFO  : Disconnected from the channel tcfchan#12.
07:04:07 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
07:04:10 INFO  : Registering command handlers for Vitis TCF services
07:04:10 INFO  : XSCT server has started successfully.
07:04:11 INFO  : plnx-install-location is set to ''
07:04:11 INFO  : Successfully done query RDI_DATADIR 
07:04:11 INFO  : Successfully done setting XSCT server connection channel  
07:04:11 INFO  : Successfully done setting workspace for the tool. 
07:17:53 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
07:18:29 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
07:19:09 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
07:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:19:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
07:19:10 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
07:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:19:55 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
07:19:55 INFO  : 'jtag frequency' command is executed.
07:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
07:19:56 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
07:19:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:19:56 INFO  : Context for processor 'microblaze_0' is selected.
07:19:56 INFO  : System reset is completed.
07:19:59 INFO  : 'after 3000' command is executed.
07:19:59 INFO  : Context for processor 'microblaze_0' is selected.
07:19:59 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
07:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

07:19:59 INFO  : Memory regions updated for context PA
07:19:59 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
07:19:59 INFO  : Context for processor 'microblaze_0' is selected.
07:19:59 INFO  : 'con' command is executed.
07:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:19:59 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
07:24:03 INFO  : Disconnected from the channel tcfchan#1.
11:40:37 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:43:39 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:44:54 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:46:18 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
11:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:46:19 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:25 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:46:25 INFO  : 'jtag frequency' command is executed.
11:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:46:26 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:46:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:46:26 INFO  : Context for processor 'microblaze_0' is selected.
11:46:26 INFO  : System reset is completed.
11:46:29 INFO  : 'after 3000' command is executed.
11:46:29 INFO  : Context for processor 'microblaze_0' is selected.
11:46:29 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
11:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

11:46:29 INFO  : Memory regions updated for context PA
11:46:29 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:46:29 INFO  : Context for processor 'microblaze_0' is selected.
11:46:29 INFO  : 'con' command is executed.
11:46:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:46:29 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
11:47:45 INFO  : Disconnected from the channel tcfchan#2.
11:48:57 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:49:17 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
11:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:49:18 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:35 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:49:35 INFO  : 'jtag frequency' command is executed.
11:49:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:49:36 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:49:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:49:36 INFO  : Context for processor 'microblaze_0' is selected.
11:49:36 INFO  : System reset is completed.
11:49:39 INFO  : 'after 3000' command is executed.
11:49:39 INFO  : Context for processor 'microblaze_0' is selected.
11:49:39 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
11:49:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

11:49:39 INFO  : Memory regions updated for context PA
11:49:39 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:49:39 INFO  : Context for processor 'microblaze_0' is selected.
11:49:39 INFO  : 'con' command is executed.
11:49:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:49:39 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
12:55:29 INFO  : Disconnected from the channel tcfchan#3.
15:04:36 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
15:04:38 INFO  : Registering command handlers for Vitis TCF services
15:04:39 INFO  : XSCT server has started successfully.
15:04:39 INFO  : Successfully done setting XSCT server connection channel  
15:04:39 INFO  : plnx-install-location is set to ''
15:04:39 INFO  : Successfully done query RDI_DATADIR 
15:04:39 INFO  : Successfully done setting workspace for the tool. 
15:08:49 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
15:11:29 INFO  : (SwPlatform)  Successfully done add_library 
15:13:35 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:17:35 INFO  : (SwPlatform) Successfully done update_mss 
15:17:35 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
15:34:10 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
15:34:10 INFO  : Updating application flags with new BSP settings...
15:34:10 INFO  : Successfully updated application flags for project te0711_app.
15:35:54 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
16:06:29 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:06:29 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:06:37 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
16:49:06 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:49:06 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:49:16 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
17:06:04 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:06:04 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
17:06:17 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:06:17 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
17:08:37 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:08:38 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
17:10:48 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
17:10:49 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
06:48:48 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
06:48:51 INFO  : XSCT server has started successfully.
06:48:51 INFO  : Registering command handlers for Vitis TCF services
06:48:51 INFO  : Successfully done setting XSCT server connection channel  
06:48:51 INFO  : plnx-install-location is set to ''
06:48:52 INFO  : Successfully done setting workspace for the tool. 
06:48:52 INFO  : Successfully done query RDI_DATADIR 
09:06:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
09:06:12 INFO  : Registering command handlers for Vitis TCF services
09:06:12 INFO  : XSCT server has started successfully.
09:06:12 INFO  : Successfully done setting XSCT server connection channel  
09:06:12 INFO  : plnx-install-location is set to ''
09:06:13 INFO  : Successfully done setting workspace for the tool. 
09:06:13 INFO  : Successfully done query RDI_DATADIR 
10:51:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:54 ERROR : Could not retrieve Flash Part information. Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:27 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
14:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:10 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
15:07:10 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/te0711_app.elf.srec'.
15:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:57:59 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
06:58:02 INFO  : Registering command handlers for Vitis TCF services
06:58:02 INFO  : XSCT server has started successfully.
06:58:05 INFO  : plnx-install-location is set to ''
06:58:05 INFO  : Successfully done setting XSCT server connection channel  
06:58:05 INFO  : Successfully done query RDI_DATADIR 
06:58:05 INFO  : Successfully done setting workspace for the tool. 
06:58:05 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
11:01:18 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
11:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:01:19 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:30 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
11:02:31 INFO  : Bootgen command execution is done.
11:05:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:59 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
11:05:59 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/te0711_app.elf.srec'.
11:06:06 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
11:06:07 INFO  : Bootgen command execution is done.
11:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:48 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
11:06:48 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/te0711_app.elf.srec'.
11:06:50 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
11:06:51 INFO  : Bootgen command execution is done.
11:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:37 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
11:11:37 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
11:11:38 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
11:11:39 INFO  : Bootgen command execution is done.
12:11:59 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
12:12:01 INFO  : XSCT server has started successfully.
12:12:01 INFO  : plnx-install-location is set to ''
12:12:01 INFO  : Successfully done setting XSCT server connection channel  
12:12:01 INFO  : Successfully done setting workspace for the tool. 
12:12:01 INFO  : Successfully done query RDI_DATADIR 
12:12:01 INFO  : Registering command handlers for Vitis TCF services
13:33:34 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
13:34:40 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
13:34:41 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
13:46:52 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:46:52 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:47:00 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:47:00 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:47:09 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
13:47:09 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
13:48:47 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:48:55 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
13:48:55 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
13:48:56 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
13:49:05 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:49:05 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:49:20 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:49:20 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:49:34 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
13:49:34 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
13:49:45 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:49:45 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:49:54 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:49:54 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:50:02 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
13:50:02 ERROR : Failed to get platform details for the project 'qspi_bootloader_app'. Cannot sync application flags.
13:50:19 ERROR : Failed to compute checksum of hardware specification file used by project 'qspi_bootloader_app'
13:50:27 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:50:27 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:51:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
13:51:48 INFO  : Registering command handlers for Vitis TCF services
13:51:50 INFO  : XSCT server has started successfully.
13:51:50 INFO  : Successfully done setting XSCT server connection channel  
13:51:50 INFO  : plnx-install-location is set to ''
13:51:50 INFO  : Successfully done query RDI_DATADIR 
13:51:50 INFO  : Successfully done setting workspace for the tool. 
13:52:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
19:18:18 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
19:18:23 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
19:18:24 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:18:24 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
19:18:24 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
19:18:24 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' stored in project is removed.
19:18:24 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
19:18:24 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
19:18:24 INFO  : The hardware specfication used by project 'qspi_bootloader_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:18:24 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
19:18:24 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
19:18:24 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream' in project 'qspi_bootloader_app'.
19:18:32 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
19:18:32 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
19:20:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
19:20:11 INFO  : Registering command handlers for Vitis TCF services
19:20:12 INFO  : XSCT server has started successfully.
19:20:12 INFO  : plnx-install-location is set to ''
19:20:12 INFO  : Successfully done setting XSCT server connection channel  
19:20:12 INFO  : Successfully done query RDI_DATADIR 
19:20:12 INFO  : Successfully done setting workspace for the tool. 
19:20:17 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
19:21:24 INFO  : (SwPlatform) Successfully done update_mss 
19:21:24 INFO  : No changes in MSS file content so sources will not be generated.
19:21:36 INFO  : (SwPlatform) Successfully done update_mss 
19:21:36 INFO  : No changes in MSS file content so sources will not be generated.
19:22:48 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
19:22:49 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
19:24:13 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
19:24:14 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
19:25:26 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
19:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
19:25:27 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
19:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:44 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
19:26:45 INFO  : Bootgen command execution is done.
19:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:52 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
19:27:52 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
19:27:55 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
19:27:56 INFO  : Bootgen command execution is done.
20:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:42 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
20:01:42 INFO  : 'jtag frequency' command is executed.
20:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
20:01:43 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
20:01:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:01:43 INFO  : Context for processor 'microblaze_0' is selected.
20:01:43 INFO  : System reset is completed.
20:01:46 INFO  : 'after 3000' command is executed.
20:01:46 INFO  : Context for processor 'microblaze_0' is selected.
20:01:46 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
20:01:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

20:01:46 INFO  : Memory regions updated for context PA
20:01:46 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:01:46 INFO  : Context for processor 'microblaze_0' is selected.
20:01:46 INFO  : 'con' command is executed.
20:01:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:01:46 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
20:02:48 INFO  : Disconnected from the channel tcfchan#3.
20:03:47 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
20:03:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
20:03:48 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
20:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:53 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
20:03:53 INFO  : 'jtag frequency' command is executed.
20:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
20:03:54 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
20:03:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:03:54 INFO  : Context for processor 'microblaze_0' is selected.
20:03:54 INFO  : System reset is completed.
20:03:57 INFO  : 'after 3000' command is executed.
20:03:57 INFO  : Context for processor 'microblaze_0' is selected.
20:03:57 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
20:03:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

20:03:57 INFO  : Memory regions updated for context PA
20:03:57 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:03:57 INFO  : Context for processor 'microblaze_0' is selected.
20:03:57 INFO  : 'con' command is executed.
20:03:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:03:57 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
20:04:48 INFO  : Disconnected from the channel tcfchan#4.
09:10:27 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
09:10:30 INFO  : Registering command handlers for Vitis TCF services
09:10:30 INFO  : XSCT server has started successfully.
09:10:31 INFO  : plnx-install-location is set to ''
09:10:31 INFO  : Successfully done setting XSCT server connection channel  
09:10:31 INFO  : Successfully done query RDI_DATADIR 
09:10:31 INFO  : Successfully done setting workspace for the tool. 
09:12:49 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
09:12:50 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
09:13:09 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
09:13:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:13:10 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
09:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:24 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
09:13:24 INFO  : 'jtag frequency' command is executed.
09:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:13:24 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
09:13:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:13:24 INFO  : Context for processor 'microblaze_0' is selected.
09:13:24 INFO  : System reset is completed.
09:13:27 INFO  : 'after 3000' command is executed.
09:13:27 INFO  : Context for processor 'microblaze_0' is selected.
09:13:27 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
09:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

09:13:28 INFO  : Memory regions updated for context PA
09:13:28 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
09:13:28 INFO  : Context for processor 'microblaze_0' is selected.
09:13:28 INFO  : 'con' command is executed.
09:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:13:28 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
09:13:49 INFO  : Disconnected from the channel tcfchan#1.
09:14:00 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
09:14:01 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
09:14:20 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
09:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:14:21 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
09:19:29 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
09:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:19:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:19:30 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
09:19:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:19:40 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
09:19:40 INFO  : 'jtag frequency' command is executed.
09:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:19:41 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
09:19:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:19:41 INFO  : Context for processor 'microblaze_0' is selected.
09:19:41 INFO  : System reset is completed.
09:19:44 INFO  : 'after 3000' command is executed.
09:19:44 INFO  : Context for processor 'microblaze_0' is selected.
09:19:44 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
09:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

09:19:44 INFO  : Memory regions updated for context PA
09:19:44 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
09:19:44 INFO  : Context for processor 'microblaze_0' is selected.
09:19:44 INFO  : 'con' command is executed.
09:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:19:44 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
09:20:35 INFO  : Disconnected from the channel tcfchan#2.
09:20:49 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
09:20:49 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
09:21:48 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
09:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:21:49 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
09:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:00 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
09:22:00 INFO  : 'jtag frequency' command is executed.
09:22:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:22:01 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
09:22:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:22:01 INFO  : Context for processor 'microblaze_0' is selected.
09:22:01 INFO  : System reset is completed.
09:22:04 INFO  : 'after 3000' command is executed.
09:22:04 INFO  : Context for processor 'microblaze_0' is selected.
09:22:04 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
09:22:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

09:22:04 INFO  : Memory regions updated for context PA
09:22:04 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
09:22:04 INFO  : Context for processor 'microblaze_0' is selected.
09:22:04 INFO  : 'con' command is executed.
09:22:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:22:04 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
09:22:28 INFO  : Disconnected from the channel tcfchan#3.
09:26:39 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
09:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:26:40 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
09:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:53 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
09:27:54 INFO  : Bootgen command execution is done.
09:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:28 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
09:29:28 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
09:29:41 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
09:29:42 INFO  : Bootgen command execution is done.
09:33:12 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
09:33:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:33:13 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
09:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:01 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
09:35:01 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
09:35:12 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
09:35:13 INFO  : Bootgen command execution is done.
09:36:11 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
09:36:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:36:12 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
09:36:40 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
09:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:33 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app_system/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app_system/_ide/flash/BOOT.bin  -interface spi
09:38:34 INFO  : Bootgen command execution is done.
09:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:26 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
09:39:26 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
09:39:40 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
09:39:41 INFO  : Bootgen command execution is done.
09:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:20 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
09:40:20 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
09:40:21 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
09:40:22 INFO  : Bootgen command execution is done.
09:41:26 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
09:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:41:27 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
09:41:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:32 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
09:41:32 INFO  : 'jtag frequency' command is executed.
09:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:41:33 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
09:41:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:41:33 INFO  : Context for processor 'microblaze_0' is selected.
09:41:33 INFO  : System reset is completed.
09:41:36 INFO  : 'after 3000' command is executed.
09:41:36 INFO  : Context for processor 'microblaze_0' is selected.
09:41:36 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
09:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

09:41:36 INFO  : Memory regions updated for context PA
09:41:36 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
09:41:36 INFO  : Context for processor 'microblaze_0' is selected.
09:41:36 INFO  : 'con' command is executed.
09:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:41:36 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
09:43:47 INFO  : Disconnected from the channel tcfchan#4.
09:44:00 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
09:44:01 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
09:44:21 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
09:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:44:22 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
09:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:31 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
09:50:31 INFO  : 'jtag frequency' command is executed.
09:50:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
09:50:32 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
09:50:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:50:32 INFO  : Context for processor 'microblaze_0' is selected.
09:50:32 INFO  : System reset is completed.
09:50:35 INFO  : 'after 3000' command is executed.
09:50:35 INFO  : Context for processor 'microblaze_0' is selected.
09:50:35 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
09:50:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

09:50:35 INFO  : Memory regions updated for context PA
09:50:35 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
09:50:35 INFO  : Context for processor 'microblaze_0' is selected.
09:50:35 INFO  : 'con' command is executed.
09:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:50:35 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
09:52:39 INFO  : Disconnected from the channel tcfchan#6.
09:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:09 INFO  : Inferring section assignments and sizes from elf file: /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
09:53:16 INFO  : Successfully generated /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/src/lscript.ld.
09:53:16 INFO  : Applying linker script to all configurations of project qspi_bootloader_app.
09:53:16 INFO  : Setting rebuild state to true for all configurations of project qspi_bootloader_app.
09:53:26 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
09:53:27 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
09:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:40 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
09:54:40 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
09:55:44 INFO  : Inferring section assignments and sizes from elf file: /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
09:55:51 INFO  : Successfully generated /home/parallels/te0711_prj/vitis_workspace/te0711_app/src/lscript.ld.
09:55:51 INFO  : Applying linker script to all configurations of project te0711_app.
09:55:51 INFO  : Setting rebuild state to true for all configurations of project te0711_app.
09:55:54 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
09:55:55 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
09:57:50 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
09:57:50 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
10:01:39 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
10:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
10:01:40 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
10:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:52 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
10:01:52 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
10:01:55 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
10:01:56 INFO  : Bootgen command execution is done.
10:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:06 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
10:02:06 INFO  : 'jtag frequency' command is executed.
10:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
10:02:07 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
10:02:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:02:07 INFO  : Context for processor 'microblaze_0' is selected.
10:02:07 INFO  : System reset is completed.
10:02:10 INFO  : 'after 3000' command is executed.
10:02:10 INFO  : Context for processor 'microblaze_0' is selected.
10:02:10 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
10:02:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

10:02:10 INFO  : Memory regions updated for context PA
10:02:10 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
10:02:10 INFO  : Context for processor 'microblaze_0' is selected.
10:02:11 INFO  : 'con' command is executed.
10:02:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:02:11 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
10:03:42 INFO  : Disconnected from the channel tcfchan#7.
10:04:01 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
10:04:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
10:04:02 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
10:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:47 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
10:36:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
10:36:48 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
10:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:09 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
10:39:09 INFO  : 'jtag frequency' command is executed.
10:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
10:39:10 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
10:39:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:39:10 INFO  : Context for processor 'microblaze_0' is selected.
10:39:10 INFO  : System reset is completed.
10:39:13 INFO  : 'after 3000' command is executed.
10:39:13 INFO  : Context for processor 'microblaze_0' is selected.
10:39:13 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
10:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

10:39:13 INFO  : Memory regions updated for context PA
10:39:13 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
10:39:13 INFO  : Context for processor 'microblaze_0' is selected.
10:39:13 INFO  : 'con' command is executed.
10:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:39:13 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
10:40:25 INFO  : Disconnected from the channel tcfchan#8.
10:40:33 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
10:40:34 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
10:40:40 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
10:40:40 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
10:41:14 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
10:41:15 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
10:41:25 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
10:41:26 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
10:56:37 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
10:56:52 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
10:56:53 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
11:00:04 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:00:04 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:00:13 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:00:13 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
11:00:14 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
11:00:14 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:00:14 ERROR : Failed to get platform details for the project 'qspi_bootloader_app'. Cannot sync application flags.
11:00:14 ERROR : Failed to compute checksum of hardware specification file used by project 'qspi_bootloader_app'
11:00:47 INFO  : (SwPlatform) Successfully done update_mss 
11:00:47 INFO  : No changes in MSS file content so sources will not be generated.
11:00:54 ERROR : Error occurred while generating bsp sources for the domain 'standalone_domain'.
11:01:50 INFO  : Successfully generated /home/parallels/te0711_prj/vitis_workspace/te0711_app/src/lscript.ld.
11:01:50 INFO  : Applying linker script to all configurations of project te0711_app.
11:01:50 INFO  : Setting rebuild state to true for all configurations of project te0711_app.
11:02:01 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:02:01 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:02:09 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:02:09 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
11:02:54 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:02:54 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:03:03 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:03:03 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:03:12 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:03:12 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
11:03:23 ERROR : Failed to compute checksum of hardware specification file used by project 'qspi_bootloader_app'
11:03:43 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
11:03:46 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:03:46 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:03:53 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:03:53 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
11:04:09 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:09 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:14 ERROR : An unexpected exception occurred in the module 'Linker Script'
11:04:15 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:15 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:19 ERROR : An unexpected exception occurred in the module 'Linker Script'
11:04:20 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:22 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:22 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:30 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:30 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:32 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:43 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:43 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:45 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:49 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:49 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:04:57 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:04:57 ERROR : Failed to get platform details for the project 'qspi_bootloader_app'. Cannot sync application flags.
11:05:02 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:05:02 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:05:35 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:05:35 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
11:05:36 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
11:05:36 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:05:36 ERROR : Failed to get platform details for the project 'qspi_bootloader_app'. Cannot sync application flags.
11:05:36 ERROR : Failed to compute checksum of hardware specification file used by project 'qspi_bootloader_app'
11:06:04 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:06:04 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:06:12 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:06:12 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
11:06:14 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:06:14 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:06:23 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:06:23 ERROR : Failed to get platform details for the project 'qspi_bootloader_app'. Cannot sync application flags.
11:06:33 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:06:33 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:06:42 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:06:42 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:07:11 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
11:07:13 INFO  : Registering command handlers for Vitis TCF services
11:07:13 INFO  : XSCT server has started successfully.
11:07:14 INFO  : plnx-install-location is set to ''
11:07:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/hw/design_1_wrapper.xsa is already opened

11:07:16 INFO  : Successfully done setting XSCT server connection channel  
11:07:16 INFO  : Successfully done query RDI_DATADIR 
11:07:16 INFO  : Successfully done setting workspace for the tool. 
11:07:16 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
11:08:03 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:08:03 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:08:13 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:08:13 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:08:16 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:08:16 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:08:23 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:08:28 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:08:39 INFO  : Inferring section assignments and sizes from elf file: /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
11:08:52 INFO  : Successfully generated /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/src/lscript.ld.
11:08:52 INFO  : Applying linker script to all configurations of project qspi_bootloader_app.
11:08:52 INFO  : Setting rebuild state to true for all configurations of project qspi_bootloader_app.
11:08:58 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:09:06 INFO  : Inferring section assignments and sizes from elf file: /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
11:09:09 INFO  : Successfully generated /home/parallels/te0711_prj/vitis_workspace/te0711_app/src/lscript.ld.
11:09:09 INFO  : Applying linker script to all configurations of project te0711_app.
11:09:09 INFO  : Setting rebuild state to true for all configurations of project te0711_app.
11:09:54 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:10:51 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:10:52 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:10:52 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
11:10:52 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
11:10:52 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' stored in project is removed.
11:10:52 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
11:10:52 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:10:53 INFO  : The hardware specfication used by project 'qspi_bootloader_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:10:53 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
11:10:53 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
11:10:53 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' stored in project is removed.
11:10:53 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream' in project 'qspi_bootloader_app'.
11:11:30 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
11:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:11:31 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
11:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:07 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
11:12:08 INFO  : Bootgen command execution is done.
11:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:19 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
11:13:19 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
11:13:23 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
11:13:24 INFO  : Bootgen command execution is done.
11:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:13 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:15:13 INFO  : 'jtag frequency' command is executed.
11:15:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:15:14 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
11:15:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:15:14 INFO  : Context for processor 'microblaze_0' is selected.
11:15:14 INFO  : System reset is completed.
11:15:17 INFO  : 'after 3000' command is executed.
11:15:17 INFO  : Context for processor 'microblaze_0' is selected.
11:15:17 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
11:15:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

11:15:17 INFO  : Memory regions updated for context PA
11:15:17 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:15:17 INFO  : Context for processor 'microblaze_0' is selected.
11:15:17 INFO  : 'con' command is executed.
11:15:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:15:17 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
11:16:18 INFO  : Disconnected from the channel tcfchan#5.
11:16:27 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:16:28 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:16:36 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:16:37 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:16:44 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:16:44 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:16:51 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:16:52 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:04 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:17:04 INFO  : 'jtag frequency' command is executed.
11:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:17:05 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
11:17:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:17:05 INFO  : Context for processor 'microblaze_0' is selected.
11:17:05 INFO  : System reset is completed.
11:17:08 INFO  : 'after 3000' command is executed.
11:17:08 INFO  : Context for processor 'microblaze_0' is selected.
11:17:08 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
11:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

11:17:08 INFO  : Memory regions updated for context PA
11:17:08 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:17:08 INFO  : Context for processor 'microblaze_0' is selected.
11:17:08 INFO  : 'con' command is executed.
11:17:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:17:08 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
11:28:25 INFO  : Disconnected from the channel tcfchan#6.
11:29:08 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
11:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:29:09 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
11:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:30 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
11:29:31 INFO  : Bootgen command execution is done.
11:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:21 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
11:30:21 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
11:30:24 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
11:30:25 INFO  : Bootgen command execution is done.
11:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:26 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:31:26 INFO  : 'jtag frequency' command is executed.
11:31:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:31:27 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
11:31:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:31:27 INFO  : Context for processor 'microblaze_0' is selected.
11:31:27 INFO  : System reset is completed.
11:31:30 INFO  : 'after 3000' command is executed.
11:31:30 INFO  : Context for processor 'microblaze_0' is selected.
11:31:30 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
11:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

11:31:30 INFO  : Memory regions updated for context PA
11:31:30 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:31:30 INFO  : Context for processor 'microblaze_0' is selected.
11:31:31 INFO  : 'con' command is executed.
11:31:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:31:31 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
11:36:06 INFO  : Disconnected from the channel tcfchan#7.
11:36:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:34 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:36:34 INFO  : 'jtag frequency' command is executed.
11:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:36:35 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
11:36:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:36:35 INFO  : Context for processor 'microblaze_0' is selected.
11:36:35 INFO  : System reset is completed.
11:36:38 INFO  : 'after 3000' command is executed.
11:36:38 INFO  : Context for processor 'microblaze_0' is selected.
11:36:38 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
11:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

11:36:38 INFO  : Memory regions updated for context PA
11:36:38 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:36:38 INFO  : Context for processor 'microblaze_0' is selected.
11:36:38 INFO  : 'con' command is executed.
11:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:36:38 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
11:37:25 INFO  : Disconnected from the channel tcfchan#8.
11:37:54 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
11:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:37:55 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
11:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:19 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
11:38:20 INFO  : Bootgen command execution is done.
11:39:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:46 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
11:39:46 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/te0711_app.elf.srec'.
11:39:48 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
11:39:49 INFO  : Bootgen command execution is done.
11:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:33 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:40:33 INFO  : 'jtag frequency' command is executed.
11:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:40:34 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
11:40:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:40:34 INFO  : Context for processor 'microblaze_0' is selected.
11:40:34 INFO  : System reset is completed.
11:40:37 INFO  : 'after 3000' command is executed.
11:40:37 INFO  : Context for processor 'microblaze_0' is selected.
11:40:37 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
11:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

11:40:37 INFO  : Memory regions updated for context PA
11:40:37 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:40:37 INFO  : Context for processor 'microblaze_0' is selected.
11:40:37 INFO  : 'con' command is executed.
11:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:40:37 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
11:41:39 INFO  : Disconnected from the channel tcfchan#9.
11:42:02 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
11:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:42:03 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
11:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:32 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
11:42:33 INFO  : Bootgen command execution is done.
11:43:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:28 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
11:43:28 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
11:43:35 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
11:43:36 INFO  : Bootgen command execution is done.
11:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:06 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:44:06 INFO  : 'jtag frequency' command is executed.
11:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:44:07 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
11:44:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:44:07 INFO  : Context for processor 'microblaze_0' is selected.
11:44:07 INFO  : System reset is completed.
11:44:10 INFO  : 'after 3000' command is executed.
11:44:10 INFO  : Context for processor 'microblaze_0' is selected.
11:44:10 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
11:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

11:44:10 INFO  : Memory regions updated for context PA
11:44:10 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:44:10 INFO  : Context for processor 'microblaze_0' is selected.
11:44:10 INFO  : 'con' command is executed.
11:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:44:10 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
11:46:49 INFO  : Disconnected from the channel tcfchan#10.
15:22:25 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
15:25:41 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
15:25:41 INFO  : No changes in MSS file content so sources will not be generated.
15:27:49 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
15:27:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
15:27:50 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
15:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:58 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
15:29:59 INFO  : Bootgen command execution is done.
15:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:26 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
15:30:27 INFO  : Bootgen command execution is done.
15:31:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:48 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
15:31:48 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
15:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:04 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
15:32:05 INFO  : Bootgen command execution is done.
17:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:09 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
18:01:11 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
18:01:33 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:01:33 ERROR : Failed to get platform details for the project 'te0711_app'. Cannot sync application flags.
18:01:34 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
18:01:34 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
18:01:34 ERROR : Failed to get platform details for the project 'qspi_bootloader_app'. Cannot sync application flags.
18:01:34 ERROR : Failed to compute checksum of hardware specification file used by project 'qspi_bootloader_app'
18:01:56 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
18:02:41 ERROR : Failed to compute checksum of hardware specification file used by project 'qspi_bootloader_app'
18:03:08 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:03:08 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:03:17 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:03:17 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:03:46 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
18:03:48 INFO  : XSCT server has started successfully.
18:03:48 INFO  : Registering command handlers for Vitis TCF services
18:03:48 INFO  : Successfully done setting XSCT server connection channel  
18:03:51 INFO  : plnx-install-location is set to ''
18:03:51 INFO  : Successfully done setting workspace for the tool. 
18:03:51 INFO  : Successfully done query RDI_DATADIR 
18:03:51 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
18:04:05 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
18:04:09 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:04:30 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:04:30 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
18:04:30 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
18:04:30 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
18:04:44 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
18:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:04:45 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
18:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:00 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
18:05:01 INFO  : Bootgen command execution is done.
18:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:28 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
18:05:28 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
18:05:32 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
18:05:33 INFO  : Bootgen command execution is done.
18:06:06 INFO  : The hardware specfication used by project 'qspi_bootloader_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:06:06 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
18:06:06 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
18:06:06 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' stored in project is removed.
18:06:06 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream' in project 'qspi_bootloader_app'.
18:06:20 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
18:06:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:06:21 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
18:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:48 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
18:06:49 INFO  : Bootgen command execution is done.
18:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:43 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
18:07:43 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
18:07:45 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
18:07:46 INFO  : Bootgen command execution is done.
18:14:50 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:14:51 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
18:15:01 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
18:15:02 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
18:16:09 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
18:16:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:16:09 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
18:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:00 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
18:17:01 INFO  : Bootgen command execution is done.
18:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:58 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
18:17:58 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
18:18:00 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
18:18:01 INFO  : Bootgen command execution is done.
18:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:26 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
18:18:27 INFO  : Bootgen command execution is done.
18:19:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:32 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
18:19:32 INFO  : 'jtag frequency' command is executed.
18:19:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:19:33 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
18:19:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:19:33 INFO  : Context for processor 'microblaze_0' is selected.
18:19:33 INFO  : System reset is completed.
18:19:36 INFO  : 'after 3000' command is executed.
18:19:36 INFO  : Context for processor 'microblaze_0' is selected.
18:19:36 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
18:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

18:19:36 INFO  : Memory regions updated for context PA
18:19:36 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:19:36 INFO  : Context for processor 'microblaze_0' is selected.
18:19:36 INFO  : 'con' command is executed.
18:19:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:19:36 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
18:21:10 INFO  : Disconnected from the channel tcfchan#2.
18:21:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:22 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
18:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:24:23 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
18:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:24 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
18:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:30:24 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
18:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:28 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
18:33:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:33:29 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
18:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:26 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
18:35:26 INFO  : 'jtag frequency' command is executed.
18:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:35:27 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
18:35:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:35:27 INFO  : Context for processor 'microblaze_0' is selected.
18:35:27 INFO  : System reset is completed.
18:35:30 INFO  : 'after 3000' command is executed.
18:35:30 INFO  : Context for processor 'microblaze_0' is selected.
18:35:30 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
18:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

18:35:30 INFO  : Memory regions updated for context PA
18:35:30 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:35:30 INFO  : Context for processor 'microblaze_0' is selected.
18:35:30 INFO  : 'con' command is executed.
18:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:35:30 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
18:36:47 INFO  : Disconnected from the channel tcfchan#3.
18:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:53 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
18:36:53 INFO  : 'jtag frequency' command is executed.
18:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:36:54 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
18:36:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:36:54 INFO  : Context for processor 'microblaze_0' is selected.
18:36:54 INFO  : System reset is completed.
18:36:57 INFO  : 'after 3000' command is executed.
18:36:57 INFO  : Context for processor 'microblaze_0' is selected.
18:36:57 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
18:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

18:36:57 INFO  : Memory regions updated for context PA
18:36:57 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:36:57 INFO  : Context for processor 'microblaze_0' is selected.
18:36:57 INFO  : 'con' command is executed.
18:36:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:36:57 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
18:38:08 INFO  : Disconnected from the channel tcfchan#4.
18:46:58 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
18:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
18:46:59 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
19:11:40 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
19:11:41 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
19:16:56 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:16:56 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:17:02 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:17:02 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:17:10 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:17:10 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:18:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
19:18:39 INFO  : XSCT server has started successfully.
19:18:39 INFO  : Successfully done setting XSCT server connection channel  
19:18:39 INFO  : Successfully done setting workspace for the tool. 
19:18:39 INFO  : plnx-install-location is set to ''
19:18:39 INFO  : Successfully done query RDI_DATADIR 
19:18:39 INFO  : Registering command handlers for Vitis TCF services
19:18:49 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
19:18:59 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
19:19:05 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
19:19:44 INFO  : Inferring section assignments and sizes from elf file: /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
19:19:51 INFO  : Successfully generated /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/src/lscript.ld.
19:19:51 INFO  : Applying linker script to all configurations of project qspi_bootloader_app.
19:19:51 INFO  : Setting rebuild state to true for all configurations of project qspi_bootloader_app.
19:19:54 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
19:20:01 INFO  : Inferring section assignments and sizes from elf file: /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
19:20:04 INFO  : Successfully generated /home/parallels/te0711_prj/vitis_workspace/te0711_app/src/lscript.ld.
19:20:04 INFO  : Applying linker script to all configurations of project te0711_app.
19:20:04 INFO  : Setting rebuild state to true for all configurations of project te0711_app.
19:20:08 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
19:20:14 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
19:20:14 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:20:14 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
19:20:14 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
19:20:14 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' stored in project is removed.
19:20:14 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
19:20:15 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
19:20:15 INFO  : The hardware specfication used by project 'qspi_bootloader_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:20:15 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
19:20:15 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
19:20:15 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' stored in project is removed.
19:20:15 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream' in project 'qspi_bootloader_app'.
19:21:04 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
19:21:05 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
19:21:09 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
19:21:10 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
19:22:06 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
19:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
19:22:07 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
19:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:36 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' is generated.
19:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
19:25:37 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
19:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:58 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/flash/BOOT.bin  -interface spi
19:25:59 INFO  : Bootgen command execution is done.
19:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:56 INFO  : Converting 'microblaze' ELF file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' into bootable SREC format.
19:26:56 INFO  : Caching converted image as '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/te0711_app.elf.srec'.
19:27:04 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/bootimage.bif -w -o /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/flash/BOOT.bin  -interface spi
19:27:05 INFO  : Bootgen command execution is done.
09:16:38 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
09:16:41 INFO  : Registering command handlers for Vitis TCF services
09:16:41 INFO  : XSCT server has started successfully.
09:16:41 INFO  : plnx-install-location is set to ''
09:16:42 INFO  : Successfully done setting XSCT server connection channel  
09:16:42 INFO  : Successfully done query RDI_DATADIR 
09:16:42 INFO  : Successfully done setting workspace for the tool. 
14:04:11 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
07:38:38 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
07:38:40 INFO  : Registering command handlers for Vitis TCF services
07:38:41 INFO  : XSCT server has started successfully.
07:38:41 INFO  : Successfully done setting XSCT server connection channel  
07:38:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/hw/design_1_wrapper.xsa is already opened

07:38:44 INFO  : plnx-install-location is set to ''
07:38:44 INFO  : Successfully done setting workspace for the tool. 
07:38:44 INFO  : Successfully done query RDI_DATADIR 
07:38:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
08:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:02:18 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
08:02:18 INFO  : 'jtag frequency' command is executed.
08:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
08:02:19 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit"
08:02:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:02:19 INFO  : Context for processor 'microblaze_0' is selected.
08:02:19 INFO  : System reset is completed.
08:02:22 INFO  : 'after 3000' command is executed.
08:02:22 INFO  : Context for processor 'microblaze_0' is selected.
08:02:22 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf' is downloaded to processor 'microblaze_0'.
08:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/Debug/qspi_bootloader_app.elf
----------------End of Script----------------

08:02:22 INFO  : Memory regions updated for context PA
08:02:22 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
08:02:22 INFO  : Context for processor 'microblaze_0' is selected.
08:02:22 INFO  : 'con' command is executed.
08:02:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

08:02:22 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_qspi_bootloader_app-default.tcl'
08:09:58 INFO  : Disconnected from the channel tcfchan#1.
10:27:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
10:27:58 INFO  : Registering command handlers for Vitis TCF services
10:27:58 INFO  : XSCT server has started successfully.
10:27:59 INFO  : plnx-install-location is set to ''
10:27:59 INFO  : Successfully done setting XSCT server connection channel  
10:27:59 INFO  : Successfully done query RDI_DATADIR 
10:27:59 INFO  : Successfully done setting workspace for the tool. 
10:29:06 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
10:30:37 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
10:30:39 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
10:31:08 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

10:31:36 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
10:31:38 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

10:31:38 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

10:31:58 ERROR : Failed to compute checksum of hardware specification file used by project 'qspi_bootloader_app'
10:32:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
10:32:40 INFO  : Registering command handlers for Vitis TCF services
10:32:41 INFO  : XSCT server has started successfully.
10:32:41 INFO  : plnx-install-location is set to ''
10:32:41 INFO  : Successfully done setting XSCT server connection channel  
10:32:41 INFO  : Successfully done setting workspace for the tool. 
10:32:41 INFO  : Successfully done query RDI_DATADIR 
10:32:54 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
10:33:19 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
10:33:20 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:33:20 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
10:33:20 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
10:33:20 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
10:33:34 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
10:33:34 INFO  : The hardware specfication used by project 'qspi_bootloader_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:33:34 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
10:33:34 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
10:33:34 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/download.bit' stored in project is removed.
10:33:34 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream' in project 'qspi_bootloader_app'.
10:42:27 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
10:43:04 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
10:43:05 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
10:55:37 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
10:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
10:55:38 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
10:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:23 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
10:56:23 INFO  : 'jtag frequency' command is executed.
10:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
10:56:23 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
10:56:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:56:23 INFO  : Context for processor 'microblaze_0' is selected.
10:56:23 INFO  : System reset is completed.
10:56:26 INFO  : 'after 3000' command is executed.
10:56:26 INFO  : Context for processor 'microblaze_0' is selected.
10:56:27 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
10:56:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

10:56:27 INFO  : Memory regions updated for context PA
10:56:27 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
10:56:27 INFO  : Context for processor 'microblaze_0' is selected.
10:56:27 INFO  : 'con' command is executed.
10:56:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:56:27 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
10:57:56 INFO  : Disconnected from the channel tcfchan#2.
10:59:20 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
10:59:20 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
10:59:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:27 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
10:59:27 INFO  : 'jtag frequency' command is executed.
10:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
10:59:28 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
10:59:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:59:28 INFO  : Context for processor 'microblaze_0' is selected.
10:59:28 INFO  : System reset is completed.
10:59:31 INFO  : 'after 3000' command is executed.
10:59:31 INFO  : Context for processor 'microblaze_0' is selected.
10:59:31 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
10:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

10:59:31 INFO  : Memory regions updated for context PA
10:59:31 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
10:59:31 INFO  : Context for processor 'microblaze_0' is selected.
10:59:31 INFO  : 'con' command is executed.
10:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:59:31 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
10:59:56 INFO  : Disconnected from the channel tcfchan#3.
11:00:01 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:00:02 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:00:50 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:00:50 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:56 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:00:56 INFO  : 'jtag frequency' command is executed.
11:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:00:56 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:00:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:00:56 INFO  : Context for processor 'microblaze_0' is selected.
11:00:56 INFO  : System reset is completed.
11:00:59 INFO  : 'after 3000' command is executed.
11:00:59 INFO  : Context for processor 'microblaze_0' is selected.
11:00:59 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
11:00:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

11:00:59 INFO  : Memory regions updated for context PA
11:00:59 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:01:00 INFO  : Context for processor 'microblaze_0' is selected.
11:01:00 INFO  : 'con' command is executed.
11:01:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:01:00 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
11:01:31 INFO  : Disconnected from the channel tcfchan#4.
11:19:22 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:19:22 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
14:44:06 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
14:44:06 INFO  : No changes in MSS file content so sources will not be generated.
08:52:19 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
08:52:21 INFO  : Registering command handlers for Vitis TCF services
08:52:21 INFO  : XSCT server has started successfully.
08:52:24 INFO  : Successfully done setting XSCT server connection channel  
08:52:24 INFO  : plnx-install-location is set to ''
08:52:24 INFO  : Successfully done query RDI_DATADIR 
08:52:24 INFO  : Successfully done setting workspace for the tool. 
08:52:24 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
08:52:40 INFO  : Hardware specification for platform project 'te0711_pltfrm' is updated.
08:52:41 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
08:53:15 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:53:26 ERROR : Failed to compute checksum of hardware specification file used by project 'te0711_app'
08:53:29 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:53:57 ERROR : Failed to compute checksum of hardware specification file used by project 'qspi_bootloader_app'
08:53:59 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:54:06 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
08:54:06 ERROR : Failed to get platform details for the project 'qspi_bootloader_app'. Cannot sync application flags.
08:54:07 ERROR : Failed to compute checksum of hardware specification file used by project 'qspi_bootloader_app'
08:54:16 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:54:16 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:54:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/te0711_prj/vitis_workspace/temp_xsdb_launch_script.tcl
08:54:56 INFO  : Registering command handlers for Vitis TCF services
08:54:57 INFO  : XSCT server has started successfully.
08:54:57 INFO  : Successfully done setting XSCT server connection channel  
08:54:57 INFO  : plnx-install-location is set to ''
08:54:57 INFO  : Successfully done setting workspace for the tool. 
08:54:57 INFO  : Successfully done query RDI_DATADIR 
08:55:07 INFO  : Successfully done sdx_reload_mss "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/microblaze_0/standalone_domain/bsp/system.mss"
08:55:39 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:55:39 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:55:47 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
08:56:00 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:56:00 ERROR : Failed to openhw "/home/parallels/te0711_prj/vitis_workspace/te0711_pltfrm/export/te0711_pltfrm/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:56:08 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:26:01 INFO  : The hardware specfication used by project 'te0711_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:26:02 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
11:26:02 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
11:26:02 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' stored in project is removed.
11:26:02 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream' in project 'te0711_app'.
11:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:02 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:26:02 INFO  : 'jtag frequency' command is executed.
11:26:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:26:02 ERROR : couldn't open "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit": no such file or directory
11:26:02 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit": no such file or directory
11:26:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:26:02 ERROR : couldn't open "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit": no such file or directory
11:26:18 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:26:43 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
11:26:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:26:44 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:49 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:26:49 INFO  : 'jtag frequency' command is executed.
11:26:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:26:50 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:26:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:26:50 INFO  : Context for processor 'microblaze_0' is selected.
11:26:50 INFO  : System reset is completed.
11:26:53 INFO  : 'after 3000' command is executed.
11:26:53 INFO  : Context for processor 'microblaze_0' is selected.
11:26:53 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
11:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

11:26:53 INFO  : Memory regions updated for context PA
11:26:53 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:26:53 INFO  : Context for processor 'microblaze_0' is selected.
11:26:53 INFO  : 'con' command is executed.
11:26:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:26:53 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
11:27:22 INFO  : Disconnected from the channel tcfchan#6.
11:27:37 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:27:38 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:27:38 INFO  : The hardware specfication used by project 'qspi_bootloader_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:27:38 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
11:27:38 INFO  : The file '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
11:27:38 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/te0711_prj/vitis_workspace/qspi_bootloader_app/_ide/bitstream' in project 'qspi_bootloader_app'.
11:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:51 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:27:51 INFO  : 'jtag frequency' command is executed.
11:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:27:52 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:27:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:27:52 INFO  : Context for processor 'microblaze_0' is selected.
11:27:52 INFO  : System reset is completed.
11:27:55 INFO  : 'after 3000' command is executed.
11:27:55 INFO  : Context for processor 'microblaze_0' is selected.
11:27:55 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
11:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

11:27:55 INFO  : Memory regions updated for context PA
11:27:55 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:27:55 INFO  : Context for processor 'microblaze_0' is selected.
11:27:55 INFO  : 'con' command is executed.
11:27:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:27:55 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
11:28:20 INFO  : Disconnected from the channel tcfchan#7.
11:28:26 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:28:27 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:28:47 INFO  : Bit file '/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit' is generated.
11:28:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:28:48 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:54 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:28:54 INFO  : 'jtag frequency' command is executed.
11:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:28:55 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:28:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:28:55 INFO  : Context for processor 'microblaze_0' is selected.
11:28:55 INFO  : System reset is completed.
11:28:58 INFO  : 'after 3000' command is executed.
11:28:58 INFO  : Context for processor 'microblaze_0' is selected.
11:28:58 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
11:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

11:28:58 INFO  : Memory regions updated for context PA
11:28:58 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:28:58 INFO  : Context for processor 'microblaze_0' is selected.
11:28:58 INFO  : 'con' command is executed.
11:28:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:28:58 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
11:29:21 INFO  : Disconnected from the channel tcfchan#8.
11:29:29 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:29:29 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:38 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:29:38 INFO  : 'jtag frequency' command is executed.
11:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:29:39 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:29:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:29:39 INFO  : Context for processor 'microblaze_0' is selected.
11:29:39 INFO  : System reset is completed.
11:29:42 INFO  : 'after 3000' command is executed.
11:29:42 INFO  : Context for processor 'microblaze_0' is selected.
11:29:42 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
11:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

11:29:42 INFO  : Memory regions updated for context PA
11:29:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:29:42 INFO  : Context for processor 'microblaze_0' is selected.
11:29:42 INFO  : 'con' command is executed.
11:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:29:42 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
11:29:56 INFO  : Disconnected from the channel tcfchan#9.
11:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:05 INFO  : Jtag cable 'JTAG-ONB4 251633005EB3A' is selected.
11:35:05 INFO  : 'jtag frequency' command is executed.
11:35:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0' command is executed.
11:35:05 INFO  : FPGA configured successfully with bitstream "/home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit"
11:35:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:35:05 INFO  : Context for processor 'microblaze_0' is selected.
11:35:05 INFO  : System reset is completed.
11:35:09 INFO  : 'after 3000' command is executed.
11:35:09 INFO  : Context for processor 'microblaze_0' is selected.
11:35:09 INFO  : The application '/home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf' is downloaded to processor 'microblaze_0'.
11:35:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633005EB3A" && level==0} -index 0
fpga -file /home/parallels/te0711_prj/vitis_workspace/te0711_app/_ide/bitstream/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/parallels/te0711_prj/vitis_workspace/te0711_app/Debug/te0711_app.elf
----------------End of Script----------------

11:35:09 INFO  : Memory regions updated for context PA
11:35:09 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:35:09 INFO  : Context for processor 'microblaze_0' is selected.
11:35:09 INFO  : 'con' command is executed.
11:35:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:35:09 INFO  : Launch script is exported to file '/home/parallels/te0711_prj/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_te0711_app-default.tcl'
11:35:29 INFO  : Disconnected from the channel tcfchan#10.
11:37:25 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:37:25 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
11:38:18 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
11:38:19 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
12:03:24 INFO  : Checking for BSP changes to sync application flags for project 'te0711_app'...
12:03:25 INFO  : Checking for BSP changes to sync application flags for project 'qspi_bootloader_app'...
