<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ahcisatareg.h source code [netbsd/sys/dev/ic/ahcisatareg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ahci_cmd_header,ahci_cmd_tbl,ahci_dma_prd,ahci_r_fis "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/ahcisatareg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='ahcisatareg.h.html'>ahcisatareg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ahcisatareg.h,v 1.15 2019/01/14 21:09:01 jdolecek Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2006 Manuel Bouyer.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/* SATA AHCI v1.0 register defines */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/* misc defines */</i></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/AHCI_MAX_PORTS" data-ref="_M/AHCI_MAX_PORTS">AHCI_MAX_PORTS</dfn> 32</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/AHCI_MAX_CMDS" data-ref="_M/AHCI_MAX_CMDS">AHCI_MAX_CMDS</dfn> 32</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/* in-memory structures used by the controller */</i></td></tr>
<tr><th id="35">35</th><td><i>/* physical region descriptor: points to a region of data (max 4MB) */</i></td></tr>
<tr><th id="36">36</th><td><b>struct</b> <dfn class="type def" id="ahci_dma_prd" title='ahci_dma_prd' data-ref="ahci_dma_prd" data-ref-filename="ahci_dma_prd">ahci_dma_prd</dfn> {</td></tr>
<tr><th id="37">37</th><td>	<a class="typedef" href="../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="ahci_dma_prd::prd_dba" title='ahci_dma_prd::prd_dba' data-ref="ahci_dma_prd::prd_dba" data-ref-filename="ahci_dma_prd..prd_dba">prd_dba</dfn>; <i>/* data base address */</i></td></tr>
<tr><th id="38">38</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="ahci_dma_prd::prd_res" title='ahci_dma_prd::prd_res' data-ref="ahci_dma_prd::prd_res" data-ref-filename="ahci_dma_prd..prd_res">prd_res</dfn>; <i>/* reserved */</i></td></tr>
<tr><th id="39">39</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="ahci_dma_prd::prd_dbc" title='ahci_dma_prd::prd_dbc' data-ref="ahci_dma_prd::prd_dbc" data-ref-filename="ahci_dma_prd..prd_dbc">prd_dbc</dfn>; <i>/* data byte count */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/AHCI_PRD_DBC_MASK" data-ref="_M/AHCI_PRD_DBC_MASK">AHCI_PRD_DBC_MASK</dfn> 0x003fffff</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/AHCI_PRD_DBC_IPC" data-ref="_M/AHCI_PRD_DBC_IPC">AHCI_PRD_DBC_IPC</dfn>  0x80000000 /* interrupt on completion */</u></td></tr>
<tr><th id="42">42</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/AHCI_NPRD" data-ref="_M/AHCI_NPRD">AHCI_NPRD</dfn> ((MAXPHYS/PAGE_SIZE) + 1)</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>/* command table: describe a command to send to drive */</i></td></tr>
<tr><th id="47">47</th><td><b>struct</b> <dfn class="type def" id="ahci_cmd_tbl" title='ahci_cmd_tbl' data-ref="ahci_cmd_tbl" data-ref-filename="ahci_cmd_tbl">ahci_cmd_tbl</dfn> {</td></tr>
<tr><th id="48">48</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="ahci_cmd_tbl::cmdt_cfis" title='ahci_cmd_tbl::cmdt_cfis' data-ref="ahci_cmd_tbl::cmdt_cfis" data-ref-filename="ahci_cmd_tbl..cmdt_cfis">cmdt_cfis</dfn>[<var>64</var>]; <i>/* command FIS */</i></td></tr>
<tr><th id="49">49</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="ahci_cmd_tbl::cmdt_acmd" title='ahci_cmd_tbl::cmdt_acmd' data-ref="ahci_cmd_tbl::cmdt_acmd" data-ref-filename="ahci_cmd_tbl..cmdt_acmd">cmdt_acmd</dfn>[<var>16</var>]; <i>/* ATAPI command */</i></td></tr>
<tr><th id="50">50</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="ahci_cmd_tbl::cmdt_res" title='ahci_cmd_tbl::cmdt_res' data-ref="ahci_cmd_tbl::cmdt_res" data-ref-filename="ahci_cmd_tbl..cmdt_res">cmdt_res</dfn>[<var>48</var>]; <i>/* reserved */</i></td></tr>
<tr><th id="51">51</th><td>	<b>struct</b> <a class="type" href="#ahci_dma_prd" title='ahci_dma_prd' data-ref="ahci_dma_prd" data-ref-filename="ahci_dma_prd">ahci_dma_prd</a> <dfn class="decl field" id="ahci_cmd_tbl::cmdt_prd" title='ahci_cmd_tbl::cmdt_prd' data-ref="ahci_cmd_tbl::cmdt_prd" data-ref-filename="ahci_cmd_tbl..cmdt_prd">cmdt_prd</dfn>[<var>1</var>]; <i>/* extended to AHCI_NPRD */</i></td></tr>
<tr><th id="52">52</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDTBL_ALIGN" data-ref="_M/AHCI_CMDTBL_ALIGN">AHCI_CMDTBL_ALIGN</dfn> 0x7f</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDTBL_SIZE" data-ref="_M/AHCI_CMDTBL_SIZE">AHCI_CMDTBL_SIZE</dfn> ((sizeof(struct ahci_cmd_tbl) + \</u></td></tr>
<tr><th id="57">57</th><td><u>    (sizeof(struct ahci_dma_prd) * (AHCI_NPRD - 1)) + (AHCI_CMDTBL_ALIGN)) \</u></td></tr>
<tr><th id="58">58</th><td><u>    &amp; ~AHCI_CMDTBL_ALIGN)</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/*</i></td></tr>
<tr><th id="61">61</th><td><i> * command header: points to a command table. The command list is an array</i></td></tr>
<tr><th id="62">62</th><td><i> * of theses.</i></td></tr>
<tr><th id="63">63</th><td><i> */</i></td></tr>
<tr><th id="64">64</th><td><b>struct</b> <dfn class="type def" id="ahci_cmd_header" title='ahci_cmd_header' data-ref="ahci_cmd_header" data-ref-filename="ahci_cmd_header">ahci_cmd_header</dfn> {</td></tr>
<tr><th id="65">65</th><td>	<a class="typedef" href="../../sys/types.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="ahci_cmd_header::cmdh_flags" title='ahci_cmd_header::cmdh_flags' data-ref="ahci_cmd_header::cmdh_flags" data-ref-filename="ahci_cmd_header..cmdh_flags">cmdh_flags</dfn>;</td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_F_PMP_MASK" data-ref="_M/AHCI_CMDH_F_PMP_MASK">AHCI_CMDH_F_PMP_MASK</dfn>	0xf000 /* port multiplier port */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_F_PMP_SHIFT" data-ref="_M/AHCI_CMDH_F_PMP_SHIFT">AHCI_CMDH_F_PMP_SHIFT</dfn>	12</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_F_CBSY" data-ref="_M/AHCI_CMDH_F_CBSY">AHCI_CMDH_F_CBSY</dfn>	0x0400 /* clear BSY on R_OK */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_F_BIST" data-ref="_M/AHCI_CMDH_F_BIST">AHCI_CMDH_F_BIST</dfn>	0x0200 /* BIST FIS */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_F_RST" data-ref="_M/AHCI_CMDH_F_RST">AHCI_CMDH_F_RST</dfn>		0x0100 /* Reset FIS */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_F_PRF" data-ref="_M/AHCI_CMDH_F_PRF">AHCI_CMDH_F_PRF</dfn>		0x0080 /* prefectchable */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_F_WR" data-ref="_M/AHCI_CMDH_F_WR">AHCI_CMDH_F_WR</dfn>		0x0040 /* write */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_F_A" data-ref="_M/AHCI_CMDH_F_A">AHCI_CMDH_F_A</dfn>		0x0020 /* ATAPI */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_F_CFL_MASK" data-ref="_M/AHCI_CMDH_F_CFL_MASK">AHCI_CMDH_F_CFL_MASK</dfn>	0x001f /* command FIS length (in dw) */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_F_CFL_SHIFT" data-ref="_M/AHCI_CMDH_F_CFL_SHIFT">AHCI_CMDH_F_CFL_SHIFT</dfn>	0</u></td></tr>
<tr><th id="76">76</th><td>	<a class="typedef" href="../../sys/types.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="ahci_cmd_header::cmdh_prdtl" title='ahci_cmd_header::cmdh_prdtl' data-ref="ahci_cmd_header::cmdh_prdtl" data-ref-filename="ahci_cmd_header..cmdh_prdtl">cmdh_prdtl</dfn>;	<i>/* number of cmdt_prd */</i></td></tr>
<tr><th id="77">77</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="ahci_cmd_header::cmdh_prdbc" title='ahci_cmd_header::cmdh_prdbc' data-ref="ahci_cmd_header::cmdh_prdbc" data-ref-filename="ahci_cmd_header..cmdh_prdbc">cmdh_prdbc</dfn>;	<i>/* physical region descriptor byte count */</i></td></tr>
<tr><th id="78">78</th><td>	<a class="typedef" href="../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="ahci_cmd_header::cmdh_cmdtba" title='ahci_cmd_header::cmdh_cmdtba' data-ref="ahci_cmd_header::cmdh_cmdtba" data-ref-filename="ahci_cmd_header..cmdh_cmdtba">cmdh_cmdtba</dfn>;	<i>/* phys. addr. of cmd_tbl, 128bytes aligned */</i></td></tr>
<tr><th id="79">79</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="ahci_cmd_header::cmdh_res" title='ahci_cmd_header::cmdh_res' data-ref="ahci_cmd_header::cmdh_res" data-ref-filename="ahci_cmd_header..cmdh_res">cmdh_res</dfn>[<var>4</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="80">80</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/AHCI_CMDH_SIZE" data-ref="_M/AHCI_CMDH_SIZE">AHCI_CMDH_SIZE</dfn> (sizeof(struct ahci_cmd_header) * AHCI_MAX_CMDS)</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/* received FIS: where the HBA stores various type of FIS it receives */</i></td></tr>
<tr><th id="85">85</th><td><b>struct</b> <dfn class="type def" id="ahci_r_fis" title='ahci_r_fis' data-ref="ahci_r_fis" data-ref-filename="ahci_r_fis">ahci_r_fis</dfn> {</td></tr>
<tr><th id="86">86</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="ahci_r_fis::rfis_dsfis" title='ahci_r_fis::rfis_dsfis' data-ref="ahci_r_fis::rfis_dsfis" data-ref-filename="ahci_r_fis..rfis_dsfis">rfis_dsfis</dfn>[<var>32</var>];	<i>/* DMA setup FIS */</i></td></tr>
<tr><th id="87">87</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="ahci_r_fis::rfis_psfis" title='ahci_r_fis::rfis_psfis' data-ref="ahci_r_fis::rfis_psfis" data-ref-filename="ahci_r_fis..rfis_psfis">rfis_psfis</dfn>[<var>32</var>]; <i>/* PIO setup FIS */</i></td></tr>
<tr><th id="88">88</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="ahci_r_fis::rfis_rfis" title='ahci_r_fis::rfis_rfis' data-ref="ahci_r_fis::rfis_rfis" data-ref-filename="ahci_r_fis..rfis_rfis">rfis_rfis</dfn>[<var>24</var>];  <i>/* D2H register FIS */</i></td></tr>
<tr><th id="89">89</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="ahci_r_fis::rfis_sdbfis" title='ahci_r_fis::rfis_sdbfis' data-ref="ahci_r_fis::rfis_sdbfis" data-ref-filename="ahci_r_fis..rfis_sdbfis">rfis_sdbfis</dfn>[<var>8</var>]; <i>/* set device bit FIS */</i></td></tr>
<tr><th id="90">90</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="ahci_r_fis::rfis_ukfis" title='ahci_r_fis::rfis_ukfis' data-ref="ahci_r_fis::rfis_ukfis" data-ref-filename="ahci_r_fis..rfis_ukfis">rfis_ukfis</dfn>[<var>64</var>]; <i>/* unknown FIS */</i></td></tr>
<tr><th id="91">91</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="ahci_r_fis::rfis_res" title='ahci_r_fis::rfis_res' data-ref="ahci_r_fis::rfis_res" data-ref-filename="ahci_r_fis..rfis_res">rfis_res</dfn>[<var>96</var>];   <i>/* reserved */</i></td></tr>
<tr><th id="92">92</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/AHCI_RFIS_SIZE" data-ref="_M/AHCI_RFIS_SIZE">AHCI_RFIS_SIZE</dfn> (sizeof(struct ahci_r_fis))</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/* PCI registers */</i></td></tr>
<tr><th id="97">97</th><td><i>/* class Mass storage, subclass SATA, interface AHCI */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PCI_INTERFACE_SATA_AHCI" data-ref="_M/PCI_INTERFACE_SATA_AHCI">PCI_INTERFACE_SATA_AHCI</dfn>	0x01</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/AHCI_PCI_ABAR" data-ref="_M/AHCI_PCI_ABAR">AHCI_PCI_ABAR</dfn>	0x24 /* native AHCI registers (memory mapped) */</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/*  ABAR registers */</i></td></tr>
<tr><th id="103">103</th><td><i>/* Global registers */</i></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/AHCI_CAP" data-ref="_M/AHCI_CAP">AHCI_CAP</dfn>	0x00 /* HBA capabilities */</u></td></tr>
<tr><th id="105">105</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_NPMASK" data-ref="_M/AHCI_CAP_NPMASK">AHCI_CAP_NPMASK</dfn>	0x0000001f /* Number of ports */</u></td></tr>
<tr><th id="106">106</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_XS" data-ref="_M/AHCI_CAP_XS">AHCI_CAP_XS</dfn>	0x00000020 /* External SATA */</u></td></tr>
<tr><th id="107">107</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_EM" data-ref="_M/AHCI_CAP_EM">AHCI_CAP_EM</dfn>	0x00000040 /* Enclosure Management */</u></td></tr>
<tr><th id="108">108</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_CCC" data-ref="_M/AHCI_CAP_CCC">AHCI_CAP_CCC</dfn>	0x00000080 /* command completion coalescing */</u></td></tr>
<tr><th id="109">109</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_NCS" data-ref="_M/AHCI_CAP_NCS">AHCI_CAP_NCS</dfn>	0x00001f00 /* number of command slots */</u></td></tr>
<tr><th id="110">110</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_PS" data-ref="_M/AHCI_CAP_PS">AHCI_CAP_PS</dfn>	0x00002000 /* Partial State */</u></td></tr>
<tr><th id="111">111</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_SS" data-ref="_M/AHCI_CAP_SS">AHCI_CAP_SS</dfn>	0x00004000 /* Slumber State */</u></td></tr>
<tr><th id="112">112</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_PMD" data-ref="_M/AHCI_CAP_PMD">AHCI_CAP_PMD</dfn>	0x00008000 /* PIO multiple DRQ blocks */</u></td></tr>
<tr><th id="113">113</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_FBS" data-ref="_M/AHCI_CAP_FBS">AHCI_CAP_FBS</dfn>	0x00010000 /* FIS-Based switching */</u></td></tr>
<tr><th id="114">114</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_SPM" data-ref="_M/AHCI_CAP_SPM">AHCI_CAP_SPM</dfn>	0x00020000 /* Port multipliers */</u></td></tr>
<tr><th id="115">115</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_SAM" data-ref="_M/AHCI_CAP_SAM">AHCI_CAP_SAM</dfn>	0x00040000 /* AHCI-only */</u></td></tr>
<tr><th id="116">116</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_NZO" data-ref="_M/AHCI_CAP_NZO">AHCI_CAP_NZO</dfn>	0x00080000 /* Non-zero DMA offset (reserved) */</u></td></tr>
<tr><th id="117">117</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_IS" data-ref="_M/AHCI_CAP_IS">AHCI_CAP_IS</dfn>	0x00f00000 /* Interface speed */</u></td></tr>
<tr><th id="118">118</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_IS_GEN1" data-ref="_M/AHCI_CAP_IS_GEN1">AHCI_CAP_IS_GEN1</dfn>	0x00100000 /* 1.5 Gb/s */</u></td></tr>
<tr><th id="119">119</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_IS_GEN2" data-ref="_M/AHCI_CAP_IS_GEN2">AHCI_CAP_IS_GEN2</dfn>	0x00200000 /* 3.0 Gb/s */</u></td></tr>
<tr><th id="120">120</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_IS_GEN3" data-ref="_M/AHCI_CAP_IS_GEN3">AHCI_CAP_IS_GEN3</dfn>	0x00300000 /* 6.0 Gb/s */</u></td></tr>
<tr><th id="121">121</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_CLO" data-ref="_M/AHCI_CAP_CLO">AHCI_CAP_CLO</dfn>	0x01000000 /* Command list override */</u></td></tr>
<tr><th id="122">122</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_AL" data-ref="_M/AHCI_CAP_AL">AHCI_CAP_AL</dfn>	0x02000000 /* Single Activitly LED */</u></td></tr>
<tr><th id="123">123</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_ALP" data-ref="_M/AHCI_CAP_ALP">AHCI_CAP_ALP</dfn>	0x04000000 /* Agressive link power management */</u></td></tr>
<tr><th id="124">124</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_SSU" data-ref="_M/AHCI_CAP_SSU">AHCI_CAP_SSU</dfn>	0x08000000 /* Staggered spin-up */</u></td></tr>
<tr><th id="125">125</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_MPS" data-ref="_M/AHCI_CAP_MPS">AHCI_CAP_MPS</dfn>	0x10000000 /* Mechanical swicth */</u></td></tr>
<tr><th id="126">126</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_NTF" data-ref="_M/AHCI_CAP_NTF">AHCI_CAP_NTF</dfn>	0x20000000 /* Snotification */</u></td></tr>
<tr><th id="127">127</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_NCQ" data-ref="_M/AHCI_CAP_NCQ">AHCI_CAP_NCQ</dfn>	0x40000000 /* Native command queuing */</u></td></tr>
<tr><th id="128">128</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP_64BIT" data-ref="_M/AHCI_CAP_64BIT">AHCI_CAP_64BIT</dfn>	0x80000000 /* 64bit addresses */</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/AHCI_GHC" data-ref="_M/AHCI_GHC">AHCI_GHC</dfn>	0x04 /* HBA control */</u></td></tr>
<tr><th id="131">131</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_GHC_HR" data-ref="_M/AHCI_GHC_HR">AHCI_GHC_HR</dfn>	 0x00000001 /* HBA reset */</u></td></tr>
<tr><th id="132">132</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_GHC_IE" data-ref="_M/AHCI_GHC_IE">AHCI_GHC_IE</dfn>	 0x00000002 /* Interrupt enable */</u></td></tr>
<tr><th id="133">133</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_GHC_MRSM" data-ref="_M/AHCI_GHC_MRSM">AHCI_GHC_MRSM</dfn>	 0x00000004 /* MSI revert to single message */</u></td></tr>
<tr><th id="134">134</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_GHC_AE" data-ref="_M/AHCI_GHC_AE">AHCI_GHC_AE</dfn>	 0x80000000 /* AHCI enable */</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/AHCI_IS" data-ref="_M/AHCI_IS">AHCI_IS</dfn>		0x08 /* Interrupt status register: one bit per port */</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/AHCI_PI" data-ref="_M/AHCI_PI">AHCI_PI</dfn>		0x0c /* Port implemented: one bit per port */</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/AHCI_VS" data-ref="_M/AHCI_VS">AHCI_VS</dfn>		0x10 /* AHCI version */</u></td></tr>
<tr><th id="141">141</th><td><u>#define		<dfn class="macro" id="_M/AHCI_VS_095" data-ref="_M/AHCI_VS_095">AHCI_VS_095</dfn>	0x00000905 /* AHCI spec 0.95 */</u></td></tr>
<tr><th id="142">142</th><td><u>#define		<dfn class="macro" id="_M/AHCI_VS_100" data-ref="_M/AHCI_VS_100">AHCI_VS_100</dfn>	0x00010000 /* AHCI spec 1.0 */</u></td></tr>
<tr><th id="143">143</th><td><u>#define		<dfn class="macro" id="_M/AHCI_VS_110" data-ref="_M/AHCI_VS_110">AHCI_VS_110</dfn>	0x00010100 /* AHCI spec 1.1 */</u></td></tr>
<tr><th id="144">144</th><td><u>#define		<dfn class="macro" id="_M/AHCI_VS_120" data-ref="_M/AHCI_VS_120">AHCI_VS_120</dfn>	0x00010200 /* AHCI spec 1.2 */</u></td></tr>
<tr><th id="145">145</th><td><u>#define		<dfn class="macro" id="_M/AHCI_VS_130" data-ref="_M/AHCI_VS_130">AHCI_VS_130</dfn>	0x00010300 /* AHCI spec 1.3 */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/AHCI_VS_MJR" data-ref="_M/AHCI_VS_MJR">AHCI_VS_MJR</dfn>(v) ((unsigned int)__SHIFTOUT(v, __BITS(31, 16)))</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/AHCI_VS_MNR" data-ref="_M/AHCI_VS_MNR">AHCI_VS_MNR</dfn>(v) ((unsigned int)__SHIFTOUT(v, __BITS(15, 8)) * 10 + (unsigned int)__SHIFTOUT(v, __BITS(7, 0) * 1))</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/AHCI_CC_CTL" data-ref="_M/AHCI_CC_CTL">AHCI_CC_CTL</dfn>	0x14 /* command completion coalescing control */</u></td></tr>
<tr><th id="150">150</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_CC_TV_MASK" data-ref="_M/AHCI_CC_TV_MASK">AHCI_CC_TV_MASK</dfn>	0xffff0000 /* timeout value */</u></td></tr>
<tr><th id="151">151</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_CC_TV_SHIFT" data-ref="_M/AHCI_CC_TV_SHIFT">AHCI_CC_TV_SHIFT</dfn> 16</u></td></tr>
<tr><th id="152">152</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_CC_CC_MASK" data-ref="_M/AHCI_CC_CC_MASK">AHCI_CC_CC_MASK</dfn>	0x0000ff00 /* command completion */</u></td></tr>
<tr><th id="153">153</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_CC_CC_SHIFT" data-ref="_M/AHCI_CC_CC_SHIFT">AHCI_CC_CC_SHIFT</dfn> 8</u></td></tr>
<tr><th id="154">154</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_CC_INT_MASK" data-ref="_M/AHCI_CC_INT_MASK">AHCI_CC_INT_MASK</dfn> 0x000000f8 /* interrupt */</u></td></tr>
<tr><th id="155">155</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_CC_INT_SHIFT" data-ref="_M/AHCI_CC_INT_SHIFT">AHCI_CC_INT_SHIFT</dfn> 3</u></td></tr>
<tr><th id="156">156</th><td><u>#define 	<dfn class="macro" id="_M/AHCI_CC_EN" data-ref="_M/AHCI_CC_EN">AHCI_CC_EN</dfn>	0x000000001 /* enable */</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/AHCI_CC_PORTS" data-ref="_M/AHCI_CC_PORTS">AHCI_CC_PORTS</dfn>	0x18 /* command completion coalescing ports (1b/port */</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/AHCI_EM_LOC" data-ref="_M/AHCI_EM_LOC">AHCI_EM_LOC</dfn>	0x1c /* enclosure managemement location */</u></td></tr>
<tr><th id="161">161</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EML_OFF_MASK" data-ref="_M/AHCI_EML_OFF_MASK">AHCI_EML_OFF_MASK</dfn> 0xffff0000 /* offset in ABAR */</u></td></tr>
<tr><th id="162">162</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EML_OFF_SHIFT" data-ref="_M/AHCI_EML_OFF_SHIFT">AHCI_EML_OFF_SHIFT</dfn> 16</u></td></tr>
<tr><th id="163">163</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EML_SZ_MASK" data-ref="_M/AHCI_EML_SZ_MASK">AHCI_EML_SZ_MASK</dfn>  0x0000ffff /* offset in ABAR */</u></td></tr>
<tr><th id="164">164</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EML_SZ_SHIFT" data-ref="_M/AHCI_EML_SZ_SHIFT">AHCI_EML_SZ_SHIFT</dfn>  0</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/AHCI_EM_CTL" data-ref="_M/AHCI_EM_CTL">AHCI_EM_CTL</dfn>	0x20 /* enclosure management control */</u></td></tr>
<tr><th id="167">167</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_PM" data-ref="_M/AHCI_EMC_PM">AHCI_EMC_PM</dfn>	0x08000000 /* port multiplier support */</u></td></tr>
<tr><th id="168">168</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_ALHD" data-ref="_M/AHCI_EMC_ALHD">AHCI_EMC_ALHD</dfn>	0x04000000 /* activity LED hardware driven */</u></td></tr>
<tr><th id="169">169</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_XMIT" data-ref="_M/AHCI_EMC_XMIT">AHCI_EMC_XMIT</dfn>	0x02000000 /* tramsit messages only */</u></td></tr>
<tr><th id="170">170</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_SMB" data-ref="_M/AHCI_EMC_SMB">AHCI_EMC_SMB</dfn>	0x01000000 /* single message buffer */</u></td></tr>
<tr><th id="171">171</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_SGPIO" data-ref="_M/AHCI_EMC_SGPIO">AHCI_EMC_SGPIO</dfn>	0x00080000 /* enclosure management messages */</u></td></tr>
<tr><th id="172">172</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_SES2" data-ref="_M/AHCI_EMC_SES2">AHCI_EMC_SES2</dfn>	0x00040000 /* SeS-2 messages */</u></td></tr>
<tr><th id="173">173</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_SAF" data-ref="_M/AHCI_EMC_SAF">AHCI_EMC_SAF</dfn>	0x00020000 /* SAF_TE messages */</u></td></tr>
<tr><th id="174">174</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_LED" data-ref="_M/AHCI_EMC_LED">AHCI_EMC_LED</dfn>	0x00010000 /* LED messages */</u></td></tr>
<tr><th id="175">175</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_RST" data-ref="_M/AHCI_EMC_RST">AHCI_EMC_RST</dfn>	0x00000200 /* Reset */</u></td></tr>
<tr><th id="176">176</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_TM" data-ref="_M/AHCI_EMC_TM">AHCI_EMC_TM</dfn>	0x00000100 /* Transmit message */</u></td></tr>
<tr><th id="177">177</th><td><u>#define		<dfn class="macro" id="_M/AHCI_EMC_MR" data-ref="_M/AHCI_EMC_MR">AHCI_EMC_MR</dfn>	0x00000001 /* Message received */</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/AHCI_CAP2" data-ref="_M/AHCI_CAP2">AHCI_CAP2</dfn>	0x24 /* HBA Capabilities Extended */</u></td></tr>
<tr><th id="180">180</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP2_APST" data-ref="_M/AHCI_CAP2_APST">AHCI_CAP2_APST</dfn>	0x00000004</u></td></tr>
<tr><th id="181">181</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP2_NVMP" data-ref="_M/AHCI_CAP2_NVMP">AHCI_CAP2_NVMP</dfn>	0x00000002</u></td></tr>
<tr><th id="182">182</th><td><u>#define		<dfn class="macro" id="_M/AHCI_CAP2_BOH" data-ref="_M/AHCI_CAP2_BOH">AHCI_CAP2_BOH</dfn>	0x00000001</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/AHCI_BOHC" data-ref="_M/AHCI_BOHC">AHCI_BOHC</dfn>	0x28 /* BIOS/OS Handoff Control and Status */</u></td></tr>
<tr><th id="185">185</th><td><u>#define		<dfn class="macro" id="_M/AHCI_BOHC_BB" data-ref="_M/AHCI_BOHC_BB">AHCI_BOHC_BB</dfn>	0x00000010</u></td></tr>
<tr><th id="186">186</th><td><u>#define		<dfn class="macro" id="_M/AHCI_BOHC_OOC" data-ref="_M/AHCI_BOHC_OOC">AHCI_BOHC_OOC</dfn>	0x00000008</u></td></tr>
<tr><th id="187">187</th><td><u>#define		<dfn class="macro" id="_M/AHCI_BOHC_SOOE" data-ref="_M/AHCI_BOHC_SOOE">AHCI_BOHC_SOOE</dfn>	0x00000004</u></td></tr>
<tr><th id="188">188</th><td><u>#define		<dfn class="macro" id="_M/AHCI_BOHC_OOS" data-ref="_M/AHCI_BOHC_OOS">AHCI_BOHC_OOS</dfn>	0x00000002</u></td></tr>
<tr><th id="189">189</th><td><u>#define		<dfn class="macro" id="_M/AHCI_BOHC_BOS" data-ref="_M/AHCI_BOHC_BOS">AHCI_BOHC_BOS</dfn>	0x00000001</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/* Per-port registers */</i></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_OFFSET" data-ref="_M/AHCI_P_OFFSET">AHCI_P_OFFSET</dfn>(port) (0x80 * (port))</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_CLB" data-ref="_M/AHCI_P_CLB">AHCI_P_CLB</dfn>(p)	(0x100 + AHCI_P_OFFSET(p)) /* command list addr */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_CLBU" data-ref="_M/AHCI_P_CLBU">AHCI_P_CLBU</dfn>(p)	(0x104 + AHCI_P_OFFSET(p)) /* command list addr */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_FB" data-ref="_M/AHCI_P_FB">AHCI_P_FB</dfn>(p)	(0x108 + AHCI_P_OFFSET(p)) /* FIS addr */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_FBU" data-ref="_M/AHCI_P_FBU">AHCI_P_FBU</dfn>(p)	(0x10c + AHCI_P_OFFSET(p)) /* FIS addr */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_IS" data-ref="_M/AHCI_P_IS">AHCI_P_IS</dfn>(p)	(0x110 + AHCI_P_OFFSET(p)) /* Interrupt status */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_IE" data-ref="_M/AHCI_P_IE">AHCI_P_IE</dfn>(p)	(0x114 + AHCI_P_OFFSET(p)) /* Interrupt enable */</u></td></tr>
<tr><th id="200">200</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_CPDS" data-ref="_M/AHCI_P_IX_CPDS">AHCI_P_IX_CPDS</dfn>	0x80000000 /* Cold port detect */</u></td></tr>
<tr><th id="201">201</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_TFES" data-ref="_M/AHCI_P_IX_TFES">AHCI_P_IX_TFES</dfn>	0x40000000 /* Task file error */</u></td></tr>
<tr><th id="202">202</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_HBFS" data-ref="_M/AHCI_P_IX_HBFS">AHCI_P_IX_HBFS</dfn>	0x20000000 /* Host bus fatal error */</u></td></tr>
<tr><th id="203">203</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_HBDS" data-ref="_M/AHCI_P_IX_HBDS">AHCI_P_IX_HBDS</dfn>	0x10000000 /* Host bus data error */</u></td></tr>
<tr><th id="204">204</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_IFS" data-ref="_M/AHCI_P_IX_IFS">AHCI_P_IX_IFS</dfn>	0x08000000 /* Interface fatal error */</u></td></tr>
<tr><th id="205">205</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_INFS" data-ref="_M/AHCI_P_IX_INFS">AHCI_P_IX_INFS</dfn>	0x04000000 /* Interface non-fatal error */</u></td></tr>
<tr><th id="206">206</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_OFS" data-ref="_M/AHCI_P_IX_OFS">AHCI_P_IX_OFS</dfn>	0x01000000 /* Overflow */</u></td></tr>
<tr><th id="207">207</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_IPMS" data-ref="_M/AHCI_P_IX_IPMS">AHCI_P_IX_IPMS</dfn>	0x00800000 /* Incorrect port multiplier */</u></td></tr>
<tr><th id="208">208</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_PRCS" data-ref="_M/AHCI_P_IX_PRCS">AHCI_P_IX_PRCS</dfn>	0x00400000 /* Phy Ready change */</u></td></tr>
<tr><th id="209">209</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_DMPS" data-ref="_M/AHCI_P_IX_DMPS">AHCI_P_IX_DMPS</dfn>	0x00000080 /* Device Mechanical Presence */</u></td></tr>
<tr><th id="210">210</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_PCS" data-ref="_M/AHCI_P_IX_PCS">AHCI_P_IX_PCS</dfn>	0x00000040 /* port Connect change */</u></td></tr>
<tr><th id="211">211</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_DPS" data-ref="_M/AHCI_P_IX_DPS">AHCI_P_IX_DPS</dfn>	0x00000020 /* descriptor processed */</u></td></tr>
<tr><th id="212">212</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_UFS" data-ref="_M/AHCI_P_IX_UFS">AHCI_P_IX_UFS</dfn>	0x00000010 /* Unknown FIS */</u></td></tr>
<tr><th id="213">213</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_SDBS" data-ref="_M/AHCI_P_IX_SDBS">AHCI_P_IX_SDBS</dfn>	0x00000008 /* Set device bit */</u></td></tr>
<tr><th id="214">214</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_DSS" data-ref="_M/AHCI_P_IX_DSS">AHCI_P_IX_DSS</dfn>	0x00000004 /* DMA setup FIS */</u></td></tr>
<tr><th id="215">215</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_PSS" data-ref="_M/AHCI_P_IX_PSS">AHCI_P_IX_PSS</dfn>	0x00000002 /* PIO setup FIS */</u></td></tr>
<tr><th id="216">216</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_IX_DHRS" data-ref="_M/AHCI_P_IX_DHRS">AHCI_P_IX_DHRS</dfn>	0x00000001 /* Device to Host FIS */</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_CMD" data-ref="_M/AHCI_P_CMD">AHCI_P_CMD</dfn>(p)	(0x118 + AHCI_P_OFFSET(p)) /* Port command/status */</u></td></tr>
<tr><th id="219">219</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_ICC_MASK" data-ref="_M/AHCI_P_CMD_ICC_MASK">AHCI_P_CMD_ICC_MASK</dfn> 0xf0000000 /* Interface Comm. Control */</u></td></tr>
<tr><th id="220">220</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_ICC_SL" data-ref="_M/AHCI_P_CMD_ICC_SL">AHCI_P_CMD_ICC_SL</dfn>   0x60000000 /* State slumber */</u></td></tr>
<tr><th id="221">221</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_ICC_PA" data-ref="_M/AHCI_P_CMD_ICC_PA">AHCI_P_CMD_ICC_PA</dfn>   0x20000000 /* State partial */</u></td></tr>
<tr><th id="222">222</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_ICC_AC" data-ref="_M/AHCI_P_CMD_ICC_AC">AHCI_P_CMD_ICC_AC</dfn>   0x10000000 /* State active */</u></td></tr>
<tr><th id="223">223</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_ICC_NO" data-ref="_M/AHCI_P_CMD_ICC_NO">AHCI_P_CMD_ICC_NO</dfn>   0x00000000 /* State idle/NOP */</u></td></tr>
<tr><th id="224">224</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_ASP" data-ref="_M/AHCI_P_CMD_ASP">AHCI_P_CMD_ASP</dfn>	0x08000000 /* Agressive Slumber/Partial */</u></td></tr>
<tr><th id="225">225</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_ALPE" data-ref="_M/AHCI_P_CMD_ALPE">AHCI_P_CMD_ALPE</dfn>	0x04000000 /* Agressive link power management */</u></td></tr>
<tr><th id="226">226</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_DLAE" data-ref="_M/AHCI_P_CMD_DLAE">AHCI_P_CMD_DLAE</dfn>	0x02000000 /* drive LED on ATAPI */</u></td></tr>
<tr><th id="227">227</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_ATAP" data-ref="_M/AHCI_P_CMD_ATAP">AHCI_P_CMD_ATAP</dfn>	0x01000000 /* Device is ATAPI */</u></td></tr>
<tr><th id="228">228</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_ESP" data-ref="_M/AHCI_P_CMD_ESP">AHCI_P_CMD_ESP</dfn>	0x00200000 /* external SATA port */</u></td></tr>
<tr><th id="229">229</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_CPD" data-ref="_M/AHCI_P_CMD_CPD">AHCI_P_CMD_CPD</dfn>	0x00100000 /* Cold presence detection */</u></td></tr>
<tr><th id="230">230</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_MPSP" data-ref="_M/AHCI_P_CMD_MPSP">AHCI_P_CMD_MPSP</dfn>	0x00080000 /* Mechanical switch attached */</u></td></tr>
<tr><th id="231">231</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_HPCP" data-ref="_M/AHCI_P_CMD_HPCP">AHCI_P_CMD_HPCP</dfn>	0x00040000 /* hot-plug capable */</u></td></tr>
<tr><th id="232">232</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_PMA" data-ref="_M/AHCI_P_CMD_PMA">AHCI_P_CMD_PMA</dfn>	0x00020000 /* port multiplier attached */</u></td></tr>
<tr><th id="233">233</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_CPS" data-ref="_M/AHCI_P_CMD_CPS">AHCI_P_CMD_CPS</dfn>	0x00010000 /* cold presence state */</u></td></tr>
<tr><th id="234">234</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_CR" data-ref="_M/AHCI_P_CMD_CR">AHCI_P_CMD_CR</dfn>	0x00008000 /* command list running */</u></td></tr>
<tr><th id="235">235</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_FR" data-ref="_M/AHCI_P_CMD_FR">AHCI_P_CMD_FR</dfn>	0x00004000 /* FIS receive running */</u></td></tr>
<tr><th id="236">236</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_MPSS" data-ref="_M/AHCI_P_CMD_MPSS">AHCI_P_CMD_MPSS</dfn>	0x00002000 /* mechanical switch state */</u></td></tr>
<tr><th id="237">237</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_CCS_MASK" data-ref="_M/AHCI_P_CMD_CCS_MASK">AHCI_P_CMD_CCS_MASK</dfn> __BITS(12, 8) /* current command slot */</u></td></tr>
<tr><th id="238">238</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_CCS_SHIFT" data-ref="_M/AHCI_P_CMD_CCS_SHIFT">AHCI_P_CMD_CCS_SHIFT</dfn> 8</u></td></tr>
<tr><th id="239">239</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_FRE" data-ref="_M/AHCI_P_CMD_FRE">AHCI_P_CMD_FRE</dfn>	0x00000010 /* FIS receive enable */</u></td></tr>
<tr><th id="240">240</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_CLO" data-ref="_M/AHCI_P_CMD_CLO">AHCI_P_CMD_CLO</dfn>	0x00000008 /* command list override */</u></td></tr>
<tr><th id="241">241</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_POD" data-ref="_M/AHCI_P_CMD_POD">AHCI_P_CMD_POD</dfn>	0x00000004 /* power on device */</u></td></tr>
<tr><th id="242">242</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_SUD" data-ref="_M/AHCI_P_CMD_SUD">AHCI_P_CMD_SUD</dfn>	0x00000002 /* spin up device */</u></td></tr>
<tr><th id="243">243</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_CMD_ST" data-ref="_M/AHCI_P_CMD_ST">AHCI_P_CMD_ST</dfn>	0x00000001 /* start */</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_TFD" data-ref="_M/AHCI_P_TFD">AHCI_P_TFD</dfn>(p)	(0x120 + AHCI_P_OFFSET(p)) /* Port task file data */</u></td></tr>
<tr><th id="246">246</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_TFD_ERR_MASK" data-ref="_M/AHCI_P_TFD_ERR_MASK">AHCI_P_TFD_ERR_MASK</dfn>	0x0000ff00 /* error register */</u></td></tr>
<tr><th id="247">247</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_TFD_ERR_SHIFT" data-ref="_M/AHCI_P_TFD_ERR_SHIFT">AHCI_P_TFD_ERR_SHIFT</dfn>	8</u></td></tr>
<tr><th id="248">248</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_TFD_ST" data-ref="_M/AHCI_P_TFD_ST">AHCI_P_TFD_ST</dfn>		0x000000ff /* status register */</u></td></tr>
<tr><th id="249">249</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_TFD_ST_SHIFT" data-ref="_M/AHCI_P_TFD_ST_SHIFT">AHCI_P_TFD_ST_SHIFT</dfn>	0</u></td></tr>
<tr><th id="250">250</th><td><u>#define		<dfn class="macro" id="_M/AHCI_TFD_ERR" data-ref="_M/AHCI_TFD_ERR">AHCI_TFD_ERR</dfn>(tfd)	\</u></td></tr>
<tr><th id="251">251</th><td><u>	(((tfd) &amp; AHCI_P_TFD_ERR_MASK) &gt;&gt; AHCI_P_TFD_ERR_SHIFT)</u></td></tr>
<tr><th id="252">252</th><td><u>#define		<dfn class="macro" id="_M/AHCI_TFD_ST" data-ref="_M/AHCI_TFD_ST">AHCI_TFD_ST</dfn>(tfd)	\</u></td></tr>
<tr><th id="253">253</th><td><u>	(((tfd) &amp; AHCI_P_TFD_ST) &gt;&gt; AHCI_P_TFD_ST_SHIFT)</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_SIG" data-ref="_M/AHCI_P_SIG">AHCI_P_SIG</dfn>(p)	(0x124 + AHCI_P_OFFSET(p)) /* device signature */</u></td></tr>
<tr><th id="256">256</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_SIG_LBAH_MASK" data-ref="_M/AHCI_P_SIG_LBAH_MASK">AHCI_P_SIG_LBAH_MASK</dfn>	0xff000000</u></td></tr>
<tr><th id="257">257</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_SIG_LBAH_SHIFT" data-ref="_M/AHCI_P_SIG_LBAH_SHIFT">AHCI_P_SIG_LBAH_SHIFT</dfn>	24</u></td></tr>
<tr><th id="258">258</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_SIG_LBAM_MASK" data-ref="_M/AHCI_P_SIG_LBAM_MASK">AHCI_P_SIG_LBAM_MASK</dfn>	0x00ff0000</u></td></tr>
<tr><th id="259">259</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_SIG_LBAM_SHIFT" data-ref="_M/AHCI_P_SIG_LBAM_SHIFT">AHCI_P_SIG_LBAM_SHIFT</dfn>	16</u></td></tr>
<tr><th id="260">260</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_SIG_LBAL_MASK" data-ref="_M/AHCI_P_SIG_LBAL_MASK">AHCI_P_SIG_LBAL_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="261">261</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_SIG_LBAL_SHIFT" data-ref="_M/AHCI_P_SIG_LBAL_SHIFT">AHCI_P_SIG_LBAL_SHIFT</dfn>	8</u></td></tr>
<tr><th id="262">262</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_SIG_SC_MASK" data-ref="_M/AHCI_P_SIG_SC_MASK">AHCI_P_SIG_SC_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="263">263</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_SIG_SC_SHIFT" data-ref="_M/AHCI_P_SIG_SC_SHIFT">AHCI_P_SIG_SC_SHIFT</dfn>	0</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_SSTS" data-ref="_M/AHCI_P_SSTS">AHCI_P_SSTS</dfn>(p)	(0x128 + AHCI_P_OFFSET(p)) /* Serial ATA status */</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_SCTL" data-ref="_M/AHCI_P_SCTL">AHCI_P_SCTL</dfn>(p)	(0x12c + AHCI_P_OFFSET(p)) /* Serial ATA control */</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_SERR" data-ref="_M/AHCI_P_SERR">AHCI_P_SERR</dfn>(p)	(0x130 + AHCI_P_OFFSET(p)) /* Serial ATA error */</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_SACT" data-ref="_M/AHCI_P_SACT">AHCI_P_SACT</dfn>(p)	(0x134 + AHCI_P_OFFSET(p)) /* Serial ATA active */</u></td></tr>
<tr><th id="272">272</th><td>	<i>/* one bit per tag/command slot */</i></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_CI" data-ref="_M/AHCI_P_CI">AHCI_P_CI</dfn>(p)	(0x138 + AHCI_P_OFFSET(p)) /* Command issued */</u></td></tr>
<tr><th id="275">275</th><td>	<i>/* one bit per tag/command slot */</i></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_FNTF" data-ref="_M/AHCI_P_FNTF">AHCI_P_FNTF</dfn>(p)	(0x13c + AHCI_P_OFFSET(p)) /* SNotification */</u></td></tr>
<tr><th id="278">278</th><td>	<i>/* one bit per port */</i></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AHCI_P_FBS" data-ref="_M/AHCI_P_FBS">AHCI_P_FBS</dfn>(p)	(0x140 + AHCI_P_OFFSET(p)) /* Port task file data */</u></td></tr>
<tr><th id="281">281</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_FBS_EN" data-ref="_M/AHCI_P_FBS_EN">AHCI_P_FBS_EN</dfn>		0x00000001 /* Enable */</u></td></tr>
<tr><th id="282">282</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_FBS_DEC" data-ref="_M/AHCI_P_FBS_DEC">AHCI_P_FBS_DEC</dfn>		0x00000002 /* Device Error Clear */</u></td></tr>
<tr><th id="283">283</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_FBS_SDE" data-ref="_M/AHCI_P_FBS_SDE">AHCI_P_FBS_SDE</dfn>		0x00000004 /* Single Device Error */</u></td></tr>
<tr><th id="284">284</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_FBS_DEV" data-ref="_M/AHCI_P_FBS_DEV">AHCI_P_FBS_DEV</dfn>		0x00000f00 /* Device To Issue */</u></td></tr>
<tr><th id="285">285</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_FBS_DEV_SHIFT" data-ref="_M/AHCI_P_FBS_DEV_SHIFT">AHCI_P_FBS_DEV_SHIFT</dfn>	8</u></td></tr>
<tr><th id="286">286</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_FBS_ADO" data-ref="_M/AHCI_P_FBS_ADO">AHCI_P_FBS_ADO</dfn>		0x0000f000 /* Active Device Optimiz.*/</u></td></tr>
<tr><th id="287">287</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_FBS_ADO_SHIFT" data-ref="_M/AHCI_P_FBS_ADO_SHIFT">AHCI_P_FBS_ADO_SHIFT</dfn>	12</u></td></tr>
<tr><th id="288">288</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_FBS_DWE" data-ref="_M/AHCI_P_FBS_DWE">AHCI_P_FBS_DWE</dfn>		0x000f0000 /* Device With Error */</u></td></tr>
<tr><th id="289">289</th><td><u>#define		<dfn class="macro" id="_M/AHCI_P_FBS_DWE_SHIFT" data-ref="_M/AHCI_P_FBS_DWE_SHIFT">AHCI_P_FBS_DWE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ahcisata_core.c.html'>netbsd/sys/dev/ic/ahcisata_core.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
