// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Layer2_ACC_Array_4x8,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xazu3eg-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.091750,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4631,HLS_SYN_LUT=3092,HLS_VERSION=2018_3}" *)

module Layer2_ACC_Array_4x8 (
        ap_clk,
        ap_rst_n,
        c_Data_TDATA,
        c_Data_TVALID,
        c_Data_TREADY,
        Bias_Data,
        d_Data_TDATA,
        d_Data_TVALID,
        d_Data_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst_n;
input  [1023:0] c_Data_TDATA;
input   c_Data_TVALID;
output   c_Data_TREADY;
input  [127:0] Bias_Data;
output  [511:0] d_Data_TDATA;
output   d_Data_TVALID;
input   d_Data_TREADY;

 reg    ap_rst_n_inv;
reg   [1023:0] c_Data_0_data_out;
wire    c_Data_0_vld_in;
wire    c_Data_0_vld_out;
wire    c_Data_0_ack_in;
reg    c_Data_0_ack_out;
reg   [1023:0] c_Data_0_payload_A;
reg   [1023:0] c_Data_0_payload_B;
reg    c_Data_0_sel_rd;
reg    c_Data_0_sel_wr;
wire    c_Data_0_sel;
wire    c_Data_0_load_A;
wire    c_Data_0_load_B;
reg   [1:0] c_Data_0_state;
wire    c_Data_0_state_cmp_full;
reg   [511:0] d_Data_1_data_out;
reg    d_Data_1_vld_in;
wire    d_Data_1_vld_out;
wire    d_Data_1_ack_in;
wire    d_Data_1_ack_out;
reg   [511:0] d_Data_1_payload_A;
reg   [511:0] d_Data_1_payload_B;
reg    d_Data_1_sel_rd;
reg    d_Data_1_sel_wr;
wire    d_Data_1_sel;
wire    d_Data_1_load_A;
wire    d_Data_1_load_B;
reg   [1:0] d_Data_1_state;
wire    d_Data_1_state_cmp_full;
reg   [7:0] cnt;
reg   [31:0] d_t_Data_0;
reg   [31:0] d_t_Data_1;
reg   [31:0] d_t_Data_2;
reg   [31:0] d_t_Data_3;
reg   [31:0] d_t_Data_4;
reg   [31:0] d_t_Data_5;
reg   [31:0] d_t_Data_6;
reg   [31:0] d_t_Data_7;
reg   [31:0] d_t_Data_8;
reg   [31:0] d_t_Data_9;
reg   [31:0] d_t_Data_10;
reg   [31:0] d_t_Data_11;
reg   [31:0] d_t_Data_12;
reg   [31:0] d_t_Data_13;
reg   [31:0] d_t_Data_14;
reg   [31:0] d_t_Data_15;
reg   [31:0] d_t_Data_16;
reg   [31:0] d_t_Data_17;
reg   [31:0] d_t_Data_18;
reg   [31:0] d_t_Data_19;
reg   [31:0] d_t_Data_20;
reg   [31:0] d_t_Data_21;
reg   [31:0] d_t_Data_22;
reg   [31:0] d_t_Data_23;
reg   [31:0] d_t_Data_24;
reg   [31:0] d_t_Data_25;
reg   [31:0] d_t_Data_26;
reg   [31:0] d_t_Data_27;
reg   [31:0] d_t_Data_28;
reg   [31:0] d_t_Data_29;
reg   [31:0] d_t_Data_30;
reg   [31:0] d_t_Data_31;
reg    c_Data_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_fu_764_p2;
wire   [0:0] tmp_1_fu_929_p2;
reg    d_Data_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] tmp_reg_2086;
reg   [0:0] tmp_1_reg_2090;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] tmp_reg_2086_pp0_iter1_reg;
reg   [0:0] tmp_1_reg_2090_pp0_iter1_reg;
reg    ap_predicate_op41_read_state1;
reg    ap_predicate_op141_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_predicate_op362_write_state2;
reg    ap_block_state2_io;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_predicate_op372_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] tmp_61_reg_2094;
reg   [15:0] tmp_6_1_reg_2099;
reg   [15:0] tmp_6_2_reg_2104;
reg   [15:0] tmp_6_3_reg_2109;
reg   [15:0] tmp_6_4_reg_2114;
reg   [15:0] tmp_6_5_reg_2119;
reg   [15:0] tmp_6_6_reg_2124;
reg   [15:0] tmp_6_7_reg_2129;
reg   [15:0] tmp_6_8_reg_2134;
reg   [15:0] tmp_6_9_reg_2139;
reg   [15:0] tmp_6_s_reg_2144;
reg   [15:0] tmp_6_10_reg_2149;
reg   [15:0] tmp_6_11_reg_2154;
reg   [15:0] tmp_6_12_reg_2159;
reg   [15:0] tmp_6_13_reg_2164;
reg   [15:0] tmp_6_14_reg_2169;
reg   [15:0] tmp_6_15_reg_2174;
reg   [15:0] tmp_6_16_reg_2179;
reg   [15:0] tmp_6_17_reg_2184;
reg   [15:0] tmp_6_18_reg_2189;
reg   [15:0] tmp_6_19_reg_2194;
reg   [15:0] tmp_6_20_reg_2199;
reg   [15:0] tmp_6_21_reg_2204;
reg   [15:0] tmp_6_22_reg_2209;
reg   [15:0] tmp_6_23_reg_2214;
reg   [15:0] tmp_6_24_reg_2219;
reg   [15:0] tmp_6_25_reg_2224;
reg   [15:0] tmp_6_26_reg_2229;
reg   [15:0] tmp_6_27_reg_2234;
reg   [15:0] tmp_6_28_reg_2239;
reg   [15:0] tmp_6_29_reg_2244;
reg   [15:0] tmp_6_30_reg_2249;
wire   [511:0] tmp_78_fu_2049_p33;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] tmp_8_171_fu_1137_p2;
wire   [31:0] tmp_s_fu_939_p2;
wire   [31:0] tmp_6_fu_1505_p2;
wire   [31:0] grp_fu_305_p2;
wire   [31:0] tmp_14_0_1_fu_1539_p2;
wire   [31:0] grp_fu_320_p2;
wire   [31:0] tmp_14_0_2_fu_1573_p2;
wire   [31:0] grp_fu_335_p2;
wire   [31:0] tmp_14_0_3_fu_1607_p2;
wire   [31:0] grp_fu_350_p2;
wire   [31:0] tmp_14_0_4_fu_1641_p2;
wire   [31:0] grp_fu_365_p2;
wire   [31:0] tmp_14_0_5_fu_1675_p2;
wire   [31:0] grp_fu_380_p2;
wire   [31:0] tmp_14_0_6_fu_1709_p2;
wire   [31:0] grp_fu_395_p2;
wire   [31:0] tmp_14_0_7_fu_1743_p2;
wire   [31:0] grp_fu_410_p2;
wire   [31:0] tmp_14_1_fu_1755_p2;
wire   [31:0] grp_fu_425_p2;
wire   [31:0] tmp_14_1_1_fu_1767_p2;
wire   [31:0] grp_fu_440_p2;
wire   [31:0] tmp_14_1_2_fu_1779_p2;
wire   [31:0] grp_fu_455_p2;
wire   [31:0] tmp_14_1_3_fu_1791_p2;
wire   [31:0] grp_fu_470_p2;
wire   [31:0] tmp_14_1_4_fu_1803_p2;
wire   [31:0] grp_fu_485_p2;
wire   [31:0] tmp_14_1_5_fu_1815_p2;
wire   [31:0] grp_fu_500_p2;
wire   [31:0] tmp_14_1_6_fu_1827_p2;
wire   [31:0] grp_fu_515_p2;
wire   [31:0] tmp_14_1_7_fu_1839_p2;
wire   [31:0] grp_fu_530_p2;
wire   [31:0] tmp_14_2_fu_1851_p2;
wire   [31:0] grp_fu_545_p2;
wire   [31:0] tmp_14_2_1_fu_1863_p2;
wire   [31:0] grp_fu_560_p2;
wire   [31:0] tmp_14_2_2_fu_1875_p2;
wire   [31:0] grp_fu_575_p2;
wire   [31:0] tmp_14_2_3_fu_1887_p2;
wire   [31:0] grp_fu_590_p2;
wire   [31:0] tmp_14_2_4_fu_1899_p2;
wire   [31:0] grp_fu_605_p2;
wire   [31:0] tmp_14_2_5_fu_1911_p2;
wire   [31:0] grp_fu_620_p2;
wire   [31:0] tmp_14_2_6_fu_1923_p2;
wire   [31:0] grp_fu_635_p2;
wire   [31:0] tmp_14_2_7_fu_1935_p2;
wire   [31:0] grp_fu_650_p2;
wire   [31:0] tmp_14_3_fu_1947_p2;
wire   [31:0] grp_fu_665_p2;
wire   [31:0] tmp_14_3_1_fu_1959_p2;
wire   [31:0] grp_fu_680_p2;
wire   [31:0] tmp_14_3_2_fu_1971_p2;
wire   [31:0] grp_fu_695_p2;
wire   [31:0] tmp_14_3_3_fu_1983_p2;
wire   [31:0] grp_fu_710_p2;
wire   [31:0] tmp_14_3_4_fu_1995_p2;
wire   [31:0] grp_fu_725_p2;
wire   [31:0] tmp_14_3_5_fu_2007_p2;
wire   [31:0] grp_fu_740_p2;
wire   [31:0] tmp_14_3_6_fu_2019_p2;
wire   [31:0] grp_fu_755_p2;
wire   [31:0] tmp_14_3_7_fu_2031_p2;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_295_p4;
wire   [31:0] grp_fu_310_p4;
wire   [31:0] grp_fu_325_p4;
wire   [31:0] grp_fu_340_p4;
wire   [31:0] grp_fu_355_p4;
wire   [31:0] grp_fu_370_p4;
wire   [31:0] grp_fu_385_p4;
wire   [31:0] grp_fu_400_p4;
wire   [31:0] grp_fu_415_p4;
wire   [31:0] grp_fu_430_p4;
wire   [31:0] grp_fu_445_p4;
wire   [31:0] grp_fu_460_p4;
wire   [31:0] grp_fu_475_p4;
wire   [31:0] grp_fu_490_p4;
wire   [31:0] grp_fu_505_p4;
wire   [31:0] grp_fu_520_p4;
wire   [31:0] grp_fu_535_p4;
wire   [31:0] grp_fu_550_p4;
wire   [31:0] grp_fu_565_p4;
wire   [31:0] grp_fu_580_p4;
wire   [31:0] grp_fu_595_p4;
wire   [31:0] grp_fu_610_p4;
wire   [31:0] grp_fu_625_p4;
wire   [31:0] grp_fu_640_p4;
wire   [31:0] grp_fu_655_p4;
wire   [31:0] grp_fu_670_p4;
wire   [31:0] grp_fu_685_p4;
wire   [31:0] grp_fu_700_p4;
wire   [31:0] grp_fu_715_p4;
wire   [31:0] grp_fu_730_p4;
wire   [31:0] grp_fu_745_p4;
wire   [31:0] tmp_111_fu_935_p1;
wire   [31:0] tmp_79_fu_1155_p1;
wire   [31:0] tmp_44_fu_1159_p2;
wire   [15:0] tmp_2_fu_1485_p1;
wire   [22:0] tmp_4_fu_1489_p3;
wire   [31:0] tmp_3_fu_1501_p1;
wire  signed [31:0] tmp_111_cast_fu_1497_p1;
wire   [15:0] tmp_9_fu_1517_p4;
wire   [22:0] tmp_11_0_1_fu_1527_p3;
wire  signed [31:0] tmp_11_0_1_cast_fu_1535_p1;
wire   [15:0] tmp_11_fu_1551_p4;
wire   [22:0] tmp_11_0_2_fu_1561_p3;
wire  signed [31:0] tmp_11_0_2_cast_fu_1569_p1;
wire   [15:0] tmp_13_fu_1585_p4;
wire   [22:0] tmp_11_0_3_fu_1595_p3;
wire  signed [31:0] tmp_11_0_3_cast_fu_1603_p1;
wire   [15:0] tmp_15_fu_1619_p4;
wire   [22:0] tmp_11_0_4_fu_1629_p3;
wire  signed [31:0] tmp_11_0_4_cast_fu_1637_p1;
wire   [15:0] tmp_17_fu_1653_p4;
wire   [22:0] tmp_11_0_5_fu_1663_p3;
wire  signed [31:0] tmp_11_0_5_cast_fu_1671_p1;
wire   [15:0] tmp_43_fu_1687_p4;
wire   [22:0] tmp_11_0_6_fu_1697_p3;
wire  signed [31:0] tmp_11_0_6_cast_fu_1705_p1;
wire   [15:0] tmp_51_fu_1721_p4;
wire   [22:0] tmp_11_0_7_fu_1731_p3;
wire  signed [31:0] tmp_11_0_7_cast_fu_1739_p1;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_328;

// power-on initialization
initial begin
#0 c_Data_0_sel_rd = 1'b0;
#0 c_Data_0_sel_wr = 1'b0;
#0 c_Data_0_state = 2'd0;
#0 d_Data_1_sel_rd = 1'b0;
#0 d_Data_1_sel_wr = 1'b0;
#0 d_Data_1_state = 2'd0;
#0 cnt = 8'd0;
#0 d_t_Data_0 = 32'd0;
#0 d_t_Data_1 = 32'd0;
#0 d_t_Data_2 = 32'd0;
#0 d_t_Data_3 = 32'd0;
#0 d_t_Data_4 = 32'd0;
#0 d_t_Data_5 = 32'd0;
#0 d_t_Data_6 = 32'd0;
#0 d_t_Data_7 = 32'd0;
#0 d_t_Data_8 = 32'd0;
#0 d_t_Data_9 = 32'd0;
#0 d_t_Data_10 = 32'd0;
#0 d_t_Data_11 = 32'd0;
#0 d_t_Data_12 = 32'd0;
#0 d_t_Data_13 = 32'd0;
#0 d_t_Data_14 = 32'd0;
#0 d_t_Data_15 = 32'd0;
#0 d_t_Data_16 = 32'd0;
#0 d_t_Data_17 = 32'd0;
#0 d_t_Data_18 = 32'd0;
#0 d_t_Data_19 = 32'd0;
#0 d_t_Data_20 = 32'd0;
#0 d_t_Data_21 = 32'd0;
#0 d_t_Data_22 = 32'd0;
#0 d_t_Data_23 = 32'd0;
#0 d_t_Data_24 = 32'd0;
#0 d_t_Data_25 = 32'd0;
#0 d_t_Data_26 = 32'd0;
#0 d_t_Data_27 = 32'd0;
#0 d_t_Data_28 = 32'd0;
#0 d_t_Data_29 = 32'd0;
#0 d_t_Data_30 = 32'd0;
#0 d_t_Data_31 = 32'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        c_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((c_Data_0_ack_out == 1'b1) & (c_Data_0_vld_out == 1'b1))) begin
            c_Data_0_sel_rd <= ~c_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        c_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((c_Data_0_ack_in == 1'b1) & (c_Data_0_vld_in == 1'b1))) begin
            c_Data_0_sel_wr <= ~c_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        c_Data_0_state <= 2'd0;
    end else begin
        if ((((c_Data_0_vld_in == 1'b0) & (c_Data_0_state == 2'd2)) | ((c_Data_0_vld_in == 1'b0) & (c_Data_0_state == 2'd3) & (c_Data_0_ack_out == 1'b1)))) begin
            c_Data_0_state <= 2'd2;
        end else if ((((c_Data_0_ack_out == 1'b0) & (c_Data_0_state == 2'd1)) | ((c_Data_0_ack_out == 1'b0) & (c_Data_0_state == 2'd3) & (c_Data_0_vld_in == 1'b1)))) begin
            c_Data_0_state <= 2'd1;
        end else if (((~((c_Data_0_vld_in == 1'b0) & (c_Data_0_ack_out == 1'b1)) & ~((c_Data_0_ack_out == 1'b0) & (c_Data_0_vld_in == 1'b1)) & (c_Data_0_state == 2'd3)) | ((c_Data_0_state == 2'd1) & (c_Data_0_ack_out == 1'b1)) | ((c_Data_0_state == 2'd2) & (c_Data_0_vld_in == 1'b1)))) begin
            c_Data_0_state <= 2'd3;
        end else begin
            c_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        d_Data_1_sel_rd <= 1'b0;
    end else begin
        if (((d_Data_1_ack_out == 1'b1) & (d_Data_1_vld_out == 1'b1))) begin
            d_Data_1_sel_rd <= ~d_Data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        d_Data_1_sel_wr <= 1'b0;
    end else begin
        if (((d_Data_1_ack_in == 1'b1) & (d_Data_1_vld_in == 1'b1))) begin
            d_Data_1_sel_wr <= ~d_Data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        d_Data_1_state <= 2'd0;
    end else begin
        if ((((d_Data_1_state == 2'd2) & (d_Data_1_vld_in == 1'b0)) | ((d_Data_1_state == 2'd3) & (d_Data_1_vld_in == 1'b0) & (d_Data_1_ack_out == 1'b1)))) begin
            d_Data_1_state <= 2'd2;
        end else if ((((d_Data_1_state == 2'd3) & (d_Data_1_ack_out == 1'b0) & (d_Data_1_vld_in == 1'b1)) | ((d_Data_1_state == 2'd1) & (d_Data_1_ack_out == 1'b0)))) begin
            d_Data_1_state <= 2'd1;
        end else if ((((d_Data_1_state == 2'd2) & (d_Data_1_vld_in == 1'b1)) | (~((d_Data_1_vld_in == 1'b0) & (d_Data_1_ack_out == 1'b1)) & ~((d_Data_1_ack_out == 1'b0) & (d_Data_1_vld_in == 1'b1)) & (d_Data_1_state == 2'd3)) | ((d_Data_1_state == 2'd1) & (d_Data_1_ack_out == 1'b1)))) begin
            d_Data_1_state <= 2'd3;
        end else begin
            d_Data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            cnt <= 8'd1;
        end else if (((tmp_1_fu_929_p2 == 1'd1) & (tmp_fu_764_p2 == 1'd0))) begin
            cnt <= 8'd0;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            cnt <= tmp_8_171_fu_1137_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_0 <= tmp_6_fu_1505_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_0 <= tmp_s_fu_939_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_1 <= tmp_14_0_1_fu_1539_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_1 <= grp_fu_305_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_10 <= tmp_14_1_2_fu_1779_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_10 <= grp_fu_440_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_11 <= tmp_14_1_3_fu_1791_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_11 <= grp_fu_455_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_12 <= tmp_14_1_4_fu_1803_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_12 <= grp_fu_470_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_13 <= tmp_14_1_5_fu_1815_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_13 <= grp_fu_485_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_14 <= tmp_14_1_6_fu_1827_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_14 <= grp_fu_500_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_15 <= tmp_14_1_7_fu_1839_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_15 <= grp_fu_515_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_16 <= tmp_14_2_fu_1851_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_16 <= grp_fu_530_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_17 <= tmp_14_2_1_fu_1863_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_17 <= grp_fu_545_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_18 <= tmp_14_2_2_fu_1875_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_18 <= grp_fu_560_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_19 <= tmp_14_2_3_fu_1887_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_19 <= grp_fu_575_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_2 <= tmp_14_0_2_fu_1573_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_2 <= grp_fu_320_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_20 <= tmp_14_2_4_fu_1899_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_20 <= grp_fu_590_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_21 <= tmp_14_2_5_fu_1911_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_21 <= grp_fu_605_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_22 <= tmp_14_2_6_fu_1923_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_22 <= grp_fu_620_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_23 <= tmp_14_2_7_fu_1935_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_23 <= grp_fu_635_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_24 <= tmp_14_3_fu_1947_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_24 <= grp_fu_650_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_25 <= tmp_14_3_1_fu_1959_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_25 <= grp_fu_665_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_26 <= tmp_14_3_2_fu_1971_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_26 <= grp_fu_680_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_27 <= tmp_14_3_3_fu_1983_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_27 <= grp_fu_695_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_28 <= tmp_14_3_4_fu_1995_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_28 <= grp_fu_710_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_29 <= tmp_14_3_5_fu_2007_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_29 <= grp_fu_725_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_3 <= tmp_14_0_3_fu_1607_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_3 <= grp_fu_335_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_30 <= tmp_14_3_6_fu_2019_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_30 <= grp_fu_740_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_31 <= tmp_14_3_7_fu_2031_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_31 <= grp_fu_755_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_4 <= tmp_14_0_4_fu_1641_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_4 <= grp_fu_350_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_5 <= tmp_14_0_5_fu_1675_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_5 <= grp_fu_365_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_6 <= tmp_14_0_6_fu_1709_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_6 <= grp_fu_380_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_7 <= tmp_14_0_7_fu_1743_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_7 <= grp_fu_395_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_8 <= tmp_14_1_fu_1755_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_8 <= grp_fu_410_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if ((tmp_fu_764_p2 == 1'd1)) begin
            d_t_Data_9 <= tmp_14_1_1_fu_1767_p2;
        end else if (((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0))) begin
            d_t_Data_9 <= grp_fu_425_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((c_Data_0_load_A == 1'b1)) begin
        c_Data_0_payload_A <= c_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((c_Data_0_load_B == 1'b1)) begin
        c_Data_0_payload_B <= c_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((d_Data_1_load_A == 1'b1)) begin
        d_Data_1_payload_A <= tmp_78_fu_2049_p33;
    end
end

always @ (posedge ap_clk) begin
    if ((d_Data_1_load_B == 1'b1)) begin
        d_Data_1_payload_B <= tmp_78_fu_2049_p33;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_764_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_reg_2090 <= tmp_1_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_reg_2090_pp0_iter1_reg <= tmp_1_reg_2090;
        tmp_reg_2086 <= tmp_fu_764_p2;
        tmp_reg_2086_pp0_iter1_reg <= tmp_reg_2086;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_929_p2 == 1'd1) & (tmp_fu_764_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_61_reg_2094 <= {{tmp_44_fu_1159_p2[31:16]}};
        tmp_6_10_reg_2149 <= {{grp_fu_455_p2[31:16]}};
        tmp_6_11_reg_2154 <= {{grp_fu_470_p2[31:16]}};
        tmp_6_12_reg_2159 <= {{grp_fu_485_p2[31:16]}};
        tmp_6_13_reg_2164 <= {{grp_fu_500_p2[31:16]}};
        tmp_6_14_reg_2169 <= {{grp_fu_515_p2[31:16]}};
        tmp_6_15_reg_2174 <= {{grp_fu_530_p2[31:16]}};
        tmp_6_16_reg_2179 <= {{grp_fu_545_p2[31:16]}};
        tmp_6_17_reg_2184 <= {{grp_fu_560_p2[31:16]}};
        tmp_6_18_reg_2189 <= {{grp_fu_575_p2[31:16]}};
        tmp_6_19_reg_2194 <= {{grp_fu_590_p2[31:16]}};
        tmp_6_1_reg_2099 <= {{grp_fu_305_p2[31:16]}};
        tmp_6_20_reg_2199 <= {{grp_fu_605_p2[31:16]}};
        tmp_6_21_reg_2204 <= {{grp_fu_620_p2[31:16]}};
        tmp_6_22_reg_2209 <= {{grp_fu_635_p2[31:16]}};
        tmp_6_23_reg_2214 <= {{grp_fu_650_p2[31:16]}};
        tmp_6_24_reg_2219 <= {{grp_fu_665_p2[31:16]}};
        tmp_6_25_reg_2224 <= {{grp_fu_680_p2[31:16]}};
        tmp_6_26_reg_2229 <= {{grp_fu_695_p2[31:16]}};
        tmp_6_27_reg_2234 <= {{grp_fu_710_p2[31:16]}};
        tmp_6_28_reg_2239 <= {{grp_fu_725_p2[31:16]}};
        tmp_6_29_reg_2244 <= {{grp_fu_740_p2[31:16]}};
        tmp_6_2_reg_2104 <= {{grp_fu_320_p2[31:16]}};
        tmp_6_30_reg_2249 <= {{grp_fu_755_p2[31:16]}};
        tmp_6_3_reg_2109 <= {{grp_fu_335_p2[31:16]}};
        tmp_6_4_reg_2114 <= {{grp_fu_350_p2[31:16]}};
        tmp_6_5_reg_2119 <= {{grp_fu_365_p2[31:16]}};
        tmp_6_6_reg_2124 <= {{grp_fu_380_p2[31:16]}};
        tmp_6_7_reg_2129 <= {{grp_fu_395_p2[31:16]}};
        tmp_6_8_reg_2134 <= {{grp_fu_410_p2[31:16]}};
        tmp_6_9_reg_2139 <= {{grp_fu_425_p2[31:16]}};
        tmp_6_s_reg_2144 <= {{grp_fu_440_p2[31:16]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((ap_predicate_op141_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op41_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_fu_764_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        c_Data_0_ack_out = 1'b1;
    end else begin
        c_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((c_Data_0_sel == 1'b1)) begin
        c_Data_0_data_out = c_Data_0_payload_B;
    end else begin
        c_Data_0_data_out = c_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_1_fu_929_p2 == 1'd1) & (tmp_fu_764_p2 == 1'd0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_fu_764_p2 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        c_Data_TDATA_blk_n = c_Data_0_state[1'd0];
    end else begin
        c_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((d_Data_1_sel == 1'b1)) begin
        d_Data_1_data_out = d_Data_1_payload_B;
    end else begin
        d_Data_1_data_out = d_Data_1_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op362_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_Data_1_vld_in = 1'b1;
    end else begin
        d_Data_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2090_pp0_iter1_reg == 1'd1) & (tmp_reg_2086_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_1_reg_2090 == 1'd1) & (tmp_reg_2086 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        d_Data_TDATA_blk_n = d_Data_1_state[1'd1];
    end else begin
        d_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((d_Data_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == 1'b1) & (((c_Data_0_vld_out == 1'b0) & (ap_predicate_op141_read_state1 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op41_read_state1 == 1'b1)) | ((tmp_fu_764_p2 == 1'd1) & (c_Data_0_vld_out == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((d_Data_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_block_state2_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & (((c_Data_0_vld_out == 1'b0) & (ap_predicate_op141_read_state1 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op41_read_state1 == 1'b1)) | ((tmp_fu_764_p2 == 1'd1) & (c_Data_0_vld_out == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((d_Data_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_block_state2_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & (((c_Data_0_vld_out == 1'b0) & (ap_predicate_op141_read_state1 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op41_read_state1 == 1'b1)) | ((tmp_fu_764_p2 == 1'd1) & (c_Data_0_vld_out == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (((c_Data_0_vld_out == 1'b0) & (ap_predicate_op141_read_state1 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op41_read_state1 == 1'b1)) | ((tmp_fu_764_p2 == 1'd1) & (c_Data_0_vld_out == 1'b0)));
end

always @ (*) begin
    ap_block_state2_io = ((d_Data_1_ack_in == 1'b0) & (ap_predicate_op362_write_state2 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((d_Data_1_ack_in == 1'b0) & (ap_predicate_op372_write_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (d_Data_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_328 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op141_read_state1 = ((tmp_1_fu_929_p2 == 1'd1) & (tmp_fu_764_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op362_write_state2 = ((tmp_1_reg_2090 == 1'd1) & (tmp_reg_2086 == 1'd0));
end

always @ (*) begin
    ap_predicate_op372_write_state3 = ((tmp_1_reg_2090_pp0_iter1_reg == 1'd1) & (tmp_reg_2086_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op41_read_state1 = ((tmp_1_fu_929_p2 == 1'd0) & (tmp_fu_764_p2 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign c_Data_0_ack_in = c_Data_0_state[1'd1];

assign c_Data_0_load_A = (~c_Data_0_sel_wr & c_Data_0_state_cmp_full);

assign c_Data_0_load_B = (c_Data_0_state_cmp_full & c_Data_0_sel_wr);

assign c_Data_0_sel = c_Data_0_sel_rd;

assign c_Data_0_state_cmp_full = ((c_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign c_Data_0_vld_in = c_Data_TVALID;

assign c_Data_0_vld_out = c_Data_0_state[1'd0];

assign c_Data_TREADY = c_Data_0_state[1'd1];

assign d_Data_1_ack_in = d_Data_1_state[1'd1];

assign d_Data_1_ack_out = d_Data_TREADY;

assign d_Data_1_load_A = (~d_Data_1_sel_wr & d_Data_1_state_cmp_full);

assign d_Data_1_load_B = (d_Data_1_state_cmp_full & d_Data_1_sel_wr);

assign d_Data_1_sel = d_Data_1_sel_rd;

assign d_Data_1_state_cmp_full = ((d_Data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign d_Data_1_vld_out = d_Data_1_state[1'd0];

assign d_Data_TDATA = d_Data_1_data_out;

assign d_Data_TVALID = d_Data_1_state[1'd0];

assign grp_fu_295_p4 = {{c_Data_0_data_out[63:32]}};

assign grp_fu_305_p2 = (grp_fu_295_p4 + d_t_Data_1);

assign grp_fu_310_p4 = {{c_Data_0_data_out[95:64]}};

assign grp_fu_320_p2 = (grp_fu_310_p4 + d_t_Data_2);

assign grp_fu_325_p4 = {{c_Data_0_data_out[127:96]}};

assign grp_fu_335_p2 = (grp_fu_325_p4 + d_t_Data_3);

assign grp_fu_340_p4 = {{c_Data_0_data_out[159:128]}};

assign grp_fu_350_p2 = (grp_fu_340_p4 + d_t_Data_4);

assign grp_fu_355_p4 = {{c_Data_0_data_out[191:160]}};

assign grp_fu_365_p2 = (grp_fu_355_p4 + d_t_Data_5);

assign grp_fu_370_p4 = {{c_Data_0_data_out[223:192]}};

assign grp_fu_380_p2 = (grp_fu_370_p4 + d_t_Data_6);

assign grp_fu_385_p4 = {{c_Data_0_data_out[255:224]}};

assign grp_fu_395_p2 = (grp_fu_385_p4 + d_t_Data_7);

assign grp_fu_400_p4 = {{c_Data_0_data_out[287:256]}};

assign grp_fu_410_p2 = (grp_fu_400_p4 + d_t_Data_8);

assign grp_fu_415_p4 = {{c_Data_0_data_out[319:288]}};

assign grp_fu_425_p2 = (grp_fu_415_p4 + d_t_Data_9);

assign grp_fu_430_p4 = {{c_Data_0_data_out[351:320]}};

assign grp_fu_440_p2 = (grp_fu_430_p4 + d_t_Data_10);

assign grp_fu_445_p4 = {{c_Data_0_data_out[383:352]}};

assign grp_fu_455_p2 = (grp_fu_445_p4 + d_t_Data_11);

assign grp_fu_460_p4 = {{c_Data_0_data_out[415:384]}};

assign grp_fu_470_p2 = (grp_fu_460_p4 + d_t_Data_12);

assign grp_fu_475_p4 = {{c_Data_0_data_out[447:416]}};

assign grp_fu_485_p2 = (grp_fu_475_p4 + d_t_Data_13);

assign grp_fu_490_p4 = {{c_Data_0_data_out[479:448]}};

assign grp_fu_500_p2 = (grp_fu_490_p4 + d_t_Data_14);

assign grp_fu_505_p4 = {{c_Data_0_data_out[511:480]}};

assign grp_fu_515_p2 = (grp_fu_505_p4 + d_t_Data_15);

assign grp_fu_520_p4 = {{c_Data_0_data_out[543:512]}};

assign grp_fu_530_p2 = (grp_fu_520_p4 + d_t_Data_16);

assign grp_fu_535_p4 = {{c_Data_0_data_out[575:544]}};

assign grp_fu_545_p2 = (grp_fu_535_p4 + d_t_Data_17);

assign grp_fu_550_p4 = {{c_Data_0_data_out[607:576]}};

assign grp_fu_560_p2 = (grp_fu_550_p4 + d_t_Data_18);

assign grp_fu_565_p4 = {{c_Data_0_data_out[639:608]}};

assign grp_fu_575_p2 = (grp_fu_565_p4 + d_t_Data_19);

assign grp_fu_580_p4 = {{c_Data_0_data_out[671:640]}};

assign grp_fu_590_p2 = (grp_fu_580_p4 + d_t_Data_20);

assign grp_fu_595_p4 = {{c_Data_0_data_out[703:672]}};

assign grp_fu_605_p2 = (grp_fu_595_p4 + d_t_Data_21);

assign grp_fu_610_p4 = {{c_Data_0_data_out[735:704]}};

assign grp_fu_620_p2 = (grp_fu_610_p4 + d_t_Data_22);

assign grp_fu_625_p4 = {{c_Data_0_data_out[767:736]}};

assign grp_fu_635_p2 = (grp_fu_625_p4 + d_t_Data_23);

assign grp_fu_640_p4 = {{c_Data_0_data_out[799:768]}};

assign grp_fu_650_p2 = (grp_fu_640_p4 + d_t_Data_24);

assign grp_fu_655_p4 = {{c_Data_0_data_out[831:800]}};

assign grp_fu_665_p2 = (grp_fu_655_p4 + d_t_Data_25);

assign grp_fu_670_p4 = {{c_Data_0_data_out[863:832]}};

assign grp_fu_680_p2 = (grp_fu_670_p4 + d_t_Data_26);

assign grp_fu_685_p4 = {{c_Data_0_data_out[895:864]}};

assign grp_fu_695_p2 = (grp_fu_685_p4 + d_t_Data_27);

assign grp_fu_700_p4 = {{c_Data_0_data_out[927:896]}};

assign grp_fu_710_p2 = (grp_fu_700_p4 + d_t_Data_28);

assign grp_fu_715_p4 = {{c_Data_0_data_out[959:928]}};

assign grp_fu_725_p2 = (grp_fu_715_p4 + d_t_Data_29);

assign grp_fu_730_p4 = {{c_Data_0_data_out[991:960]}};

assign grp_fu_740_p2 = (grp_fu_730_p4 + d_t_Data_30);

assign grp_fu_745_p4 = {{c_Data_0_data_out[1023:992]}};

assign grp_fu_755_p2 = (grp_fu_745_p4 + d_t_Data_31);

assign tmp_111_cast_fu_1497_p1 = $signed(tmp_4_fu_1489_p3);

assign tmp_111_fu_935_p1 = c_Data_0_data_out[31:0];

assign tmp_11_0_1_cast_fu_1535_p1 = $signed(tmp_11_0_1_fu_1527_p3);

assign tmp_11_0_1_fu_1527_p3 = {{tmp_9_fu_1517_p4}, {7'd0}};

assign tmp_11_0_2_cast_fu_1569_p1 = $signed(tmp_11_0_2_fu_1561_p3);

assign tmp_11_0_2_fu_1561_p3 = {{tmp_11_fu_1551_p4}, {7'd0}};

assign tmp_11_0_3_cast_fu_1603_p1 = $signed(tmp_11_0_3_fu_1595_p3);

assign tmp_11_0_3_fu_1595_p3 = {{tmp_13_fu_1585_p4}, {7'd0}};

assign tmp_11_0_4_cast_fu_1637_p1 = $signed(tmp_11_0_4_fu_1629_p3);

assign tmp_11_0_4_fu_1629_p3 = {{tmp_15_fu_1619_p4}, {7'd0}};

assign tmp_11_0_5_cast_fu_1671_p1 = $signed(tmp_11_0_5_fu_1663_p3);

assign tmp_11_0_5_fu_1663_p3 = {{tmp_17_fu_1653_p4}, {7'd0}};

assign tmp_11_0_6_cast_fu_1705_p1 = $signed(tmp_11_0_6_fu_1697_p3);

assign tmp_11_0_6_fu_1697_p3 = {{tmp_43_fu_1687_p4}, {7'd0}};

assign tmp_11_0_7_cast_fu_1739_p1 = $signed(tmp_11_0_7_fu_1731_p3);

assign tmp_11_0_7_fu_1731_p3 = {{tmp_51_fu_1721_p4}, {7'd0}};

assign tmp_11_fu_1551_p4 = {{Bias_Data[47:32]}};

assign tmp_13_fu_1585_p4 = {{Bias_Data[63:48]}};

assign tmp_14_0_1_fu_1539_p2 = ($signed(grp_fu_295_p4) + $signed(tmp_11_0_1_cast_fu_1535_p1));

assign tmp_14_0_2_fu_1573_p2 = ($signed(grp_fu_310_p4) + $signed(tmp_11_0_2_cast_fu_1569_p1));

assign tmp_14_0_3_fu_1607_p2 = ($signed(grp_fu_325_p4) + $signed(tmp_11_0_3_cast_fu_1603_p1));

assign tmp_14_0_4_fu_1641_p2 = ($signed(grp_fu_340_p4) + $signed(tmp_11_0_4_cast_fu_1637_p1));

assign tmp_14_0_5_fu_1675_p2 = ($signed(grp_fu_355_p4) + $signed(tmp_11_0_5_cast_fu_1671_p1));

assign tmp_14_0_6_fu_1709_p2 = ($signed(grp_fu_370_p4) + $signed(tmp_11_0_6_cast_fu_1705_p1));

assign tmp_14_0_7_fu_1743_p2 = ($signed(grp_fu_385_p4) + $signed(tmp_11_0_7_cast_fu_1739_p1));

assign tmp_14_1_1_fu_1767_p2 = ($signed(grp_fu_415_p4) + $signed(tmp_11_0_1_cast_fu_1535_p1));

assign tmp_14_1_2_fu_1779_p2 = ($signed(grp_fu_430_p4) + $signed(tmp_11_0_2_cast_fu_1569_p1));

assign tmp_14_1_3_fu_1791_p2 = ($signed(grp_fu_445_p4) + $signed(tmp_11_0_3_cast_fu_1603_p1));

assign tmp_14_1_4_fu_1803_p2 = ($signed(grp_fu_460_p4) + $signed(tmp_11_0_4_cast_fu_1637_p1));

assign tmp_14_1_5_fu_1815_p2 = ($signed(grp_fu_475_p4) + $signed(tmp_11_0_5_cast_fu_1671_p1));

assign tmp_14_1_6_fu_1827_p2 = ($signed(grp_fu_490_p4) + $signed(tmp_11_0_6_cast_fu_1705_p1));

assign tmp_14_1_7_fu_1839_p2 = ($signed(grp_fu_505_p4) + $signed(tmp_11_0_7_cast_fu_1739_p1));

assign tmp_14_1_fu_1755_p2 = ($signed(grp_fu_400_p4) + $signed(tmp_111_cast_fu_1497_p1));

assign tmp_14_2_1_fu_1863_p2 = ($signed(grp_fu_535_p4) + $signed(tmp_11_0_1_cast_fu_1535_p1));

assign tmp_14_2_2_fu_1875_p2 = ($signed(grp_fu_550_p4) + $signed(tmp_11_0_2_cast_fu_1569_p1));

assign tmp_14_2_3_fu_1887_p2 = ($signed(grp_fu_565_p4) + $signed(tmp_11_0_3_cast_fu_1603_p1));

assign tmp_14_2_4_fu_1899_p2 = ($signed(grp_fu_580_p4) + $signed(tmp_11_0_4_cast_fu_1637_p1));

assign tmp_14_2_5_fu_1911_p2 = ($signed(grp_fu_595_p4) + $signed(tmp_11_0_5_cast_fu_1671_p1));

assign tmp_14_2_6_fu_1923_p2 = ($signed(grp_fu_610_p4) + $signed(tmp_11_0_6_cast_fu_1705_p1));

assign tmp_14_2_7_fu_1935_p2 = ($signed(grp_fu_625_p4) + $signed(tmp_11_0_7_cast_fu_1739_p1));

assign tmp_14_2_fu_1851_p2 = ($signed(grp_fu_520_p4) + $signed(tmp_111_cast_fu_1497_p1));

assign tmp_14_3_1_fu_1959_p2 = ($signed(grp_fu_655_p4) + $signed(tmp_11_0_1_cast_fu_1535_p1));

assign tmp_14_3_2_fu_1971_p2 = ($signed(grp_fu_670_p4) + $signed(tmp_11_0_2_cast_fu_1569_p1));

assign tmp_14_3_3_fu_1983_p2 = ($signed(grp_fu_685_p4) + $signed(tmp_11_0_3_cast_fu_1603_p1));

assign tmp_14_3_4_fu_1995_p2 = ($signed(grp_fu_700_p4) + $signed(tmp_11_0_4_cast_fu_1637_p1));

assign tmp_14_3_5_fu_2007_p2 = ($signed(grp_fu_715_p4) + $signed(tmp_11_0_5_cast_fu_1671_p1));

assign tmp_14_3_6_fu_2019_p2 = ($signed(grp_fu_730_p4) + $signed(tmp_11_0_6_cast_fu_1705_p1));

assign tmp_14_3_7_fu_2031_p2 = ($signed(grp_fu_745_p4) + $signed(tmp_11_0_7_cast_fu_1739_p1));

assign tmp_14_3_fu_1947_p2 = ($signed(grp_fu_640_p4) + $signed(tmp_111_cast_fu_1497_p1));

assign tmp_15_fu_1619_p4 = {{Bias_Data[79:64]}};

assign tmp_17_fu_1653_p4 = {{Bias_Data[95:80]}};

assign tmp_1_fu_929_p2 = ((cnt == 8'd8) ? 1'b1 : 1'b0);

assign tmp_2_fu_1485_p1 = Bias_Data[15:0];

assign tmp_3_fu_1501_p1 = c_Data_0_data_out[31:0];

assign tmp_43_fu_1687_p4 = {{Bias_Data[111:96]}};

assign tmp_44_fu_1159_p2 = (tmp_79_fu_1155_p1 + d_t_Data_0);

assign tmp_4_fu_1489_p3 = {{tmp_2_fu_1485_p1}, {7'd0}};

assign tmp_51_fu_1721_p4 = {{Bias_Data[127:112]}};

assign tmp_6_fu_1505_p2 = ($signed(tmp_3_fu_1501_p1) + $signed(tmp_111_cast_fu_1497_p1));

assign tmp_78_fu_2049_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_6_30_reg_2249}, {tmp_6_29_reg_2244}}, {tmp_6_28_reg_2239}}, {tmp_6_27_reg_2234}}, {tmp_6_26_reg_2229}}, {tmp_6_25_reg_2224}}, {tmp_6_24_reg_2219}}, {tmp_6_23_reg_2214}}, {tmp_6_22_reg_2209}}, {tmp_6_21_reg_2204}}, {tmp_6_20_reg_2199}}, {tmp_6_19_reg_2194}}, {tmp_6_18_reg_2189}}, {tmp_6_17_reg_2184}}, {tmp_6_16_reg_2179}}, {tmp_6_15_reg_2174}}, {tmp_6_14_reg_2169}}, {tmp_6_13_reg_2164}}, {tmp_6_12_reg_2159}}, {tmp_6_11_reg_2154}}, {tmp_6_10_reg_2149}}, {tmp_6_s_reg_2144}}, {tmp_6_9_reg_2139}}, {tmp_6_8_reg_2134}}, {tmp_6_7_reg_2129}}, {tmp_6_6_reg_2124}}, {tmp_6_5_reg_2119}}, {tmp_6_4_reg_2114}}, {tmp_6_3_reg_2109}}, {tmp_6_2_reg_2104}}, {tmp_6_1_reg_2099}}, {tmp_61_reg_2094}};

assign tmp_79_fu_1155_p1 = c_Data_0_data_out[31:0];

assign tmp_8_171_fu_1137_p2 = (8'd1 + cnt);

assign tmp_9_fu_1517_p4 = {{Bias_Data[31:16]}};

assign tmp_fu_764_p2 = ((cnt == 8'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_939_p2 = (tmp_111_fu_935_p1 + d_t_Data_0);

endmodule //Layer2_ACC_Array_4x8
