$comment
	File created using the following command:
		vcd file Decoder_7_Seg.msim.vcd -direction
$end
$date
	Tue Oct 26 14:56:53 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Decoder_7_Seg_vlg_vec_tst $end
$var reg 3 ! c [2:0] $end
$var wire 1 " S [0] $end
$var wire 1 # S [1] $end
$var wire 1 $ S [2] $end
$var wire 1 % S [3] $end
$var wire 1 & S [4] $end
$var wire 1 ' S [5] $end
$var wire 1 ( S [6] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / S[6]~output_o $end
$var wire 1 0 S[5]~output_o $end
$var wire 1 1 S[4]~output_o $end
$var wire 1 2 S[3]~output_o $end
$var wire 1 3 S[2]~output_o $end
$var wire 1 4 S[1]~output_o $end
$var wire 1 5 S[0]~output_o $end
$var wire 1 6 c[2]~input_o $end
$var wire 1 7 c[1]~input_o $end
$var wire 1 8 Decoder2~0_combout $end
$var wire 1 9 c[0]~input_o $end
$var wire 1 : WideOr0~0_combout $end
$var wire 1 ; S~0_combout $end
$var wire 1 < Decoder0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1(
1'
1&
0%
1$
1#
0"
0)
1*
x+
1,
1-
1.
1/
10
11
02
13
14
05
06
07
08
09
1:
0;
0<
$end
#62500
b1 !
19
1;
0:
1<
15
12
04
03
0$
0#
1%
1"
#125000
b11 !
b10 !
09
17
18
0<
05
0/
0(
0"
#187500
b11 !
19
0;
1<
15
14
13
1$
1#
1"
#250000
b111 !
b101 !
b100 !
09
07
16
01
00
1;
1:
0'
0&
0<
05
02
04
03
0$
0#
0%
0"
#312500
b101 !
19
#375000
b111 !
b110 !
09
17
#437500
b111 !
19
#500000
b11 !
b1 !
b0 !
09
07
06
11
10
0;
08
1'
1&
1/
14
13
1$
1#
1(
#562500
b1 !
19
1;
0:
1<
15
12
04
03
0$
0#
1%
1"
#625000
b11 !
b10 !
09
17
18
0<
05
0/
0(
0"
#687500
b11 !
19
0;
1<
15
14
13
1$
1#
1"
#750000
b111 !
b101 !
b100 !
09
07
16
01
00
1;
1:
0'
0&
0<
05
02
04
03
0$
0#
0%
0"
#812500
b101 !
19
#875000
b111 !
b110 !
09
17
#937500
b111 !
19
#1000000
