

================================================================
== Vivado HLS Report for 'dct_write_data'
================================================================
* Date:           Mon Jun 13 11:45:34 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     43|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|      32|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      32|     63|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_195_p2                  |     +    |      0|  0|   4|           1|           4|
    |indvar_flatten_next_fu_112_p2  |     +    |      0|  0|   7|           7|           1|
    |r_1_fu_118_p2                  |     +    |      0|  0|   4|           1|           4|
    |tmp_4_fu_189_p2                |     +    |      0|  0|   6|           6|           6|
    |tmp_7_fu_178_p2                |     +    |      0|  0|   8|           8|           8|
    |exitcond2_fu_124_p2            |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_106_p2     |   icmp   |      0|  0|   3|           7|           8|
    |ap_sig_78                      |    or    |      0|  0|   1|           1|           1|
    |c_mid2_fu_130_p3               |  select  |      0|  0|   4|           1|           1|
    |tmp_mid2_v_fu_138_p3           |  select  |      0|  0|   4|           1|           4|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  43|          37|          42|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |c_reg_95               |   4|          2|    4|          8|
    |indvar_flatten_reg_73  |   7|          2|    7|         14|
    |r_phi_fu_88_p4         |   4|          2|    4|          8|
    |r_reg_84               |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  20|         12|   20|         42|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  3|   0|    3|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0     |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |  1|   0|    1|          0|
    |c_reg_95                  |  4|   0|    4|          0|
    |exitcond_flatten_reg_205  |  1|   0|    1|          0|
    |indvar_flatten_reg_73     |  7|   0|    7|          0|
    |r_reg_84                  |  4|   0|    4|          0|
    |tmp_4_reg_224             |  6|   0|    6|          0|
    |tmp_mid2_v_reg_214        |  4|   0|    4|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 32|   0|   32|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dct_write_data | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dct_write_data | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dct_write_data | return value |
|ap_done            | out |    1| ap_ctrl_hs | dct_write_data | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | dct_write_data | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dct_write_data | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dct_write_data | return value |
|buf_r_address0     | out |    6|  ap_memory |      buf_r     |     array    |
|buf_r_ce0          | out |    1|  ap_memory |      buf_r     |     array    |
|buf_r_q0           |  in |   16|  ap_memory |      buf_r     |     array    |
|output_r_address0  | out |    6|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

