INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
