set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {fpga_washing_machine.vo fpga_washing_machine_v.sdo}}
}
