{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696115681246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696115681247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 30 17:14:40 2023 " "Processing started: Sat Sep 30 17:14:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696115681247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696115681247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPWM_60 -c SPWM_60 " "Command: quartus_sta SPWM_60 -c SPWM_60" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696115681247 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696115681377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696115681576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696115681576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115681621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115681621 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1696115681766 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPWM_60.sdc " "Synopsys Design Constraints File file not found: 'SPWM_60.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1696115681785 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115681786 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696115681787 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " "create_clock -period 1.000 -name mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696115681787 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696115681787 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst_signal\|conteo\[2\]~0\|combout " "Node \"inst_signal\|conteo\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696115681788 ""} { "Warning" "WSTA_SCC_NODE" "inst_signal\|conteo\[2\]~0\|dataa " "Node \"inst_signal\|conteo\[2\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696115681788 ""}  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696115681788 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115681789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115681789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115681789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115681789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115681789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115681789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115681789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115681789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115681789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115681789 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696115681789 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1696115681790 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696115681791 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696115681792 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696115681804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696115681830 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696115681830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.784 " "Worst-case setup slack is -10.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.784            -755.394 clk  " "  -10.784            -755.394 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.542             -72.911 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "  -10.542             -72.911 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115681904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.266 " "Worst-case hold slack is -0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266              -0.905 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -0.266              -0.905 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 clk  " "    0.529               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115681910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115681917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115681922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -299.849 clk  " "   -4.000            -299.849 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451             -12.923 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -0.451             -12.923 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115681929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115681929 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696115682187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696115682205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696115682505 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115682570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115682570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115682570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115682570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115682570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115682570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115682570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115682570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115682570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115682570 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696115682570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696115682835 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696115682848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696115682848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.005 " "Worst-case setup slack is -10.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.005            -723.765 clk  " "  -10.005            -723.765 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.844             -68.125 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -9.844             -68.125 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115682857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.201 " "Worst-case hold slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -0.495 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -0.201              -0.495 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 clk  " "    0.507               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115682865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115682876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115682912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -299.849 clk  " "   -4.000            -299.849 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407             -11.435 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -0.407             -11.435 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115682927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115682927 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696115683021 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115683278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115683278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115683278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115683278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115683278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115683278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115683278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115683278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115683278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115683278 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696115683278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696115683279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696115683281 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696115683281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.082 " "Worst-case setup slack is -5.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.082            -365.993 clk  " "   -5.082            -365.993 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.049             -34.775 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -5.049             -34.775 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115683288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.195 " "Worst-case hold slack is -0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.910 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -0.195              -0.910 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 clk  " "    0.286               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115683304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115683310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115683325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -301.543 clk  " "   -4.000            -301.543 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -2.463 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -0.156              -2.463 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115683370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115683370 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696115685947 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696115685947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696115686542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 30 17:14:46 2023 " "Processing ended: Sat Sep 30 17:14:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696115686542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696115686542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696115686542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696115686542 ""}
