/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CS2 */
.set CS2__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set CS2__0__MASK, 0x04
.set CS2__0__PC, CYREG_PRT3_PC2
.set CS2__0__PORT, 3
.set CS2__0__SHIFT, 2
.set CS2__AG, CYREG_PRT3_AG
.set CS2__AMUX, CYREG_PRT3_AMUX
.set CS2__BIE, CYREG_PRT3_BIE
.set CS2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CS2__BYP, CYREG_PRT3_BYP
.set CS2__CTL, CYREG_PRT3_CTL
.set CS2__DM0, CYREG_PRT3_DM0
.set CS2__DM1, CYREG_PRT3_DM1
.set CS2__DM2, CYREG_PRT3_DM2
.set CS2__DR, CYREG_PRT3_DR
.set CS2__INP_DIS, CYREG_PRT3_INP_DIS
.set CS2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CS2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CS2__LCD_EN, CYREG_PRT3_LCD_EN
.set CS2__MASK, 0x04
.set CS2__PORT, 3
.set CS2__PRT, CYREG_PRT3_PRT
.set CS2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CS2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CS2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CS2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CS2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CS2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CS2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CS2__PS, CYREG_PRT3_PS
.set CS2__SHIFT, 2
.set CS2__SLW, CYREG_PRT3_SLW

/* CSn */
.set CSn__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set CSn__0__MASK, 0x08
.set CSn__0__PC, CYREG_PRT2_PC3
.set CSn__0__PORT, 2
.set CSn__0__SHIFT, 3
.set CSn__AG, CYREG_PRT2_AG
.set CSn__AMUX, CYREG_PRT2_AMUX
.set CSn__BIE, CYREG_PRT2_BIE
.set CSn__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CSn__BYP, CYREG_PRT2_BYP
.set CSn__CTL, CYREG_PRT2_CTL
.set CSn__DM0, CYREG_PRT2_DM0
.set CSn__DM1, CYREG_PRT2_DM1
.set CSn__DM2, CYREG_PRT2_DM2
.set CSn__DR, CYREG_PRT2_DR
.set CSn__INP_DIS, CYREG_PRT2_INP_DIS
.set CSn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CSn__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CSn__LCD_EN, CYREG_PRT2_LCD_EN
.set CSn__MASK, 0x08
.set CSn__PORT, 2
.set CSn__PRT, CYREG_PRT2_PRT
.set CSn__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CSn__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CSn__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CSn__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CSn__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CSn__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CSn__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CSn__PS, CYREG_PRT2_PS
.set CSn__SHIFT, 3
.set CSn__SLW, CYREG_PRT2_SLW

/* DIN */
.set DIN__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set DIN__0__MASK, 0x01
.set DIN__0__PC, CYREG_PRT2_PC0
.set DIN__0__PORT, 2
.set DIN__0__SHIFT, 0
.set DIN__AG, CYREG_PRT2_AG
.set DIN__AMUX, CYREG_PRT2_AMUX
.set DIN__BIE, CYREG_PRT2_BIE
.set DIN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIN__BYP, CYREG_PRT2_BYP
.set DIN__CTL, CYREG_PRT2_CTL
.set DIN__DM0, CYREG_PRT2_DM0
.set DIN__DM1, CYREG_PRT2_DM1
.set DIN__DM2, CYREG_PRT2_DM2
.set DIN__DR, CYREG_PRT2_DR
.set DIN__INP_DIS, CYREG_PRT2_INP_DIS
.set DIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIN__LCD_EN, CYREG_PRT2_LCD_EN
.set DIN__MASK, 0x01
.set DIN__PORT, 2
.set DIN__PRT, CYREG_PRT2_PRT
.set DIN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIN__PS, CYREG_PRT2_PS
.set DIN__SHIFT, 0
.set DIN__SLW, CYREG_PRT2_SLW

/* EN1 */
.set EN1__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set EN1__0__MASK, 0x40
.set EN1__0__PC, CYREG_PRT0_PC6
.set EN1__0__PORT, 0
.set EN1__0__SHIFT, 6
.set EN1__AG, CYREG_PRT0_AG
.set EN1__AMUX, CYREG_PRT0_AMUX
.set EN1__BIE, CYREG_PRT0_BIE
.set EN1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set EN1__BYP, CYREG_PRT0_BYP
.set EN1__CTL, CYREG_PRT0_CTL
.set EN1__DM0, CYREG_PRT0_DM0
.set EN1__DM1, CYREG_PRT0_DM1
.set EN1__DM2, CYREG_PRT0_DM2
.set EN1__DR, CYREG_PRT0_DR
.set EN1__INP_DIS, CYREG_PRT0_INP_DIS
.set EN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set EN1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set EN1__LCD_EN, CYREG_PRT0_LCD_EN
.set EN1__MASK, 0x40
.set EN1__PORT, 0
.set EN1__PRT, CYREG_PRT0_PRT
.set EN1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set EN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set EN1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set EN1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set EN1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set EN1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set EN1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set EN1__PS, CYREG_PRT0_PS
.set EN1__SHIFT, 6
.set EN1__SLW, CYREG_PRT0_SLW

/* DInN */
.set DInN__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set DInN__0__MASK, 0x02
.set DInN__0__PC, CYREG_IO_PC_PRT15_PC1
.set DInN__0__PORT, 15
.set DInN__0__SHIFT, 1
.set DInN__AG, CYREG_PRT15_AG
.set DInN__AMUX, CYREG_PRT15_AMUX
.set DInN__BIE, CYREG_PRT15_BIE
.set DInN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DInN__BYP, CYREG_PRT15_BYP
.set DInN__CTL, CYREG_PRT15_CTL
.set DInN__DM0, CYREG_PRT15_DM0
.set DInN__DM1, CYREG_PRT15_DM1
.set DInN__DM2, CYREG_PRT15_DM2
.set DInN__DR, CYREG_PRT15_DR
.set DInN__INP_DIS, CYREG_PRT15_INP_DIS
.set DInN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DInN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DInN__LCD_EN, CYREG_PRT15_LCD_EN
.set DInN__MASK, 0x02
.set DInN__PORT, 15
.set DInN__PRT, CYREG_PRT15_PRT
.set DInN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DInN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DInN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DInN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DInN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DInN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DInN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DInN__PS, CYREG_PRT15_PS
.set DInN__SHIFT, 1
.set DInN__SLW, CYREG_PRT15_SLW

/* DInP */
.set DInP__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set DInP__0__MASK, 0x01
.set DInP__0__PC, CYREG_IO_PC_PRT15_PC0
.set DInP__0__PORT, 15
.set DInP__0__SHIFT, 0
.set DInP__AG, CYREG_PRT15_AG
.set DInP__AMUX, CYREG_PRT15_AMUX
.set DInP__BIE, CYREG_PRT15_BIE
.set DInP__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DInP__BYP, CYREG_PRT15_BYP
.set DInP__CTL, CYREG_PRT15_CTL
.set DInP__DM0, CYREG_PRT15_DM0
.set DInP__DM1, CYREG_PRT15_DM1
.set DInP__DM2, CYREG_PRT15_DM2
.set DInP__DR, CYREG_PRT15_DR
.set DInP__INP_DIS, CYREG_PRT15_INP_DIS
.set DInP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DInP__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DInP__LCD_EN, CYREG_PRT15_LCD_EN
.set DInP__MASK, 0x01
.set DInP__PORT, 15
.set DInP__PRT, CYREG_PRT15_PRT
.set DInP__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DInP__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DInP__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DInP__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DInP__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DInP__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DInP__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DInP__PS, CYREG_PRT15_PS
.set DInP__SHIFT, 0
.set DInP__SLW, CYREG_PRT15_SLW

/* DOUT */
.set DOUT__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set DOUT__0__MASK, 0x20
.set DOUT__0__PC, CYREG_PRT2_PC5
.set DOUT__0__PORT, 2
.set DOUT__0__SHIFT, 5
.set DOUT__AG, CYREG_PRT2_AG
.set DOUT__AMUX, CYREG_PRT2_AMUX
.set DOUT__BIE, CYREG_PRT2_BIE
.set DOUT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DOUT__BYP, CYREG_PRT2_BYP
.set DOUT__CTL, CYREG_PRT2_CTL
.set DOUT__DM0, CYREG_PRT2_DM0
.set DOUT__DM1, CYREG_PRT2_DM1
.set DOUT__DM2, CYREG_PRT2_DM2
.set DOUT__DR, CYREG_PRT2_DR
.set DOUT__INP_DIS, CYREG_PRT2_INP_DIS
.set DOUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DOUT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DOUT__LCD_EN, CYREG_PRT2_LCD_EN
.set DOUT__MASK, 0x20
.set DOUT__PORT, 2
.set DOUT__PRT, CYREG_PRT2_PRT
.set DOUT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DOUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DOUT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DOUT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DOUT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DOUT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DOUT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DOUT__PS, CYREG_PRT2_PS
.set DOUT__SHIFT, 5
.set DOUT__SLW, CYREG_PRT2_SLW

/* INT1 */
.set INT1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set INT1__0__MASK, 0x01
.set INT1__0__PC, CYREG_PRT3_PC0
.set INT1__0__PORT, 3
.set INT1__0__SHIFT, 0
.set INT1__AG, CYREG_PRT3_AG
.set INT1__AMUX, CYREG_PRT3_AMUX
.set INT1__BIE, CYREG_PRT3_BIE
.set INT1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set INT1__BYP, CYREG_PRT3_BYP
.set INT1__CTL, CYREG_PRT3_CTL
.set INT1__DM0, CYREG_PRT3_DM0
.set INT1__DM1, CYREG_PRT3_DM1
.set INT1__DM2, CYREG_PRT3_DM2
.set INT1__DR, CYREG_PRT3_DR
.set INT1__INP_DIS, CYREG_PRT3_INP_DIS
.set INT1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set INT1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set INT1__LCD_EN, CYREG_PRT3_LCD_EN
.set INT1__MASK, 0x01
.set INT1__PORT, 3
.set INT1__PRT, CYREG_PRT3_PRT
.set INT1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set INT1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set INT1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set INT1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set INT1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set INT1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set INT1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set INT1__PS, CYREG_PRT3_PS
.set INT1__SHIFT, 0
.set INT1__SLW, CYREG_PRT3_SLW

/* INT2 */
.set INT2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set INT2__0__MASK, 0x02
.set INT2__0__PC, CYREG_PRT3_PC1
.set INT2__0__PORT, 3
.set INT2__0__SHIFT, 1
.set INT2__AG, CYREG_PRT3_AG
.set INT2__AMUX, CYREG_PRT3_AMUX
.set INT2__BIE, CYREG_PRT3_BIE
.set INT2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set INT2__BYP, CYREG_PRT3_BYP
.set INT2__CTL, CYREG_PRT3_CTL
.set INT2__DM0, CYREG_PRT3_DM0
.set INT2__DM1, CYREG_PRT3_DM1
.set INT2__DM2, CYREG_PRT3_DM2
.set INT2__DR, CYREG_PRT3_DR
.set INT2__INP_DIS, CYREG_PRT3_INP_DIS
.set INT2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set INT2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set INT2__LCD_EN, CYREG_PRT3_LCD_EN
.set INT2__MASK, 0x02
.set INT2__PORT, 3
.set INT2__PRT, CYREG_PRT3_PRT
.set INT2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set INT2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set INT2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set INT2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set INT2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set INT2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set INT2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set INT2__PS, CYREG_PRT3_PS
.set INT2__SHIFT, 1
.set INT2__SLW, CYREG_PRT3_SLW

/* SCL2 */
.set SCL2__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set SCL2__0__MASK, 0x08
.set SCL2__0__PC, CYREG_PRT3_PC3
.set SCL2__0__PORT, 3
.set SCL2__0__SHIFT, 3
.set SCL2__AG, CYREG_PRT3_AG
.set SCL2__AMUX, CYREG_PRT3_AMUX
.set SCL2__BIE, CYREG_PRT3_BIE
.set SCL2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCL2__BYP, CYREG_PRT3_BYP
.set SCL2__CTL, CYREG_PRT3_CTL
.set SCL2__DM0, CYREG_PRT3_DM0
.set SCL2__DM1, CYREG_PRT3_DM1
.set SCL2__DM2, CYREG_PRT3_DM2
.set SCL2__DR, CYREG_PRT3_DR
.set SCL2__INP_DIS, CYREG_PRT3_INP_DIS
.set SCL2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCL2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCL2__LCD_EN, CYREG_PRT3_LCD_EN
.set SCL2__MASK, 0x08
.set SCL2__PORT, 3
.set SCL2__PRT, CYREG_PRT3_PRT
.set SCL2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCL2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCL2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCL2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCL2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCL2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCL2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCL2__PS, CYREG_PRT3_PS
.set SCL2__SHIFT, 3
.set SCL2__SLW, CYREG_PRT3_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set SCLK__0__MASK, 0x10
.set SCLK__0__PC, CYREG_PRT2_PC4
.set SCLK__0__PORT, 2
.set SCLK__0__SHIFT, 4
.set SCLK__AG, CYREG_PRT2_AG
.set SCLK__AMUX, CYREG_PRT2_AMUX
.set SCLK__BIE, CYREG_PRT2_BIE
.set SCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCLK__BYP, CYREG_PRT2_BYP
.set SCLK__CTL, CYREG_PRT2_CTL
.set SCLK__DM0, CYREG_PRT2_DM0
.set SCLK__DM1, CYREG_PRT2_DM1
.set SCLK__DM2, CYREG_PRT2_DM2
.set SCLK__DR, CYREG_PRT2_DR
.set SCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set SCLK__MASK, 0x10
.set SCLK__PORT, 2
.set SCLK__PRT, CYREG_PRT2_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCLK__PS, CYREG_PRT2_PS
.set SCLK__SHIFT, 4
.set SCLK__SLW, CYREG_PRT2_SLW

/* SDI2 */
.set SDI2__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set SDI2__0__MASK, 0x20
.set SDI2__0__PC, CYREG_PRT3_PC5
.set SDI2__0__PORT, 3
.set SDI2__0__SHIFT, 5
.set SDI2__AG, CYREG_PRT3_AG
.set SDI2__AMUX, CYREG_PRT3_AMUX
.set SDI2__BIE, CYREG_PRT3_BIE
.set SDI2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SDI2__BYP, CYREG_PRT3_BYP
.set SDI2__CTL, CYREG_PRT3_CTL
.set SDI2__DM0, CYREG_PRT3_DM0
.set SDI2__DM1, CYREG_PRT3_DM1
.set SDI2__DM2, CYREG_PRT3_DM2
.set SDI2__DR, CYREG_PRT3_DR
.set SDI2__INP_DIS, CYREG_PRT3_INP_DIS
.set SDI2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SDI2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SDI2__LCD_EN, CYREG_PRT3_LCD_EN
.set SDI2__MASK, 0x20
.set SDI2__PORT, 3
.set SDI2__PRT, CYREG_PRT3_PRT
.set SDI2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SDI2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SDI2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SDI2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SDI2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SDI2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SDI2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SDI2__PS, CYREG_PRT3_PS
.set SDI2__SHIFT, 5
.set SDI2__SLW, CYREG_PRT3_SLW

/* SDO2 */
.set SDO2__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set SDO2__0__MASK, 0x10
.set SDO2__0__PC, CYREG_PRT3_PC4
.set SDO2__0__PORT, 3
.set SDO2__0__SHIFT, 4
.set SDO2__AG, CYREG_PRT3_AG
.set SDO2__AMUX, CYREG_PRT3_AMUX
.set SDO2__BIE, CYREG_PRT3_BIE
.set SDO2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SDO2__BYP, CYREG_PRT3_BYP
.set SDO2__CTL, CYREG_PRT3_CTL
.set SDO2__DM0, CYREG_PRT3_DM0
.set SDO2__DM1, CYREG_PRT3_DM1
.set SDO2__DM2, CYREG_PRT3_DM2
.set SDO2__DR, CYREG_PRT3_DR
.set SDO2__INP_DIS, CYREG_PRT3_INP_DIS
.set SDO2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SDO2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SDO2__LCD_EN, CYREG_PRT3_LCD_EN
.set SDO2__MASK, 0x10
.set SDO2__PORT, 3
.set SDO2__PRT, CYREG_PRT3_PRT
.set SDO2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SDO2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SDO2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SDO2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SDO2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SDO2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SDO2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SDO2__PS, CYREG_PRT3_PS
.set SDO2__SHIFT, 4
.set SDO2__SLW, CYREG_PRT3_SLW

/* TEST */
.set TEST_1__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set TEST_1__0__MASK, 0x20
.set TEST_1__0__PC, CYREG_PRT1_PC5
.set TEST_1__0__PORT, 1
.set TEST_1__0__SHIFT, 5
.set TEST_1__AG, CYREG_PRT1_AG
.set TEST_1__AMUX, CYREG_PRT1_AMUX
.set TEST_1__BIE, CYREG_PRT1_BIE
.set TEST_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TEST_1__BYP, CYREG_PRT1_BYP
.set TEST_1__CTL, CYREG_PRT1_CTL
.set TEST_1__DM0, CYREG_PRT1_DM0
.set TEST_1__DM1, CYREG_PRT1_DM1
.set TEST_1__DM2, CYREG_PRT1_DM2
.set TEST_1__DR, CYREG_PRT1_DR
.set TEST_1__INP_DIS, CYREG_PRT1_INP_DIS
.set TEST_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TEST_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TEST_1__LCD_EN, CYREG_PRT1_LCD_EN
.set TEST_1__MASK, 0x20
.set TEST_1__PORT, 1
.set TEST_1__PRT, CYREG_PRT1_PRT
.set TEST_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TEST_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TEST_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TEST_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TEST_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TEST_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TEST_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TEST_1__PS, CYREG_PRT1_PS
.set TEST_1__SHIFT, 5
.set TEST_1__SLW, CYREG_PRT1_SLW
.set TEST_2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set TEST_2__0__MASK, 0x02
.set TEST_2__0__PC, CYREG_PRT2_PC1
.set TEST_2__0__PORT, 2
.set TEST_2__0__SHIFT, 1
.set TEST_2__AG, CYREG_PRT2_AG
.set TEST_2__AMUX, CYREG_PRT2_AMUX
.set TEST_2__BIE, CYREG_PRT2_BIE
.set TEST_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TEST_2__BYP, CYREG_PRT2_BYP
.set TEST_2__CTL, CYREG_PRT2_CTL
.set TEST_2__DM0, CYREG_PRT2_DM0
.set TEST_2__DM1, CYREG_PRT2_DM1
.set TEST_2__DM2, CYREG_PRT2_DM2
.set TEST_2__DR, CYREG_PRT2_DR
.set TEST_2__INP_DIS, CYREG_PRT2_INP_DIS
.set TEST_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TEST_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TEST_2__LCD_EN, CYREG_PRT2_LCD_EN
.set TEST_2__MASK, 0x02
.set TEST_2__PORT, 2
.set TEST_2__PRT, CYREG_PRT2_PRT
.set TEST_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TEST_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TEST_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TEST_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TEST_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TEST_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TEST_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TEST_2__PS, CYREG_PRT2_PS
.set TEST_2__SHIFT, 1
.set TEST_2__SLW, CYREG_PRT2_SLW
.set TEST_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set TEST_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set TEST_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set TEST_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set TEST_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set TEST_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set TEST_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set TEST_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set TEST_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set TEST_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set TEST_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set TEST_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set TEST_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set TEST_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set TEST_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set TEST_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set TEST_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set TEST_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set TEST_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set TEST_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set TEST_PWMUDB_genblk7_dbctrlreg__0__MASK, 0x01
.set TEST_PWMUDB_genblk7_dbctrlreg__0__POS, 0
.set TEST_PWMUDB_genblk7_dbctrlreg__1__MASK, 0x02
.set TEST_PWMUDB_genblk7_dbctrlreg__1__POS, 1
.set TEST_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set TEST_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set TEST_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set TEST_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set TEST_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set TEST_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set TEST_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set TEST_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set TEST_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set TEST_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set TEST_PWMUDB_genblk7_dbctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set TEST_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set TEST_PWMUDB_genblk7_dbctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set TEST_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set TEST_PWMUDB_genblk7_dbctrlreg__MASK, 0x03
.set TEST_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set TEST_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set TEST_PWMUDB_genblk7_dbctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set TEST_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set TEST_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set TEST_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set TEST_PWMUDB_genblk8_stsreg__2__POS, 2
.set TEST_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set TEST_PWMUDB_genblk8_stsreg__3__POS, 3
.set TEST_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set TEST_PWMUDB_genblk8_stsreg__5__POS, 5
.set TEST_PWMUDB_genblk8_stsreg__MASK, 0x2C
.set TEST_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set TEST_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set TEST_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set TEST_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set TEST_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set TEST_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set TEST_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set TEST_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set TEST_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set TEST_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set TEST_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set TEST_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set TEST_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set TEST_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set TEST_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set TEST_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set TEST_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set TEST_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set TEST_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set TEST_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set TEST_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set TEST_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set TEST_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set TEST_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set TEST_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set TEST_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set TEST_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set TEST_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set TEST_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set TEST_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set TEST_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set TEST_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set TEST_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set TEST_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set TEST_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set TEST_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set TEST_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set TEST_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set TEST_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set TEST_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set TEST_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set TEST_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set TEST_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* DRDYn */
.set DRDYn__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set DRDYn__0__MASK, 0x40
.set DRDYn__0__PC, CYREG_PRT2_PC6
.set DRDYn__0__PORT, 2
.set DRDYn__0__SHIFT, 6
.set DRDYn__AG, CYREG_PRT2_AG
.set DRDYn__AMUX, CYREG_PRT2_AMUX
.set DRDYn__BIE, CYREG_PRT2_BIE
.set DRDYn__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DRDYn__BYP, CYREG_PRT2_BYP
.set DRDYn__CTL, CYREG_PRT2_CTL
.set DRDYn__DM0, CYREG_PRT2_DM0
.set DRDYn__DM1, CYREG_PRT2_DM1
.set DRDYn__DM2, CYREG_PRT2_DM2
.set DRDYn__DR, CYREG_PRT2_DR
.set DRDYn__INP_DIS, CYREG_PRT2_INP_DIS
.set DRDYn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DRDYn__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DRDYn__LCD_EN, CYREG_PRT2_LCD_EN
.set DRDYn__MASK, 0x40
.set DRDYn__PORT, 2
.set DRDYn__PRT, CYREG_PRT2_PRT
.set DRDYn__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DRDYn__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DRDYn__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DRDYn__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DRDYn__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DRDYn__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DRDYn__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DRDYn__PS, CYREG_PRT2_PS
.set DRDYn__SHIFT, 6
.set DRDYn__SLW, CYREG_PRT2_SLW

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP3_CLK
.set Comp_1_ctComp__CMP_MASK, 0x08
.set Comp_1_ctComp__CMP_NUMBER, 3
.set Comp_1_ctComp__CR, CYREG_CMP3_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT3_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x08
.set Comp_1_ctComp__LUT__MSK_SHIFT, 3
.set Comp_1_ctComp__LUT__MX, CYREG_LUT3_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x08
.set Comp_1_ctComp__LUT__SR_SHIFT, 3
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x08
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x08
.set Comp_1_ctComp__SW0, CYREG_CMP3_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP3_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP3_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP3_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP3_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP3_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x08
.set Comp_1_ctComp__WRK_SHIFT, 3

/* Comp_2 */
.set Comp_2_ctComp__CLK, CYREG_CMP1_CLK
.set Comp_2_ctComp__CMP_MASK, 0x02
.set Comp_2_ctComp__CMP_NUMBER, 1
.set Comp_2_ctComp__CR, CYREG_CMP1_CR
.set Comp_2_ctComp__LUT__CR, CYREG_LUT1_CR
.set Comp_2_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_2_ctComp__LUT__MSK_MASK, 0x02
.set Comp_2_ctComp__LUT__MSK_SHIFT, 1
.set Comp_2_ctComp__LUT__MX, CYREG_LUT1_MX
.set Comp_2_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_2_ctComp__LUT__SR_MASK, 0x02
.set Comp_2_ctComp__LUT__SR_SHIFT, 1
.set Comp_2_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_2_ctComp__PM_ACT_MSK, 0x02
.set Comp_2_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_2_ctComp__PM_STBY_MSK, 0x02
.set Comp_2_ctComp__SW0, CYREG_CMP1_SW0
.set Comp_2_ctComp__SW2, CYREG_CMP1_SW2
.set Comp_2_ctComp__SW3, CYREG_CMP1_SW3
.set Comp_2_ctComp__SW4, CYREG_CMP1_SW4
.set Comp_2_ctComp__SW6, CYREG_CMP1_SW6
.set Comp_2_ctComp__TR0, CYREG_CMP1_TR0
.set Comp_2_ctComp__TR1, CYREG_CMP1_TR1
.set Comp_2_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set Comp_2_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set Comp_2_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set Comp_2_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set Comp_2_ctComp__WRK, CYREG_CMP_WRK
.set Comp_2_ctComp__WRK_MASK, 0x02
.set Comp_2_ctComp__WRK_SHIFT, 1

/* DOut1N */
.set DOut1N__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set DOut1N__0__MASK, 0x02
.set DOut1N__0__PC, CYREG_PRT12_PC1
.set DOut1N__0__PORT, 12
.set DOut1N__0__SHIFT, 1
.set DOut1N__AG, CYREG_PRT12_AG
.set DOut1N__BIE, CYREG_PRT12_BIE
.set DOut1N__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut1N__BYP, CYREG_PRT12_BYP
.set DOut1N__DM0, CYREG_PRT12_DM0
.set DOut1N__DM1, CYREG_PRT12_DM1
.set DOut1N__DM2, CYREG_PRT12_DM2
.set DOut1N__DR, CYREG_PRT12_DR
.set DOut1N__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut1N__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut1N__MASK, 0x02
.set DOut1N__PORT, 12
.set DOut1N__PRT, CYREG_PRT12_PRT
.set DOut1N__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut1N__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut1N__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut1N__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut1N__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut1N__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut1N__PS, CYREG_PRT12_PS
.set DOut1N__SHIFT, 1
.set DOut1N__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut1N__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut1N__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut1N__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut1N__SLW, CYREG_PRT12_SLW

/* DOut1P */
.set DOut1P__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set DOut1P__0__MASK, 0x01
.set DOut1P__0__PC, CYREG_PRT12_PC0
.set DOut1P__0__PORT, 12
.set DOut1P__0__SHIFT, 0
.set DOut1P__AG, CYREG_PRT12_AG
.set DOut1P__BIE, CYREG_PRT12_BIE
.set DOut1P__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut1P__BYP, CYREG_PRT12_BYP
.set DOut1P__DM0, CYREG_PRT12_DM0
.set DOut1P__DM1, CYREG_PRT12_DM1
.set DOut1P__DM2, CYREG_PRT12_DM2
.set DOut1P__DR, CYREG_PRT12_DR
.set DOut1P__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut1P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut1P__MASK, 0x01
.set DOut1P__PORT, 12
.set DOut1P__PRT, CYREG_PRT12_PRT
.set DOut1P__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut1P__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut1P__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut1P__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut1P__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut1P__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut1P__PS, CYREG_PRT12_PS
.set DOut1P__SHIFT, 0
.set DOut1P__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut1P__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut1P__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut1P__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut1P__SLW, CYREG_PRT12_SLW

/* Period */
.set Period_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set Period_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set Period_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set Period_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set Period_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Period_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set Period_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set Period_bSR_sC8_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set Period_bSR_sC8_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB00_A0
.set Period_bSR_sC8_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB00_A1
.set Period_bSR_sC8_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set Period_bSR_sC8_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB00_D0
.set Period_bSR_sC8_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB00_D1
.set Period_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Period_bSR_sC8_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set Period_bSR_sC8_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB00_F0
.set Period_bSR_sC8_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB00_F1
.set Period_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Period_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Period_bSR_StsReg__0__MASK, 0x01
.set Period_bSR_StsReg__0__POS, 0
.set Period_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Period_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set Period_bSR_StsReg__3__MASK, 0x08
.set Period_bSR_StsReg__3__POS, 3
.set Period_bSR_StsReg__4__MASK, 0x10
.set Period_bSR_StsReg__4__POS, 4
.set Period_bSR_StsReg__5__MASK, 0x20
.set Period_bSR_StsReg__5__POS, 5
.set Period_bSR_StsReg__6__MASK, 0x40
.set Period_bSR_StsReg__6__POS, 6
.set Period_bSR_StsReg__MASK, 0x79
.set Period_bSR_StsReg__MASK_REG, CYREG_B0_UDB00_MSK
.set Period_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Period_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Period_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Period_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set Period_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set Period_bSR_StsReg__STATUS_REG, CYREG_B0_UDB00_ST
.set Period_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set Period_bSR_SyncCtl_CtrlReg__0__POS, 0
.set Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Period_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Period_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set Period_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Period_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB00_CTL
.set Period_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Period_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set Period_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Period_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Period_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB00_MSK

/* Vout_1 */
.set Vout_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Vout_1__0__MASK, 0x02
.set Vout_1__0__PC, CYREG_PRT0_PC1
.set Vout_1__0__PORT, 0
.set Vout_1__0__SHIFT, 1
.set Vout_1__AG, CYREG_PRT0_AG
.set Vout_1__AMUX, CYREG_PRT0_AMUX
.set Vout_1__BIE, CYREG_PRT0_BIE
.set Vout_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vout_1__BYP, CYREG_PRT0_BYP
.set Vout_1__CTL, CYREG_PRT0_CTL
.set Vout_1__DM0, CYREG_PRT0_DM0
.set Vout_1__DM1, CYREG_PRT0_DM1
.set Vout_1__DM2, CYREG_PRT0_DM2
.set Vout_1__DR, CYREG_PRT0_DR
.set Vout_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Vout_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vout_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vout_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Vout_1__MASK, 0x02
.set Vout_1__PORT, 0
.set Vout_1__PRT, CYREG_PRT0_PRT
.set Vout_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vout_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vout_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vout_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vout_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vout_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vout_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vout_1__PS, CYREG_PRT0_PS
.set Vout_1__SHIFT, 1
.set Vout_1__SLW, CYREG_PRT0_SLW

/* Waiter */
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Waiter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Waiter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Waiter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Waiter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Waiter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Waiter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Waiter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Waiter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Waiter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Waiter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Waiter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Waiter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Waiter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Waiter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Waiter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Waiter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Waiter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Waiter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Waiter_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Waiter_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Waiter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Waiter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Waiter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Waiter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Waiter_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set Waiter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Waiter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Waiter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Waiter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Waiter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set Waiter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set Waiter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB15_ST

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x01
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x02
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x02

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP0_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP0_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x01
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x01
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP0_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP0_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP0_TR1

/* SPI_ADC */
.set SPI_ADC_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SPI_ADC_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set SPI_ADC_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set SPI_ADC_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set SPI_ADC_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set SPI_ADC_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set SPI_ADC_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set SPI_ADC_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set SPI_ADC_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set SPI_ADC_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SPI_ADC_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set SPI_ADC_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set SPI_ADC_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set SPI_ADC_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set SPI_ADC_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPI_ADC_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPI_ADC_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set SPI_ADC_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SPI_ADC_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set SPI_ADC_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set SPI_ADC_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPI_ADC_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPI_ADC_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SPI_ADC_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set SPI_ADC_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set SPI_ADC_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set SPI_ADC_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPI_ADC_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set SPI_ADC_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_ADC_BSPIM_RxStsReg__4__POS, 4
.set SPI_ADC_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_ADC_BSPIM_RxStsReg__5__POS, 5
.set SPI_ADC_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_ADC_BSPIM_RxStsReg__6__POS, 6
.set SPI_ADC_BSPIM_RxStsReg__MASK, 0x70
.set SPI_ADC_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set SPI_ADC_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPI_ADC_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB09_ST
.set SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set SPI_ADC_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set SPI_ADC_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB09_A0
.set SPI_ADC_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB09_A1
.set SPI_ADC_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set SPI_ADC_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB09_D0
.set SPI_ADC_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB09_D1
.set SPI_ADC_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPI_ADC_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set SPI_ADC_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB09_F0
.set SPI_ADC_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB09_F1
.set SPI_ADC_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_ADC_BSPIM_TxStsReg__0__POS, 0
.set SPI_ADC_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_ADC_BSPIM_TxStsReg__1__POS, 1
.set SPI_ADC_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPI_ADC_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set SPI_ADC_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_ADC_BSPIM_TxStsReg__2__POS, 2
.set SPI_ADC_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_ADC_BSPIM_TxStsReg__3__POS, 3
.set SPI_ADC_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_ADC_BSPIM_TxStsReg__4__POS, 4
.set SPI_ADC_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_ADC_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set SPI_ADC_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set SPI_ADC_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set SPI_ADC_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPI_ADC_BSPIM_TxStsReg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set SPI_ADC_BSPIM_TxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set SPI_ADC_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB09_ST
.set SPI_ADC_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPI_ADC_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPI_ADC_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPI_ADC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_ADC_IntClock__INDEX, 0x02
.set SPI_ADC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_ADC_IntClock__PM_ACT_MSK, 0x04
.set SPI_ADC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_ADC_IntClock__PM_STBY_MSK, 0x04
.set SPI_ADC_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPI_ADC_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPI_ADC_RxInternalInterrupt__INTC_MASK, 0x04
.set SPI_ADC_RxInternalInterrupt__INTC_NUMBER, 2
.set SPI_ADC_RxInternalInterrupt__INTC_PRIOR_NUM, 4
.set SPI_ADC_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set SPI_ADC_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPI_ADC_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set SPI_ADC_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPI_ADC_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPI_ADC_TxInternalInterrupt__INTC_MASK, 0x08
.set SPI_ADC_TxInternalInterrupt__INTC_NUMBER, 3
.set SPI_ADC_TxInternalInterrupt__INTC_PRIOR_NUM, 4
.set SPI_ADC_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set SPI_ADC_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPI_ADC_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC1_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x02
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x02
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC1_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC1_TST

/* Comp_low */
.set Comp_low_Sync_ctrl_reg__0__MASK, 0x01
.set Comp_low_Sync_ctrl_reg__0__POS, 0
.set Comp_low_Sync_ctrl_reg__1__MASK, 0x02
.set Comp_low_Sync_ctrl_reg__1__POS, 1
.set Comp_low_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Comp_low_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Comp_low_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Comp_low_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Comp_low_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Comp_low_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Comp_low_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Comp_low_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Comp_low_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Comp_low_Sync_ctrl_reg__2__MASK, 0x04
.set Comp_low_Sync_ctrl_reg__2__POS, 2
.set Comp_low_Sync_ctrl_reg__3__MASK, 0x08
.set Comp_low_Sync_ctrl_reg__3__POS, 3
.set Comp_low_Sync_ctrl_reg__4__MASK, 0x10
.set Comp_low_Sync_ctrl_reg__4__POS, 4
.set Comp_low_Sync_ctrl_reg__5__MASK, 0x20
.set Comp_low_Sync_ctrl_reg__5__POS, 5
.set Comp_low_Sync_ctrl_reg__6__MASK, 0x40
.set Comp_low_Sync_ctrl_reg__6__POS, 6
.set Comp_low_Sync_ctrl_reg__7__MASK, 0x80
.set Comp_low_Sync_ctrl_reg__7__POS, 7
.set Comp_low_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Comp_low_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Comp_low_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Comp_low_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Comp_low_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Comp_low_Sync_ctrl_reg__MASK, 0xFF
.set Comp_low_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Comp_low_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Comp_low_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* EndFrame */
.set EndFrame__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set EndFrame__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set EndFrame__INTC_MASK, 0x01
.set EndFrame__INTC_NUMBER, 0
.set EndFrame__INTC_PRIOR_NUM, 6
.set EndFrame__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set EndFrame__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set EndFrame__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SigmaReg */
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB01_A0
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB01_A1
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB01_D0
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB01_D1
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB01_F0
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB01_F1
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SigmaReg_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SigmaReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SigmaReg_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set SigmaReg_bSR_StsReg__3__MASK, 0x08
.set SigmaReg_bSR_StsReg__3__POS, 3
.set SigmaReg_bSR_StsReg__4__MASK, 0x10
.set SigmaReg_bSR_StsReg__4__POS, 4
.set SigmaReg_bSR_StsReg__5__MASK, 0x20
.set SigmaReg_bSR_StsReg__5__POS, 5
.set SigmaReg_bSR_StsReg__6__MASK, 0x40
.set SigmaReg_bSR_StsReg__6__POS, 6
.set SigmaReg_bSR_StsReg__MASK, 0x78
.set SigmaReg_bSR_StsReg__MASK_REG, CYREG_B0_UDB01_MSK
.set SigmaReg_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SigmaReg_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SigmaReg_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SigmaReg_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set SigmaReg_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set SigmaReg_bSR_StsReg__STATUS_REG, CYREG_B0_UDB01_ST
.set SigmaReg_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set SigmaReg_bSR_SyncCtl_CtrlReg__0__POS, 0
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB01_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set SigmaReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* isr_DRDY */
.set isr_DRDY__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_DRDY__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_DRDY__INTC_MASK, 0x20
.set isr_DRDY__INTC_NUMBER, 5
.set isr_DRDY__INTC_PRIOR_NUM, 7
.set isr_DRDY__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_DRDY__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_DRDY__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Comp_high */
.set Comp_high_Sync_ctrl_reg__0__MASK, 0x01
.set Comp_high_Sync_ctrl_reg__0__POS, 0
.set Comp_high_Sync_ctrl_reg__1__MASK, 0x02
.set Comp_high_Sync_ctrl_reg__1__POS, 1
.set Comp_high_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Comp_high_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Comp_high_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Comp_high_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Comp_high_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Comp_high_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Comp_high_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Comp_high_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Comp_high_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Comp_high_Sync_ctrl_reg__2__MASK, 0x04
.set Comp_high_Sync_ctrl_reg__2__POS, 2
.set Comp_high_Sync_ctrl_reg__3__MASK, 0x08
.set Comp_high_Sync_ctrl_reg__3__POS, 3
.set Comp_high_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Comp_high_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Comp_high_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Comp_high_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Comp_high_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Comp_high_Sync_ctrl_reg__MASK, 0x0F
.set Comp_high_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Comp_high_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Comp_high_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* SPIM_MEMS */
.set SPIM_MEMS_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_MEMS_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set SPIM_MEMS_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set SPIM_MEMS_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set SPIM_MEMS_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set SPIM_MEMS_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SPIM_MEMS_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SPIM_MEMS_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set SPIM_MEMS_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set SPIM_MEMS_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SPIM_MEMS_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set SPIM_MEMS_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIM_MEMS_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIM_MEMS_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_MEMS_BSPIM_RxStsReg__4__POS, 4
.set SPIM_MEMS_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_MEMS_BSPIM_RxStsReg__5__POS, 5
.set SPIM_MEMS_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_MEMS_BSPIM_RxStsReg__6__POS, 6
.set SPIM_MEMS_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_MEMS_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIM_MEMS_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIM_MEMS_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB11_A0
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB11_A1
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB11_D0
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB11_D1
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB11_F0
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB11_F1
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SPIM_MEMS_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SPIM_MEMS_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_MEMS_BSPIM_TxStsReg__0__POS, 0
.set SPIM_MEMS_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_MEMS_BSPIM_TxStsReg__1__POS, 1
.set SPIM_MEMS_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_MEMS_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SPIM_MEMS_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_MEMS_BSPIM_TxStsReg__2__POS, 2
.set SPIM_MEMS_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_MEMS_BSPIM_TxStsReg__3__POS, 3
.set SPIM_MEMS_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_MEMS_BSPIM_TxStsReg__4__POS, 4
.set SPIM_MEMS_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_MEMS_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB10_MSK
.set SPIM_MEMS_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_MEMS_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB10_ST
.set SPIM_MEMS_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPIM_MEMS_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPIM_MEMS_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPIM_MEMS_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_MEMS_IntClock__INDEX, 0x03
.set SPIM_MEMS_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_MEMS_IntClock__PM_ACT_MSK, 0x08
.set SPIM_MEMS_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_MEMS_IntClock__PM_STBY_MSK, 0x08

/* START_PIN */
.set START_PIN__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set START_PIN__0__MASK, 0x04
.set START_PIN__0__PC, CYREG_PRT2_PC2
.set START_PIN__0__PORT, 2
.set START_PIN__0__SHIFT, 2
.set START_PIN__AG, CYREG_PRT2_AG
.set START_PIN__AMUX, CYREG_PRT2_AMUX
.set START_PIN__BIE, CYREG_PRT2_BIE
.set START_PIN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set START_PIN__BYP, CYREG_PRT2_BYP
.set START_PIN__CTL, CYREG_PRT2_CTL
.set START_PIN__DM0, CYREG_PRT2_DM0
.set START_PIN__DM1, CYREG_PRT2_DM1
.set START_PIN__DM2, CYREG_PRT2_DM2
.set START_PIN__DR, CYREG_PRT2_DR
.set START_PIN__INP_DIS, CYREG_PRT2_INP_DIS
.set START_PIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set START_PIN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set START_PIN__LCD_EN, CYREG_PRT2_LCD_EN
.set START_PIN__MASK, 0x04
.set START_PIN__PORT, 2
.set START_PIN__PRT, CYREG_PRT2_PRT
.set START_PIN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set START_PIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set START_PIN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set START_PIN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set START_PIN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set START_PIN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set START_PIN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set START_PIN__PS, CYREG_PRT2_PS
.set START_PIN__SHIFT, 2
.set START_PIN__SLW, CYREG_PRT2_SLW

/* CH32kHZ_IN */
.set CH32kHZ_IN__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set CH32kHZ_IN__0__MASK, 0x04
.set CH32kHZ_IN__0__PC, CYREG_IO_PC_PRT15_PC2
.set CH32kHZ_IN__0__PORT, 15
.set CH32kHZ_IN__0__SHIFT, 2
.set CH32kHZ_IN__AG, CYREG_PRT15_AG
.set CH32kHZ_IN__AMUX, CYREG_PRT15_AMUX
.set CH32kHZ_IN__BIE, CYREG_PRT15_BIE
.set CH32kHZ_IN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CH32kHZ_IN__BYP, CYREG_PRT15_BYP
.set CH32kHZ_IN__CTL, CYREG_PRT15_CTL
.set CH32kHZ_IN__DM0, CYREG_PRT15_DM0
.set CH32kHZ_IN__DM1, CYREG_PRT15_DM1
.set CH32kHZ_IN__DM2, CYREG_PRT15_DM2
.set CH32kHZ_IN__DR, CYREG_PRT15_DR
.set CH32kHZ_IN__INP_DIS, CYREG_PRT15_INP_DIS
.set CH32kHZ_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CH32kHZ_IN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CH32kHZ_IN__LCD_EN, CYREG_PRT15_LCD_EN
.set CH32kHZ_IN__MASK, 0x04
.set CH32kHZ_IN__PORT, 15
.set CH32kHZ_IN__PRT, CYREG_PRT15_PRT
.set CH32kHZ_IN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CH32kHZ_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CH32kHZ_IN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CH32kHZ_IN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CH32kHZ_IN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CH32kHZ_IN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CH32kHZ_IN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CH32kHZ_IN__PS, CYREG_PRT15_PS
.set CH32kHZ_IN__SHIFT, 2
.set CH32kHZ_IN__SLW, CYREG_PRT15_SLW

/* FrameAllow */
.set FrameAllow_Sync_ctrl_reg__0__MASK, 0x01
.set FrameAllow_Sync_ctrl_reg__0__POS, 0
.set FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set FrameAllow_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set FrameAllow_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set FrameAllow_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set FrameAllow_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set FrameAllow_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set FrameAllow_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set FrameAllow_Sync_ctrl_reg__MASK, 0x01
.set FrameAllow_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set FrameAllow_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set FrameAllow_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* Out_TikTak */
.set Out_TikTak__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Out_TikTak__0__MASK, 0x01
.set Out_TikTak__0__PC, CYREG_PRT0_PC0
.set Out_TikTak__0__PORT, 0
.set Out_TikTak__0__SHIFT, 0
.set Out_TikTak__AG, CYREG_PRT0_AG
.set Out_TikTak__AMUX, CYREG_PRT0_AMUX
.set Out_TikTak__BIE, CYREG_PRT0_BIE
.set Out_TikTak__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Out_TikTak__BYP, CYREG_PRT0_BYP
.set Out_TikTak__CTL, CYREG_PRT0_CTL
.set Out_TikTak__DM0, CYREG_PRT0_DM0
.set Out_TikTak__DM1, CYREG_PRT0_DM1
.set Out_TikTak__DM2, CYREG_PRT0_DM2
.set Out_TikTak__DR, CYREG_PRT0_DR
.set Out_TikTak__INP_DIS, CYREG_PRT0_INP_DIS
.set Out_TikTak__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Out_TikTak__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Out_TikTak__LCD_EN, CYREG_PRT0_LCD_EN
.set Out_TikTak__MASK, 0x01
.set Out_TikTak__PORT, 0
.set Out_TikTak__PRT, CYREG_PRT0_PRT
.set Out_TikTak__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Out_TikTak__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Out_TikTak__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Out_TikTak__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Out_TikTak__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Out_TikTak__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Out_TikTak__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Out_TikTak__PS, CYREG_PRT0_PS
.set Out_TikTak__SHIFT, 0
.set Out_TikTak__SLW, CYREG_PRT0_SLW

/* Pin_test11 */
.set Pin_test11__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set Pin_test11__0__MASK, 0x20
.set Pin_test11__0__PC, CYREG_PRT12_PC5
.set Pin_test11__0__PORT, 12
.set Pin_test11__0__SHIFT, 5
.set Pin_test11__AG, CYREG_PRT12_AG
.set Pin_test11__BIE, CYREG_PRT12_BIE
.set Pin_test11__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_test11__BYP, CYREG_PRT12_BYP
.set Pin_test11__DM0, CYREG_PRT12_DM0
.set Pin_test11__DM1, CYREG_PRT12_DM1
.set Pin_test11__DM2, CYREG_PRT12_DM2
.set Pin_test11__DR, CYREG_PRT12_DR
.set Pin_test11__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_test11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_test11__MASK, 0x20
.set Pin_test11__PORT, 12
.set Pin_test11__PRT, CYREG_PRT12_PRT
.set Pin_test11__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_test11__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_test11__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_test11__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_test11__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_test11__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_test11__PS, CYREG_PRT12_PS
.set Pin_test11__SHIFT, 5
.set Pin_test11__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_test11__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_test11__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_test11__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_test11__SLW, CYREG_PRT12_SLW

/* Pin_test12 */
.set Pin_test12__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Pin_test12__0__MASK, 0x80
.set Pin_test12__0__PC, CYREG_PRT12_PC7
.set Pin_test12__0__PORT, 12
.set Pin_test12__0__SHIFT, 7
.set Pin_test12__AG, CYREG_PRT12_AG
.set Pin_test12__BIE, CYREG_PRT12_BIE
.set Pin_test12__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_test12__BYP, CYREG_PRT12_BYP
.set Pin_test12__DM0, CYREG_PRT12_DM0
.set Pin_test12__DM1, CYREG_PRT12_DM1
.set Pin_test12__DM2, CYREG_PRT12_DM2
.set Pin_test12__DR, CYREG_PRT12_DR
.set Pin_test12__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_test12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_test12__MASK, 0x80
.set Pin_test12__PORT, 12
.set Pin_test12__PRT, CYREG_PRT12_PRT
.set Pin_test12__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_test12__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_test12__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_test12__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_test12__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_test12__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_test12__PS, CYREG_PRT12_PS
.set Pin_test12__SHIFT, 7
.set Pin_test12__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_test12__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_test12__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_test12__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_test12__SLW, CYREG_PRT12_SLW

/* Pin_test21 */
.set Pin_test21__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Pin_test21__0__MASK, 0x40
.set Pin_test21__0__PC, CYREG_PRT12_PC6
.set Pin_test21__0__PORT, 12
.set Pin_test21__0__SHIFT, 6
.set Pin_test21__AG, CYREG_PRT12_AG
.set Pin_test21__BIE, CYREG_PRT12_BIE
.set Pin_test21__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_test21__BYP, CYREG_PRT12_BYP
.set Pin_test21__DM0, CYREG_PRT12_DM0
.set Pin_test21__DM1, CYREG_PRT12_DM1
.set Pin_test21__DM2, CYREG_PRT12_DM2
.set Pin_test21__DR, CYREG_PRT12_DR
.set Pin_test21__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_test21__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_test21__MASK, 0x40
.set Pin_test21__PORT, 12
.set Pin_test21__PRT, CYREG_PRT12_PRT
.set Pin_test21__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_test21__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_test21__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_test21__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_test21__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_test21__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_test21__PS, CYREG_PRT12_PS
.set Pin_test21__SHIFT, 6
.set Pin_test21__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_test21__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_test21__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_test21__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_test21__SLW, CYREG_PRT12_SLW

/* Pin_test22 */
.set Pin_test22__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Pin_test22__0__MASK, 0x10
.set Pin_test22__0__PC, CYREG_PRT12_PC4
.set Pin_test22__0__PORT, 12
.set Pin_test22__0__SHIFT, 4
.set Pin_test22__AG, CYREG_PRT12_AG
.set Pin_test22__BIE, CYREG_PRT12_BIE
.set Pin_test22__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_test22__BYP, CYREG_PRT12_BYP
.set Pin_test22__DM0, CYREG_PRT12_DM0
.set Pin_test22__DM1, CYREG_PRT12_DM1
.set Pin_test22__DM2, CYREG_PRT12_DM2
.set Pin_test22__DR, CYREG_PRT12_DR
.set Pin_test22__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_test22__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_test22__MASK, 0x10
.set Pin_test22__PORT, 12
.set Pin_test22__PRT, CYREG_PRT12_PRT
.set Pin_test22__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_test22__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_test22__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_test22__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_test22__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_test22__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_test22__PS, CYREG_PRT12_PS
.set Pin_test22__SHIFT, 4
.set Pin_test22__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_test22__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_test22__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_test22__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_test22__SLW, CYREG_PRT12_SLW

/* CH32kHZ_OUT */
.set CH32kHZ_OUT__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set CH32kHZ_OUT__0__MASK, 0x08
.set CH32kHZ_OUT__0__PC, CYREG_IO_PC_PRT15_PC3
.set CH32kHZ_OUT__0__PORT, 15
.set CH32kHZ_OUT__0__SHIFT, 3
.set CH32kHZ_OUT__AG, CYREG_PRT15_AG
.set CH32kHZ_OUT__AMUX, CYREG_PRT15_AMUX
.set CH32kHZ_OUT__BIE, CYREG_PRT15_BIE
.set CH32kHZ_OUT__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CH32kHZ_OUT__BYP, CYREG_PRT15_BYP
.set CH32kHZ_OUT__CTL, CYREG_PRT15_CTL
.set CH32kHZ_OUT__DM0, CYREG_PRT15_DM0
.set CH32kHZ_OUT__DM1, CYREG_PRT15_DM1
.set CH32kHZ_OUT__DM2, CYREG_PRT15_DM2
.set CH32kHZ_OUT__DR, CYREG_PRT15_DR
.set CH32kHZ_OUT__INP_DIS, CYREG_PRT15_INP_DIS
.set CH32kHZ_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CH32kHZ_OUT__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CH32kHZ_OUT__LCD_EN, CYREG_PRT15_LCD_EN
.set CH32kHZ_OUT__MASK, 0x08
.set CH32kHZ_OUT__PORT, 15
.set CH32kHZ_OUT__PRT, CYREG_PRT15_PRT
.set CH32kHZ_OUT__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CH32kHZ_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CH32kHZ_OUT__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CH32kHZ_OUT__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CH32kHZ_OUT__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CH32kHZ_OUT__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CH32kHZ_OUT__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CH32kHZ_OUT__PS, CYREG_PRT15_PS
.set CH32kHZ_OUT__SHIFT, 3
.set CH32kHZ_OUT__SLW, CYREG_PRT15_SLW

/* Capture_low */
.set Capture_low_sts_sts_reg__0__MASK, 0x01
.set Capture_low_sts_sts_reg__0__POS, 0
.set Capture_low_sts_sts_reg__1__MASK, 0x02
.set Capture_low_sts_sts_reg__1__POS, 1
.set Capture_low_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Capture_low_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Capture_low_sts_sts_reg__2__MASK, 0x04
.set Capture_low_sts_sts_reg__2__POS, 2
.set Capture_low_sts_sts_reg__3__MASK, 0x08
.set Capture_low_sts_sts_reg__3__POS, 3
.set Capture_low_sts_sts_reg__4__MASK, 0x10
.set Capture_low_sts_sts_reg__4__POS, 4
.set Capture_low_sts_sts_reg__5__MASK, 0x20
.set Capture_low_sts_sts_reg__5__POS, 5
.set Capture_low_sts_sts_reg__6__MASK, 0x40
.set Capture_low_sts_sts_reg__6__POS, 6
.set Capture_low_sts_sts_reg__7__MASK, 0x80
.set Capture_low_sts_sts_reg__7__POS, 7
.set Capture_low_sts_sts_reg__MASK, 0xFF
.set Capture_low_sts_sts_reg__MASK_REG, CYREG_B0_UDB05_MSK
.set Capture_low_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Capture_low_sts_sts_reg__STATUS_REG, CYREG_B0_UDB05_ST

/* WordShifted */
.set WordShifted__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set WordShifted__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set WordShifted__INTC_MASK, 0x02
.set WordShifted__INTC_NUMBER, 1
.set WordShifted__INTC_PRIOR_NUM, 5
.set WordShifted__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set WordShifted__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set WordShifted__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* cap_comp_tc */
.set cap_comp_tc__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set cap_comp_tc__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set cap_comp_tc__INTC_MASK, 0x10
.set cap_comp_tc__INTC_NUMBER, 4
.set cap_comp_tc__INTC_PRIOR_NUM, 4
.set cap_comp_tc__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set cap_comp_tc__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set cap_comp_tc__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Boundary8bit */
.set Boundary8bit_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Boundary8bit_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Boundary8bit_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Boundary8bit_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Boundary8bit_CounterHW__CFG2, CYREG_TMR0_CFG2
.set Boundary8bit_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Boundary8bit_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Boundary8bit_CounterHW__PER0, CYREG_TMR0_PER0
.set Boundary8bit_CounterHW__PER1, CYREG_TMR0_PER1
.set Boundary8bit_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Boundary8bit_CounterHW__PM_ACT_MSK, 0x01
.set Boundary8bit_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Boundary8bit_CounterHW__PM_STBY_MSK, 0x01
.set Boundary8bit_CounterHW__RT0, CYREG_TMR0_RT0
.set Boundary8bit_CounterHW__RT1, CYREG_TMR0_RT1
.set Boundary8bit_CounterHW__SR0, CYREG_TMR0_SR0

/* Capture_high */
.set Capture_high_sts_sts_reg__0__MASK, 0x01
.set Capture_high_sts_sts_reg__0__POS, 0
.set Capture_high_sts_sts_reg__1__MASK, 0x02
.set Capture_high_sts_sts_reg__1__POS, 1
.set Capture_high_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Capture_high_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Capture_high_sts_sts_reg__2__MASK, 0x04
.set Capture_high_sts_sts_reg__2__POS, 2
.set Capture_high_sts_sts_reg__3__MASK, 0x08
.set Capture_high_sts_sts_reg__3__POS, 3
.set Capture_high_sts_sts_reg__4__MASK, 0x10
.set Capture_high_sts_sts_reg__4__POS, 4
.set Capture_high_sts_sts_reg__5__MASK, 0x20
.set Capture_high_sts_sts_reg__5__POS, 5
.set Capture_high_sts_sts_reg__6__MASK, 0x40
.set Capture_high_sts_sts_reg__6__POS, 6
.set Capture_high_sts_sts_reg__7__MASK, 0x80
.set Capture_high_sts_sts_reg__7__POS, 7
.set Capture_high_sts_sts_reg__MASK, 0xFF
.set Capture_high_sts_sts_reg__MASK_REG, CYREG_B0_UDB04_MSK
.set Capture_high_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Capture_high_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Capture_high_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Capture_high_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set Capture_high_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set Capture_high_sts_sts_reg__STATUS_REG, CYREG_B0_UDB04_ST

/* BitCounterDec */
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB14_ST

/* BitCounterEnc */
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB08_ST

/* StartButton_1 */
.set StartButton_1_sts_sts_reg__0__MASK, 0x01
.set StartButton_1_sts_sts_reg__0__POS, 0
.set StartButton_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set StartButton_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set StartButton_1_sts_sts_reg__MASK, 0x01
.set StartButton_1_sts_sts_reg__MASK_REG, CYREG_B0_UDB13_MSK
.set StartButton_1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set StartButton_1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set StartButton_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set StartButton_1_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set StartButton_1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set StartButton_1_sts_sts_reg__STATUS_REG, CYREG_B0_UDB13_ST

/* StartTransmit */
.set StartTransmit_Sync_ctrl_reg__0__MASK, 0x01
.set StartTransmit_Sync_ctrl_reg__0__POS, 0
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set StartTransmit_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set StartTransmit_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set StartTransmit_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set StartTransmit_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set StartTransmit_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set StartTransmit_Sync_ctrl_reg__MASK, 0x01
.set StartTransmit_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set StartTransmit_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set StartTransmit_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* Clock_tiktak_1 */
.set Clock_tiktak_1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Clock_tiktak_1__0__MASK, 0x08
.set Clock_tiktak_1__0__PC, CYREG_PRT0_PC3
.set Clock_tiktak_1__0__PORT, 0
.set Clock_tiktak_1__0__SHIFT, 3
.set Clock_tiktak_1__AG, CYREG_PRT0_AG
.set Clock_tiktak_1__AMUX, CYREG_PRT0_AMUX
.set Clock_tiktak_1__BIE, CYREG_PRT0_BIE
.set Clock_tiktak_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Clock_tiktak_1__BYP, CYREG_PRT0_BYP
.set Clock_tiktak_1__CTL, CYREG_PRT0_CTL
.set Clock_tiktak_1__DM0, CYREG_PRT0_DM0
.set Clock_tiktak_1__DM1, CYREG_PRT0_DM1
.set Clock_tiktak_1__DM2, CYREG_PRT0_DM2
.set Clock_tiktak_1__DR, CYREG_PRT0_DR
.set Clock_tiktak_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Clock_tiktak_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Clock_tiktak_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Clock_tiktak_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Clock_tiktak_1__MASK, 0x08
.set Clock_tiktak_1__PORT, 0
.set Clock_tiktak_1__PRT, CYREG_PRT0_PRT
.set Clock_tiktak_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Clock_tiktak_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Clock_tiktak_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Clock_tiktak_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Clock_tiktak_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Clock_tiktak_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Clock_tiktak_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Clock_tiktak_1__PS, CYREG_PRT0_PS
.set Clock_tiktak_1__SHIFT, 3
.set Clock_tiktak_1__SLW, CYREG_PRT0_SLW

/* Clock_tiktak_2 */
.set Clock_tiktak_2__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Clock_tiktak_2__0__MASK, 0x80
.set Clock_tiktak_2__0__PC, CYREG_PRT0_PC7
.set Clock_tiktak_2__0__PORT, 0
.set Clock_tiktak_2__0__SHIFT, 7
.set Clock_tiktak_2__AG, CYREG_PRT0_AG
.set Clock_tiktak_2__AMUX, CYREG_PRT0_AMUX
.set Clock_tiktak_2__BIE, CYREG_PRT0_BIE
.set Clock_tiktak_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Clock_tiktak_2__BYP, CYREG_PRT0_BYP
.set Clock_tiktak_2__CTL, CYREG_PRT0_CTL
.set Clock_tiktak_2__DM0, CYREG_PRT0_DM0
.set Clock_tiktak_2__DM1, CYREG_PRT0_DM1
.set Clock_tiktak_2__DM2, CYREG_PRT0_DM2
.set Clock_tiktak_2__DR, CYREG_PRT0_DR
.set Clock_tiktak_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Clock_tiktak_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Clock_tiktak_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Clock_tiktak_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Clock_tiktak_2__MASK, 0x80
.set Clock_tiktak_2__PORT, 0
.set Clock_tiktak_2__PRT, CYREG_PRT0_PRT
.set Clock_tiktak_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Clock_tiktak_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Clock_tiktak_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Clock_tiktak_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Clock_tiktak_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Clock_tiktak_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Clock_tiktak_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Clock_tiktak_2__PS, CYREG_PRT0_PS
.set Clock_tiktak_2__SHIFT, 7
.set Clock_tiktak_2__SLW, CYREG_PRT0_SLW

/* Clock_tiktak_3 */
.set Clock_tiktak_3__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Clock_tiktak_3__0__MASK, 0x04
.set Clock_tiktak_3__0__PC, CYREG_PRT0_PC2
.set Clock_tiktak_3__0__PORT, 0
.set Clock_tiktak_3__0__SHIFT, 2
.set Clock_tiktak_3__AG, CYREG_PRT0_AG
.set Clock_tiktak_3__AMUX, CYREG_PRT0_AMUX
.set Clock_tiktak_3__BIE, CYREG_PRT0_BIE
.set Clock_tiktak_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Clock_tiktak_3__BYP, CYREG_PRT0_BYP
.set Clock_tiktak_3__CTL, CYREG_PRT0_CTL
.set Clock_tiktak_3__DM0, CYREG_PRT0_DM0
.set Clock_tiktak_3__DM1, CYREG_PRT0_DM1
.set Clock_tiktak_3__DM2, CYREG_PRT0_DM2
.set Clock_tiktak_3__DR, CYREG_PRT0_DR
.set Clock_tiktak_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Clock_tiktak_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Clock_tiktak_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Clock_tiktak_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Clock_tiktak_3__MASK, 0x04
.set Clock_tiktak_3__PORT, 0
.set Clock_tiktak_3__PRT, CYREG_PRT0_PRT
.set Clock_tiktak_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Clock_tiktak_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Clock_tiktak_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Clock_tiktak_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Clock_tiktak_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Clock_tiktak_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Clock_tiktak_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Clock_tiktak_3__PS, CYREG_PRT0_PS
.set Clock_tiktak_3__SHIFT, 2
.set Clock_tiktak_3__SLW, CYREG_PRT0_SLW

/* Control_Period */
.set Control_Period_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Period_Sync_ctrl_reg__0__POS, 0
.set Control_Period_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Period_Sync_ctrl_reg__1__POS, 1
.set Control_Period_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Control_Period_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Control_Period_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Control_Period_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Control_Period_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Control_Period_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Control_Period_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Control_Period_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Control_Period_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Control_Period_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Control_Period_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Control_Period_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Control_Period_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Control_Period_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Control_Period_Sync_ctrl_reg__MASK, 0x03
.set Control_Period_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Control_Period_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Control_Period_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* GlitchFilter_2 */
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__A0_REG, CYREG_B1_UDB06_A0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__A1_REG, CYREG_B1_UDB06_A1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__D0_REG, CYREG_B1_UDB06_D0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__D1_REG, CYREG_B1_UDB06_D1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set GlitchFilter_2_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__F0_REG, CYREG_B1_UDB06_F0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__F1_REG, CYREG_B1_UDB06_F1

/* GlitchFilter_6 */
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__A0_REG, CYREG_B1_UDB07_A0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__A1_REG, CYREG_B1_UDB07_A1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__D0_REG, CYREG_B1_UDB07_D0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__D1_REG, CYREG_B1_UDB07_D1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set GlitchFilter_6_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__F0_REG, CYREG_B1_UDB07_F0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__F1_REG, CYREG_B1_UDB07_F1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set GlitchFilter_6_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* RecieveShiftReg */
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB02_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB02_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB02_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB02_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB02_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB02_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB03_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB03_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB03_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB03_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB03_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB03_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B0_UDB04_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B0_UDB04_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B0_UDB04_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B0_UDB04_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B0_UDB04_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B0_UDB04_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B0_UDB05_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B0_UDB05_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B0_UDB05_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B0_UDB05_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B0_UDB05_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B0_UDB05_F1
.set RecieveShiftReg_bSR_StsReg__1__MASK, 0x02
.set RecieveShiftReg_bSR_StsReg__1__POS, 1
.set RecieveShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set RecieveShiftReg_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set RecieveShiftReg_bSR_StsReg__3__MASK, 0x08
.set RecieveShiftReg_bSR_StsReg__3__POS, 3
.set RecieveShiftReg_bSR_StsReg__4__MASK, 0x10
.set RecieveShiftReg_bSR_StsReg__4__POS, 4
.set RecieveShiftReg_bSR_StsReg__5__MASK, 0x20
.set RecieveShiftReg_bSR_StsReg__5__POS, 5
.set RecieveShiftReg_bSR_StsReg__6__MASK, 0x40
.set RecieveShiftReg_bSR_StsReg__6__POS, 6
.set RecieveShiftReg_bSR_StsReg__MASK, 0x7A
.set RecieveShiftReg_bSR_StsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set RecieveShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set RecieveShiftReg_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set RecieveShiftReg_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set RecieveShiftReg_bSR_StsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__POS, 0
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB02_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* TransmitShiftReg */
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB08_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB08_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB08_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB08_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB08_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB08_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB09_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB09_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB09_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB09_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB09_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB09_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B0_UDB10_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B0_UDB10_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B0_UDB10_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B0_UDB10_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B0_UDB10_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B0_UDB10_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B0_UDB11_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B0_UDB11_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B0_UDB11_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B0_UDB11_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B0_UDB11_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B0_UDB11_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set TransmitShiftReg_bSR_StsReg__0__MASK, 0x01
.set TransmitShiftReg_bSR_StsReg__0__POS, 0
.set TransmitShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set TransmitShiftReg_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set TransmitShiftReg_bSR_StsReg__3__MASK, 0x08
.set TransmitShiftReg_bSR_StsReg__3__POS, 3
.set TransmitShiftReg_bSR_StsReg__4__MASK, 0x10
.set TransmitShiftReg_bSR_StsReg__4__POS, 4
.set TransmitShiftReg_bSR_StsReg__5__MASK, 0x20
.set TransmitShiftReg_bSR_StsReg__5__POS, 5
.set TransmitShiftReg_bSR_StsReg__6__MASK, 0x40
.set TransmitShiftReg_bSR_StsReg__6__POS, 6
.set TransmitShiftReg_bSR_StsReg__MASK, 0x79
.set TransmitShiftReg_bSR_StsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set TransmitShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set TransmitShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set TransmitShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set TransmitShiftReg_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set TransmitShiftReg_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set TransmitShiftReg_bSR_StsReg__STATUS_REG, CYREG_B0_UDB11_ST
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__POS, 0
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB04_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* isr_Load_TrShReg */
.set isr_Load_TrShReg__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Load_TrShReg__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Load_TrShReg__INTC_MASK, 0x40
.set isr_Load_TrShReg__INTC_NUMBER, 6
.set isr_Load_TrShReg__INTC_PRIOR_NUM, 5
.set isr_Load_TrShReg__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_Load_TrShReg__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Load_TrShReg__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Control_Capture_3 */
.set Control_Capture_3_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Capture_3_Sync_ctrl_reg__0__POS, 0
.set Control_Capture_3_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Capture_3_Sync_ctrl_reg__1__POS, 1
.set Control_Capture_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Control_Capture_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Capture_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Capture_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Capture_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Capture_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Capture_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Capture_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Capture_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Capture_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Control_Capture_3_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Control_Capture_3_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Capture_3_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Control_Capture_3_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Capture_3_Sync_ctrl_reg__MASK, 0x03
.set Control_Capture_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Capture_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Capture_3_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* isr_TransmitWordShift */
.set isr_TransmitWordShift__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_TransmitWordShift__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_TransmitWordShift__INTC_MASK, 0x80
.set isr_TransmitWordShift__INTC_NUMBER, 7
.set isr_TransmitWordShift__INTC_PRIOR_NUM, 6
.set isr_TransmitWordShift__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_TransmitWordShift__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_TransmitWordShift__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000000DF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
