// Seed: 3273372862
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri id_3
    , id_11,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    output tri0 id_7,
    output tri0 id_8,
    output supply1 id_9
);
  logic [1 : 1] id_12 = id_11;
  assign id_8 = id_5 * id_12 * -1;
  assign id_9 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd27,
    parameter id_2 = 32'd14
) (
    input  tri1  _id_0
    , id_8,
    input  wor   id_1,
    input  tri0  _id_2,
    output uwire id_3,
    output uwire id_4,
    output wand  id_5,
    input  tri0  id_6
);
  assign id_8[id_2] = id_1;
  wire id_9;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_4,
      id_6,
      id_1,
      id_6,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire [id_0 : -1] id_10;
endmodule
