DIV_ROUND_UP,FUNC_0
MCI_STM32_CLK_BUSSPEED,VAR_0
MCI_STM32_CLK_CLKDIV_MSK,VAR_1
MCI_STM32_CLK_DDR,VAR_2
MCI_STM32_CLK_HWFCEN,VAR_3
MCI_STM32_CLK_SELFBCK,VAR_4
MCI_STM32_CLK_SEL_MSK,VAR_5
MCI_STM32_CLK_WIDEBUS_4,VAR_6
MCI_STM32_CLK_WIDEBUS_8,VAR_7
MMC_BUS_WIDTH_4,VAR_8
MMC_BUS_WIDTH_8,VAR_9
MMC_POWER_ON,VAR_10
MMC_TIMING_MMC_DDR52,VAR_11
MMC_TIMING_UHS_DDR50,VAR_12
MMC_TIMING_UHS_SDR104,VAR_13
MMC_TIMING_UHS_SDR50,VAR_14
mmci_write_clkreg,FUNC_1
mmci_sdmmc_set_clkreg,FUNC_2
host,VAR_15
desired,VAR_16
clk,VAR_17
ddr,VAR_18
