
*** Running vivado
    with args -log design_1_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 367.141 ; gain = 95.629
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/Users/SurfacePro4/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (58#1) [c:/Users/SurfacePro4/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:148]
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 680.688 ; gain = 409.176
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 680.688 ; gain = 409.176
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 876.633 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 876.633 ; gain = 605.121
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 876.633 ; gain = 605.121
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 876.633 ; gain = 605.121
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 876.633 ; gain = 605.121
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:48 . Memory (MB): peak = 876.633 ; gain = 605.121
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:13 . Memory (MB): peak = 876.633 ; gain = 605.121
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:17 . Memory (MB): peak = 902.129 ; gain = 630.617
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:22 . Memory (MB): peak = 905.824 ; gain = 634.313
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:24 . Memory (MB): peak = 905.824 ; gain = 634.313
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:24 . Memory (MB): peak = 905.824 ; gain = 634.313
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 905.824 ; gain = 634.313
Finished Renaming Generated Ports : Time (s): cpu = 00:02:07 ; elapsed = 00:02:26 . Memory (MB): peak = 905.824 ; gain = 634.313
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:26 . Memory (MB): peak = 905.824 ; gain = 634.313
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:26 . Memory (MB): peak = 905.824 ; gain = 634.313

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |     1|
|2     |CARRY4    |     9|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    19|
|7     |LUT2      |   118|
|8     |LUT3      |   377|
|9     |LUT4      |   243|
|10    |LUT5      |   319|
|11    |LUT6      |   717|
|12    |LUT6_2    |    96|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   206|
|15    |MUXF7     |   109|
|16    |RAM32M    |    16|
|17    |SRL16E    |    90|
|18    |SRLC16E   |    16|
|19    |SRLC32E   |     1|
|20    |XORCY     |   158|
|21    |FDCE      |   146|
|22    |FDE       |    32|
|23    |FDR       |    99|
|24    |FDRE      |  2036|
|25    |FDS       |     1|
|26    |FDSE      |    70|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:02:26 . Memory (MB): peak = 905.824 ; gain = 634.313
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:33 . Memory (MB): peak = 905.824 ; gain = 642.273
