$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Sun Oct 01 03:41:59 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module modulo_seletor_1_16_at_vlg_vec_tst $end
$var reg 3 ! mdc [2:0] $end
$var reg 3 " mdl [2:0] $end
$var wire 1 # dmx16_sel [3] $end
$var wire 1 $ dmx16_sel [2] $end
$var wire 1 % dmx16_sel [1] $end
$var wire 1 & dmx16_sel [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - gate_26|S~0_combout $end
$var wire 1 . gate_15|S~0_combout $end
$var wire 1 / gate_15|S~1_combout $end
$var wire 1 0 gate_6|WideOr0~0_combout $end
$var wire 1 1 gate_6|WideOr0~combout $end
$var wire 1 2 gate_1|S~combout $end
$var wire 1 3 mdc~combout [2] $end
$var wire 1 4 mdc~combout [1] $end
$var wire 1 5 mdc~combout [0] $end
$var wire 1 6 mdl~combout [2] $end
$var wire 1 7 mdl~combout [1] $end
$var wire 1 8 mdl~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
1&
0%
0$
0#
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
01
02
05
04
03
08
07
06
$end
#1000000
