// Seed: 3921217166
module module_0 (
    output supply1 id_0
    , id_4,
    input supply0 id_1,
    output tri id_2
);
  assign id_0 = -1;
  assign module_1.id_0 = 0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd95
) (
    input wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    output wor id_3,
    input supply1 id_4,
    input wand id_5,
    output tri0 id_6,
    input wire id_7,
    input wire _id_8,
    output logic id_9
);
  wire [id_8 : ""] id_11;
  assign id_9 = 1;
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6
  );
  assign id_6 = id_11;
  always @(negedge -1) begin : LABEL_0
    id_9 <= 1;
  end
endmodule
