// Seed: 3868599135
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  assign module_1.id_28 = 0;
  inout supply1 id_1;
  assign id_1 = -1;
  wire id_4;
  wire id_5;
  assign id_3 = id_3;
endmodule
module module_0 #(
    parameter id_17 = 32'd23,
    parameter id_7  = 32'd67
) (
    output supply0 id_0,
    output wor id_1,
    output wire id_2,
    output tri0 id_3,
    input wire id_4,
    output supply1 id_5,
    input wand id_6,
    output tri module_1,
    output tri1 id_8,
    input supply1 id_9,
    output tri1 id_10,
    output wire id_11,
    inout wire id_12,
    input supply1 id_13,
    input wand id_14,
    input tri id_15,
    input supply0 id_16,
    input supply1 _id_17,
    output tri0 id_18,
    output tri0 id_19,
    input tri1 id_20,
    input tri0 id_21,
    input tri id_22
    , id_37,
    output tri id_23,
    output uwire id_24,
    output uwire id_25,
    output wire id_26,
    input supply1 id_27
    , id_38,
    input supply1 id_28,
    output supply0 id_29,
    output supply0 id_30,
    output wor id_31,
    input wire id_32,
    input supply1 id_33,
    output wor id_34,
    output tri0 id_35
);
  assign id_37[-1==-1] = 1;
  wire id_39;
  parameter id_40 = -1'h0 - 1;
  logic [id_17 : id_7] id_41, id_42, id_43;
  module_0 modCall_1 (
      id_42,
      id_43,
      id_40
  );
endmodule
