{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 20:48:44 2019 " "Info: Processing started: Thu May 16 20:48:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[24\] " "Warning: Node \"StoreControl:inst38\|Output\[24\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[25\] " "Warning: Node \"StoreControl:inst38\|Output\[25\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[26\] " "Warning: Node \"StoreControl:inst38\|Output\[26\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[27\] " "Warning: Node \"StoreControl:inst38\|Output\[27\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[28\] " "Warning: Node \"StoreControl:inst38\|Output\[28\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[29\] " "Warning: Node \"StoreControl:inst38\|Output\[29\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[30\] " "Warning: Node \"StoreControl:inst38\|Output\[30\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[31\] " "Warning: Node \"StoreControl:inst38\|Output\[31\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[0\] " "Warning: Node \"StoreControl:inst38\|Output\[0\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[1\] " "Warning: Node \"StoreControl:inst38\|Output\[1\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[2\] " "Warning: Node \"StoreControl:inst38\|Output\[2\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[3\] " "Warning: Node \"StoreControl:inst38\|Output\[3\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[4\] " "Warning: Node \"StoreControl:inst38\|Output\[4\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[5\] " "Warning: Node \"StoreControl:inst38\|Output\[5\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[6\] " "Warning: Node \"StoreControl:inst38\|Output\[6\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[7\] " "Warning: Node \"StoreControl:inst38\|Output\[7\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[16\] " "Warning: Node \"StoreControl:inst38\|Output\[16\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[17\] " "Warning: Node \"StoreControl:inst38\|Output\[17\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[18\] " "Warning: Node \"StoreControl:inst38\|Output\[18\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[19\] " "Warning: Node \"StoreControl:inst38\|Output\[19\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[20\] " "Warning: Node \"StoreControl:inst38\|Output\[20\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[21\] " "Warning: Node \"StoreControl:inst38\|Output\[21\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[22\] " "Warning: Node \"StoreControl:inst38\|Output\[22\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[23\] " "Warning: Node \"StoreControl:inst38\|Output\[23\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[24\] " "Warning: Node \"MUXMDR:inst16\|Out\[24\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[25\] " "Warning: Node \"MUXMDR:inst16\|Out\[25\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[26\] " "Warning: Node \"MUXMDR:inst16\|Out\[26\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[27\] " "Warning: Node \"MUXMDR:inst16\|Out\[27\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[28\] " "Warning: Node \"MUXMDR:inst16\|Out\[28\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[29\] " "Warning: Node \"MUXMDR:inst16\|Out\[29\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[30\] " "Warning: Node \"MUXMDR:inst16\|Out\[30\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[31\] " "Warning: Node \"MUXMDR:inst16\|Out\[31\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[1\] " "Warning: Node \"MUXMDR:inst16\|Out\[1\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[2\] " "Warning: Node \"MUXMDR:inst16\|Out\[2\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[3\] " "Warning: Node \"MUXMDR:inst16\|Out\[3\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[4\] " "Warning: Node \"MUXMDR:inst16\|Out\[4\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[5\] " "Warning: Node \"MUXMDR:inst16\|Out\[5\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[6\] " "Warning: Node \"MUXMDR:inst16\|Out\[6\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[7\] " "Warning: Node \"MUXMDR:inst16\|Out\[7\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[8\] " "Warning: Node \"StoreControl:inst38\|Output\[8\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[9\] " "Warning: Node \"StoreControl:inst38\|Output\[9\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[10\] " "Warning: Node \"StoreControl:inst38\|Output\[10\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[11\] " "Warning: Node \"StoreControl:inst38\|Output\[11\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[12\] " "Warning: Node \"StoreControl:inst38\|Output\[12\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[13\] " "Warning: Node \"StoreControl:inst38\|Output\[13\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[14\] " "Warning: Node \"StoreControl:inst38\|Output\[14\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst38\|Output\[15\] " "Warning: Node \"StoreControl:inst38\|Output\[15\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[0\] " "Warning: Node \"MUXMDR:inst16\|Out\[0\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[22\] " "Warning: Node \"MUXMDR:inst16\|Out\[22\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[16\] " "Warning: Node \"MUXMDR:inst16\|Out\[16\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[17\] " "Warning: Node \"MUXMDR:inst16\|Out\[17\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[18\] " "Warning: Node \"MUXMDR:inst16\|Out\[18\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[19\] " "Warning: Node \"MUXMDR:inst16\|Out\[19\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[20\] " "Warning: Node \"MUXMDR:inst16\|Out\[20\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[21\] " "Warning: Node \"MUXMDR:inst16\|Out\[21\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[23\] " "Warning: Node \"MUXMDR:inst16\|Out\[23\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[12\] " "Warning: Node \"MUXMDR:inst16\|Out\[12\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[14\] " "Warning: Node \"MUXMDR:inst16\|Out\[14\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[13\] " "Warning: Node \"MUXMDR:inst16\|Out\[13\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[8\] " "Warning: Node \"MUXMDR:inst16\|Out\[8\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[10\] " "Warning: Node \"MUXMDR:inst16\|Out\[10\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[15\] " "Warning: Node \"MUXMDR:inst16\|Out\[15\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[9\] " "Warning: Node \"MUXMDR:inst16\|Out\[9\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[11\] " "Warning: Node \"MUXMDR:inst16\|Out\[11\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MUXMDR:inst16\|Mux32~0 " "Info: Detected gated clock \"MUXMDR:inst16\|Mux32~0\" as buffer" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MUXMDR:inst16\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst31\|MDRMux\[0\] " "Info: Detected ripple clock \"Controler:inst31\|MDRMux\[0\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 81 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst31\|MDRMux\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst31\|MDRMux\[1\] " "Info: Detected ripple clock \"Controler:inst31\|MDRMux\[1\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 81 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst31\|MDRMux\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "StoreControl:inst38\|Mux24~0 " "Info: Detected gated clock \"StoreControl:inst38\|Mux24~0\" as buffer" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "StoreControl:inst38\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst31\|StoreControl\[1\] " "Info: Detected ripple clock \"Controler:inst31\|StoreControl\[1\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 81 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst31\|StoreControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst31\|StoreControl\[0\] " "Info: Detected ripple clock \"Controler:inst31\|StoreControl\[0\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 81 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst31\|StoreControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Controler:inst31\|ALUSrcB\[1\] register Registrador:inst\|Saida\[1\] 89.48 MHz 11.176 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 89.48 MHz between source register \"Controler:inst31\|ALUSrcB\[1\]\" and destination register \"Registrador:inst\|Saida\[1\]\" (period= 11.176 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.992 ns + Longest register register " "Info: + Longest register to register delay is 10.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controler:inst31\|ALUSrcB\[1\] 1 REG LCFF_X19_Y15_N27 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N27; Fanout = 39; REG Node = 'Controler:inst31\|ALUSrcB\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst31|ALUSrcB[1] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.366 ns) 0.803 ns MUXUlaSourceB:inst13\|Mux0~1 2 COMB LCCOMB_X18_Y15_N2 3 " "Info: 2: + IC(0.437 ns) + CELL(0.366 ns) = 0.803 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'MUXUlaSourceB:inst13\|Mux0~1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { Controler:inst31|ALUSrcB[1] MUXUlaSourceB:inst13|Mux0~1 } "NODE_NAME" } } { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.225 ns) 1.245 ns Ula32:ULA\|carry_temp\[0\]~1 3 COMB LCCOMB_X18_Y15_N6 3 " "Info: 3: + IC(0.217 ns) + CELL(0.225 ns) = 1.245 ns; Loc. = LCCOMB_X18_Y15_N6; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { MUXUlaSourceB:inst13|Mux0~1 Ula32:ULA|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.225 ns) 1.703 ns Ula32:ULA\|carry_temp\[1\]~2 4 COMB LCCOMB_X18_Y15_N10 4 " "Info: 4: + IC(0.233 ns) + CELL(0.225 ns) = 1.703 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.272 ns) 2.237 ns Ula32:ULA\|carry_temp\[3\]~81 5 COMB LCCOMB_X18_Y15_N20 4 " "Info: 5: + IC(0.262 ns) + CELL(0.272 ns) = 2.237 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~81'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~81 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.378 ns) 2.889 ns Ula32:ULA\|carry_temp\[5\]~77 6 COMB LCCOMB_X18_Y15_N16 5 " "Info: 6: + IC(0.274 ns) + CELL(0.378 ns) = 2.889 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~77'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { Ula32:ULA|carry_temp[3]~81 Ula32:ULA|carry_temp[5]~77 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.053 ns) 3.466 ns Ula32:ULA\|carry_temp\[7\]~73 7 COMB LCCOMB_X22_Y15_N16 5 " "Info: 7: + IC(0.524 ns) + CELL(0.053 ns) = 3.466 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~73'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { Ula32:ULA|carry_temp[5]~77 Ula32:ULA|carry_temp[7]~73 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 3.737 ns Ula32:ULA\|carry_temp\[9\]~69 8 COMB LCCOMB_X22_Y15_N28 5 " "Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 3.737 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~69'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ULA|carry_temp[7]~73 Ula32:ULA|carry_temp[9]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.053 ns) 4.176 ns Ula32:ULA\|carry_temp\[11\]~65 9 COMB LCCOMB_X22_Y15_N8 5 " "Info: 9: + IC(0.386 ns) + CELL(0.053 ns) = 4.176 ns; Loc. = LCCOMB_X22_Y15_N8; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~65'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { Ula32:ULA|carry_temp[9]~69 Ula32:ULA|carry_temp[11]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 4.539 ns Ula32:ULA\|carry_temp\[13\]~61 10 COMB LCCOMB_X22_Y15_N20 5 " "Info: 10: + IC(0.310 ns) + CELL(0.053 ns) = 4.539 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~61'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Ula32:ULA|carry_temp[11]~65 Ula32:ULA|carry_temp[13]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 4.826 ns Ula32:ULA\|carry_temp\[15\]~57 11 COMB LCCOMB_X22_Y15_N0 5 " "Info: 11: + IC(0.234 ns) + CELL(0.053 ns) = 4.826 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~57'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:ULA|carry_temp[13]~61 Ula32:ULA|carry_temp[15]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.225 ns) 5.669 ns Ula32:ULA\|Igual~13 12 COMB LCCOMB_X22_Y17_N20 1 " "Info: 12: + IC(0.618 ns) + CELL(0.225 ns) = 5.669 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { Ula32:ULA|carry_temp[15]~57 Ula32:ULA|Igual~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 6.140 ns Ula32:ULA\|Igual~14 13 COMB LCCOMB_X22_Y17_N8 1 " "Info: 13: + IC(0.243 ns) + CELL(0.228 ns) = 6.140 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Ula32:ULA|Igual~13 Ula32:ULA|Igual~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.154 ns) 6.495 ns Ula32:ULA\|Igual~5 14 COMB LCCOMB_X22_Y17_N12 1 " "Info: 14: + IC(0.201 ns) + CELL(0.154 ns) = 6.495 ns; Loc. = LCCOMB_X22_Y17_N12; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.355 ns" { Ula32:ULA|Igual~14 Ula32:ULA|Igual~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.154 ns) 7.242 ns Ula32:ULA\|Igual~7 15 COMB LCCOMB_X21_Y18_N24 1 " "Info: 15: + IC(0.593 ns) + CELL(0.154 ns) = 7.242 ns; Loc. = LCCOMB_X21_Y18_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { Ula32:ULA|Igual~5 Ula32:ULA|Igual~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 7.608 ns Ula32:ULA\|Igual~9 16 COMB LCCOMB_X21_Y18_N28 1 " "Info: 16: + IC(0.212 ns) + CELL(0.154 ns) = 7.608 ns; Loc. = LCCOMB_X21_Y18_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:ULA|Igual~7 Ula32:ULA|Igual~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.154 ns) 8.387 ns Ula32:ULA\|Igual~11 17 COMB LCCOMB_X22_Y14_N2 1 " "Info: 17: + IC(0.625 ns) + CELL(0.154 ns) = 8.387 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { Ula32:ULA|Igual~9 Ula32:ULA|Igual~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.272 ns) 8.902 ns Ula32:ULA\|Igual~12 18 COMB LCCOMB_X22_Y14_N6 2 " "Info: 18: + IC(0.243 ns) + CELL(0.272 ns) = 8.902 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 2; COMB Node = 'Ula32:ULA\|Igual~12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { Ula32:ULA|Igual~11 Ula32:ULA|Igual~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.272 ns) 9.422 ns inst21~3DUPLICATE 19 COMB LCCOMB_X22_Y14_N14 18 " "Info: 19: + IC(0.248 ns) + CELL(0.272 ns) = 9.422 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 18; COMB Node = 'inst21~3DUPLICATE'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { Ula32:ULA|Igual~12 inst21~3DUPLICATE } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { -208 184 232 -144 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.746 ns) 10.992 ns Registrador:inst\|Saida\[1\] 20 REG LCFF_X17_Y15_N11 9 " "Info: 20: + IC(0.824 ns) + CELL(0.746 ns) = 10.992 ns; Loc. = LCFF_X17_Y15_N11; Fanout = 9; REG Node = 'Registrador:inst\|Saida\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { inst21~3DUPLICATE Registrador:inst|Saida[1] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.090 ns ( 37.21 % ) " "Info: Total cell delay = 4.090 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.902 ns ( 62.79 % ) " "Info: Total interconnect delay = 6.902 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.992 ns" { Controler:inst31|ALUSrcB[1] MUXUlaSourceB:inst13|Mux0~1 Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~81 Ula32:ULA|carry_temp[5]~77 Ula32:ULA|carry_temp[7]~73 Ula32:ULA|carry_temp[9]~69 Ula32:ULA|carry_temp[11]~65 Ula32:ULA|carry_temp[13]~61 Ula32:ULA|carry_temp[15]~57 Ula32:ULA|Igual~13 Ula32:ULA|Igual~14 Ula32:ULA|Igual~5 Ula32:ULA|Igual~7 Ula32:ULA|Igual~9 Ula32:ULA|Igual~11 Ula32:ULA|Igual~12 inst21~3DUPLICATE Registrador:inst|Saida[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.992 ns" { Controler:inst31|ALUSrcB[1] {} MUXUlaSourceB:inst13|Mux0~1 {} Ula32:ULA|carry_temp[0]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~81 {} Ula32:ULA|carry_temp[5]~77 {} Ula32:ULA|carry_temp[7]~73 {} Ula32:ULA|carry_temp[9]~69 {} Ula32:ULA|carry_temp[11]~65 {} Ula32:ULA|carry_temp[13]~61 {} Ula32:ULA|carry_temp[15]~57 {} Ula32:ULA|Igual~13 {} Ula32:ULA|Igual~14 {} Ula32:ULA|Igual~5 {} Ula32:ULA|Igual~7 {} Ula32:ULA|Igual~9 {} Ula32:ULA|Igual~11 {} Ula32:ULA|Igual~12 {} inst21~3DUPLICATE {} Registrador:inst|Saida[1] {} } { 0.000ns 0.437ns 0.217ns 0.233ns 0.262ns 0.274ns 0.524ns 0.218ns 0.386ns 0.310ns 0.234ns 0.618ns 0.243ns 0.201ns 0.593ns 0.212ns 0.625ns 0.243ns 0.248ns 0.824ns } { 0.000ns 0.366ns 0.225ns 0.225ns 0.272ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.228ns 0.154ns 0.154ns 0.154ns 0.154ns 0.272ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1437 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1437; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns Registrador:inst\|Saida\[1\] 3 REG LCFF_X17_Y15_N11 9 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X17_Y15_N11; Fanout = 9; REG Node = 'Registrador:inst\|Saida\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { CLK~clkctrl Registrador:inst|Saida[1] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLK CLK~clkctrl Registrador:inst|Saida[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.463 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1437 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1437; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns Controler:inst31\|ALUSrcB\[1\] 3 REG LCFF_X19_Y15_N27 39 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N27; Fanout = 39; REG Node = 'Controler:inst31\|ALUSrcB\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { CLK~clkctrl Controler:inst31|ALUSrcB[1] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLK CLK~clkctrl Controler:inst31|ALUSrcB[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst31|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLK CLK~clkctrl Registrador:inst|Saida[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLK CLK~clkctrl Controler:inst31|ALUSrcB[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst31|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.992 ns" { Controler:inst31|ALUSrcB[1] MUXUlaSourceB:inst13|Mux0~1 Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~81 Ula32:ULA|carry_temp[5]~77 Ula32:ULA|carry_temp[7]~73 Ula32:ULA|carry_temp[9]~69 Ula32:ULA|carry_temp[11]~65 Ula32:ULA|carry_temp[13]~61 Ula32:ULA|carry_temp[15]~57 Ula32:ULA|Igual~13 Ula32:ULA|Igual~14 Ula32:ULA|Igual~5 Ula32:ULA|Igual~7 Ula32:ULA|Igual~9 Ula32:ULA|Igual~11 Ula32:ULA|Igual~12 inst21~3DUPLICATE Registrador:inst|Saida[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.992 ns" { Controler:inst31|ALUSrcB[1] {} MUXUlaSourceB:inst13|Mux0~1 {} Ula32:ULA|carry_temp[0]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~81 {} Ula32:ULA|carry_temp[5]~77 {} Ula32:ULA|carry_temp[7]~73 {} Ula32:ULA|carry_temp[9]~69 {} Ula32:ULA|carry_temp[11]~65 {} Ula32:ULA|carry_temp[13]~61 {} Ula32:ULA|carry_temp[15]~57 {} Ula32:ULA|Igual~13 {} Ula32:ULA|Igual~14 {} Ula32:ULA|Igual~5 {} Ula32:ULA|Igual~7 {} Ula32:ULA|Igual~9 {} Ula32:ULA|Igual~11 {} Ula32:ULA|Igual~12 {} inst21~3DUPLICATE {} Registrador:inst|Saida[1] {} } { 0.000ns 0.437ns 0.217ns 0.233ns 0.262ns 0.274ns 0.524ns 0.218ns 0.386ns 0.310ns 0.234ns 0.618ns 0.243ns 0.201ns 0.593ns 0.212ns 0.625ns 0.243ns 0.248ns 0.824ns } { 0.000ns 0.366ns 0.225ns 0.225ns 0.272ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.228ns 0.154ns 0.154ns 0.154ns 0.154ns 0.272ns 0.272ns 0.746ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLK CLK~clkctrl Registrador:inst|Saida[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLK CLK~clkctrl Controler:inst31|ALUSrcB[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst31|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 163 " "Warning: Circuit may not operate. Detected 163 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:inst8\|Saida\[4\] StoreControl:inst38\|Output\[4\] CLK 2.688 ns " "Info: Found hold time violation between source  pin or register \"Registrador:inst8\|Saida\[4\]\" and destination pin or register \"StoreControl:inst38\|Output\[4\]\" for clock \"CLK\" (Hold time is 2.688 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.273 ns + Largest " "Info: + Largest clock skew is 3.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.742 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.712 ns) 2.677 ns Controler:inst31\|StoreControl\[0\] 2 REG LCFF_X10_Y14_N5 18 " "Info: 2: + IC(1.111 ns) + CELL(0.712 ns) = 2.677 ns; Loc. = LCFF_X10_Y14_N5; Fanout = 18; REG Node = 'Controler:inst31\|StoreControl\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { CLK Controler:inst31|StoreControl[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.228 ns) 3.254 ns StoreControl:inst38\|Mux24~0 3 COMB LCCOMB_X11_Y14_N10 1 " "Info: 3: + IC(0.349 ns) + CELL(0.228 ns) = 3.254 ns; Loc. = LCCOMB_X11_Y14_N10; Fanout = 1; COMB Node = 'StoreControl:inst38\|Mux24~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { Controler:inst31|StoreControl[0] StoreControl:inst38|Mux24~0 } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.000 ns) 4.798 ns StoreControl:inst38\|Mux24~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(1.544 ns) + CELL(0.000 ns) = 4.798 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'StoreControl:inst38\|Mux24~0clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { StoreControl:inst38|Mux24~0 StoreControl:inst38|Mux24~0clkctrl } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.053 ns) 5.742 ns StoreControl:inst38\|Output\[4\] 5 REG LCCOMB_X17_Y13_N0 2 " "Info: 5: + IC(0.891 ns) + CELL(0.053 ns) = 5.742 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 2; REG Node = 'StoreControl:inst38\|Output\[4\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { StoreControl:inst38|Mux24~0clkctrl StoreControl:inst38|Output[4] } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 32.17 % ) " "Info: Total cell delay = 1.847 ns ( 32.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.895 ns ( 67.83 % ) " "Info: Total interconnect delay = 3.895 ns ( 67.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { CLK Controler:inst31|StoreControl[0] StoreControl:inst38|Mux24~0 StoreControl:inst38|Mux24~0clkctrl StoreControl:inst38|Output[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { CLK {} CLK~combout {} Controler:inst31|StoreControl[0] {} StoreControl:inst38|Mux24~0 {} StoreControl:inst38|Mux24~0clkctrl {} StoreControl:inst38|Output[4] {} } { 0.000ns 0.000ns 1.111ns 0.349ns 1.544ns 0.891ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.469 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1437 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1437; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Registrador:inst8\|Saida\[4\] 3 REG LCFF_X17_Y13_N3 5 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X17_Y13_N3; Fanout = 5; REG Node = 'Registrador:inst8\|Saida\[4\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { CLK~clkctrl Registrador:inst8|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl Registrador:inst8|Saida[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst8|Saida[4] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { CLK Controler:inst31|StoreControl[0] StoreControl:inst38|Mux24~0 StoreControl:inst38|Mux24~0clkctrl StoreControl:inst38|Output[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { CLK {} CLK~combout {} Controler:inst31|StoreControl[0] {} StoreControl:inst38|Mux24~0 {} StoreControl:inst38|Mux24~0clkctrl {} StoreControl:inst38|Output[4] {} } { 0.000ns 0.000ns 1.111ns 0.349ns 1.544ns 0.891ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl Registrador:inst8|Saida[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst8|Saida[4] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.491 ns - Shortest register register " "Info: - Shortest register to register delay is 0.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst8\|Saida\[4\] 1 REG LCFF_X17_Y13_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y13_N3; Fanout = 5; REG Node = 'Registrador:inst8\|Saida\[4\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:inst8|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.228 ns) 0.491 ns StoreControl:inst38\|Output\[4\] 2 REG LCCOMB_X17_Y13_N0 2 " "Info: 2: + IC(0.263 ns) + CELL(0.228 ns) = 0.491 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 2; REG Node = 'StoreControl:inst38\|Output\[4\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Registrador:inst8|Saida[4] StoreControl:inst38|Output[4] } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 46.44 % ) " "Info: Total cell delay = 0.228 ns ( 46.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.263 ns ( 53.56 % ) " "Info: Total interconnect delay = 0.263 ns ( 53.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Registrador:inst8|Saida[4] StoreControl:inst38|Output[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.491 ns" { Registrador:inst8|Saida[4] {} StoreControl:inst38|Output[4] {} } { 0.000ns 0.263ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { CLK Controler:inst31|StoreControl[0] StoreControl:inst38|Mux24~0 StoreControl:inst38|Mux24~0clkctrl StoreControl:inst38|Output[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { CLK {} CLK~combout {} Controler:inst31|StoreControl[0] {} StoreControl:inst38|Mux24~0 {} StoreControl:inst38|Mux24~0clkctrl {} StoreControl:inst38|Output[4] {} } { 0.000ns 0.000ns 1.111ns 0.349ns 1.544ns 0.891ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl Registrador:inst8|Saida[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst8|Saida[4] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Registrador:inst8|Saida[4] StoreControl:inst38|Output[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.491 ns" { Registrador:inst8|Saida[4] {} StoreControl:inst38|Output[4] {} } { 0.000ns 0.263ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OutputSC\[27\] StoreControl:inst38\|Output\[27\] 10.047 ns register " "Info: tco from clock \"CLK\" to destination pin \"OutputSC\[27\]\" through register \"StoreControl:inst38\|Output\[27\]\" is 10.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.727 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.712 ns) 2.677 ns Controler:inst31\|StoreControl\[0\] 2 REG LCFF_X10_Y14_N5 18 " "Info: 2: + IC(1.111 ns) + CELL(0.712 ns) = 2.677 ns; Loc. = LCFF_X10_Y14_N5; Fanout = 18; REG Node = 'Controler:inst31\|StoreControl\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { CLK Controler:inst31|StoreControl[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.228 ns) 3.254 ns StoreControl:inst38\|Mux24~0 3 COMB LCCOMB_X11_Y14_N10 1 " "Info: 3: + IC(0.349 ns) + CELL(0.228 ns) = 3.254 ns; Loc. = LCCOMB_X11_Y14_N10; Fanout = 1; COMB Node = 'StoreControl:inst38\|Mux24~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { Controler:inst31|StoreControl[0] StoreControl:inst38|Mux24~0 } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.000 ns) 4.798 ns StoreControl:inst38\|Mux24~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(1.544 ns) + CELL(0.000 ns) = 4.798 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'StoreControl:inst38\|Mux24~0clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { StoreControl:inst38|Mux24~0 StoreControl:inst38|Mux24~0clkctrl } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.053 ns) 5.727 ns StoreControl:inst38\|Output\[27\] 5 REG LCCOMB_X18_Y20_N10 2 " "Info: 5: + IC(0.876 ns) + CELL(0.053 ns) = 5.727 ns; Loc. = LCCOMB_X18_Y20_N10; Fanout = 2; REG Node = 'StoreControl:inst38\|Output\[27\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { StoreControl:inst38|Mux24~0clkctrl StoreControl:inst38|Output[27] } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 32.25 % ) " "Info: Total cell delay = 1.847 ns ( 32.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 67.75 % ) " "Info: Total interconnect delay = 3.880 ns ( 67.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.727 ns" { CLK Controler:inst31|StoreControl[0] StoreControl:inst38|Mux24~0 StoreControl:inst38|Mux24~0clkctrl StoreControl:inst38|Output[27] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.727 ns" { CLK {} CLK~combout {} Controler:inst31|StoreControl[0] {} StoreControl:inst38|Mux24~0 {} StoreControl:inst38|Mux24~0clkctrl {} StoreControl:inst38|Output[27] {} } { 0.000ns 0.000ns 1.111ns 0.349ns 1.544ns 0.876ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.320 ns + Longest register pin " "Info: + Longest register to pin delay is 4.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns StoreControl:inst38\|Output\[27\] 1 REG LCCOMB_X18_Y20_N10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y20_N10; Fanout = 2; REG Node = 'StoreControl:inst38\|Output\[27\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { StoreControl:inst38|Output[27] } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(2.154 ns) 4.320 ns OutputSC\[27\] 2 PIN PIN_G1 0 " "Info: 2: + IC(2.166 ns) + CELL(2.154 ns) = 4.320 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'OutputSC\[27\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { StoreControl:inst38|Output[27] OutputSC[27] } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 49.86 % ) " "Info: Total cell delay = 2.154 ns ( 49.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 50.14 % ) " "Info: Total interconnect delay = 2.166 ns ( 50.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { StoreControl:inst38|Output[27] OutputSC[27] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.320 ns" { StoreControl:inst38|Output[27] {} OutputSC[27] {} } { 0.000ns 2.166ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.727 ns" { CLK Controler:inst31|StoreControl[0] StoreControl:inst38|Mux24~0 StoreControl:inst38|Mux24~0clkctrl StoreControl:inst38|Output[27] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.727 ns" { CLK {} CLK~combout {} Controler:inst31|StoreControl[0] {} StoreControl:inst38|Mux24~0 {} StoreControl:inst38|Mux24~0clkctrl {} StoreControl:inst38|Output[27] {} } { 0.000ns 0.000ns 1.111ns 0.349ns 1.544ns 0.876ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { StoreControl:inst38|Output[27] OutputSC[27] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.320 ns" { StoreControl:inst38|Output[27] {} OutputSC[27] {} } { 0.000ns 2.166ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 68 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 20:48:47 2019 " "Info: Processing ended: Thu May 16 20:48:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
