/* SPDX-License-Identifier: GPL-2.0-only */

#include <mainboard/gpio.h>
#include <soc/gpio.h>

/* Pad configuration was generated automatically using intelp2m utility */
static const struct pad_config gpio_table[] = {

	/* ------- GPIO Community 0 ------- */

	/* ------- GPIO Group CPU ------- */

	/* ------- GPIO Group V ------- */

	/* GPP_V00 - BATLOW# */
	/* DW0: 0x44000702, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_V00, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V00, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_V01 - ACPRESENT */
	/* DW0: 0x44000702, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_V01, NATIVE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V01, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(NATIVE) | PAD_IOSSTATE(IGNORE)),

	/* GPP_V02 - SOC_WAKE# */
	/* DW0: 0x44000702, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_V02, NATIVE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V02, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(NATIVE) | PAD_IOSSTATE(IGNORE)),

	/* GPP_V03 - PWRBTN# */
	/* DW0: 0x44000702, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_V03, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V03, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_V04 - SLP_S3# */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_V04, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V04, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_V05 - SLP_S4# */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_V05, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V05, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_V06 - SLP_A# */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_V06, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V06, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_V07 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_V07, 0, DEEP),

	/* GPP_V08 - SUSCLK */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_V08, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V08, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_V09 - SLP_WLAN# */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_V09, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V09, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_V10 - SLP_S5# */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_V10, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V10, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_V11 - LANPHYPC */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_V11, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V11, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_V12 - SLP_LAN# */
	/* DW0: 0x44000602, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_V12, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V12, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), PAD_IOSSTATE(IGNORE)),

	/* GPP_V13 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_V13, 0, DEEP),

	/* GPP_V14 - WAKE# */
	/* DW0: 0x44000602, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_V14, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V14, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), PAD_IOSSTATE(IGNORE)),

	/* GPP_V15 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_V15, 0, DEEP),

	/* GPP_V16 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_V16, 0, DEEP),

	/* GPP_V17 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_V17, 0, DEEP),

	/* GPP_V18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_V18, 0, DEEP),

	/* GPP_V19 - n/a */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_V19, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V19, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_V20 - n/a */
	/* DW0: 0x44000602, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_V20, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V20, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), PAD_IOSSTATE(IGNORE)),

	/* GPP_V21 - n/a */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_V21, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_V21, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_V22 - GPIO */
	/* DW0: 0x44000200, DW1: 0x0003c000 */
	PAD_CFG_GPO(GPP_V22, 0, DEEP),

	/* GPP_V23 - GPIO */
	/* DW0: 0x44000200, DW1: 0x0003c000 */
	PAD_CFG_GPO(GPP_V23, 0, DEEP),

	/* ------- GPIO Group GPP_C ------- */

	/* GPP_C00 - SMBCLK */
	/* DW0: 0x44000702, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C00, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C00, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_C01 - SMBDATA */
	/* DW0: 0x44000702, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C01, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C01, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_C02 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C02, 0, DEEP),

	/* GPP_C03 - SML0CLK */
	/* DW0: 0x44000702, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C03, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C03, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_IOSSTATE(IGNORE)),

	/* GPP_C04 - SML0DATA */
	/* DW0: 0x44000702, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C04, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C04, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_IOSSTATE(IGNORE)),

	/* GPP_C05 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C05, 0, DEEP),

	/* GPP_C06 - SML1CLK */
	/* DW0: 0x04000702, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C06, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C06, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_IOSSTATE(IGNORE)),

	/* GPP_C07 - SML1DATA */
	/* DW0: 0x04000702, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C07, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C07, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_IOSSTATE(IGNORE)),

	/* GPP_C08 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C08, 0, DEEP),

	/* GPP_C09 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C09, 0, DEEP),

	/* GPP_C10 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C10, 0, DEEP),

	/* GPP_C11 - SRCCLKREQ2# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C11, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C11, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),

	/* GPP_C12 - SRCCLKREQ3# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C12, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C12, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),

	/* GPP_C13 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C13, 0, DEEP),

	/* GPP_C14 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C14, 0, DEEP),

	/* GPP_C15 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C15, 0, DEEP),

	/* GPP_C16 - TBT_LSX0_TXD */
	/* DW0: 0x44000700, DW1: 0x00024000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_C16, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C16, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(TxDRxE)),

	/* GPP_C17 - TBT_LSX0_RXD */
	/* DW0: 0x44000700, DW1: 0x00024000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_C17, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C17, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(TxDRxE)),

	/* GPP_C18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C18, 0, DEEP),

	/* GPP_C19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C19, 0, DEEP),

	/* GPP_C20 - DDP2_CTRLCLK */
	/* DW0: 0x44000b00, DW1: 0x0001c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_C20, NONE, DEEP, NF2), */
	_PAD_CFG_STRUCT(GPP_C20, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(HIZCRx0)),

	/* GPP_C21 - DDP2_CTRLDATA */
	/* DW0: 0x44000b02, DW1: 0x0001c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C21, NONE, DEEP, NF2), */
	_PAD_CFG_STRUCT(GPP_C21, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_IOSSTATE(HIZCRx0)),

	/* GPP_C22 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C22, 0, DEEP),

	/* GPP_C23 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C23, 0, DEEP),

	/* ------- GPIO Community 1 ------- */

	/* ------- GPIO Group GPP_A ------- */

	/* GPP_A00 - ESPI_IO0 */
	/* DW0: 0x44000700, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A00, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A00, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_A01 - ESPI_IO1 */
	/* DW0: 0x44000702, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A01, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A01, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_A02 - ESPI_IO2 */
	/* DW0: 0x44000700, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A02, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A02, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_A03 - ESPI_IO3 */
	/* DW0: 0x44000700, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A03, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A03, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_A04 - ESPI_CS0# */
	/* DW0: 0x44000700, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A04, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A04, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_A05 - ESPI_CLK */
	/* DW0: 0x44000700, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A05, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A05, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_A06 - ESPI_RESET# */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A06, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A06, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_A07 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A07, 0, DEEP),

	/* GPP_A08 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A08, 0, DEEP),

	/* GPP_A09 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A09, 0, DEEP),

	/* GPP_A10 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A10, 0, DEEP),

	/* GPP_A11 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A11, 0, DEEP),

	/* GPP_A12 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A12, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A12, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A13 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00003000 */
	PAD_CFG_TERM_GPO(GPP_A13, 1, UP_20K, PLTRST),

	/* GPP_A14 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A14, 0, DEEP),

	/* GPP_A15 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A15, 0, DEEP),

	/* GPP_A16 - RSVD */
	/* DW0: 0x44000702, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A16, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A16, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_A17 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A17, 0, DEEP),

	/* GPP_A18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A18, 0, DEEP),

	/* GPP_A19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A19, 0, DEEP),

	/* GPP_A20 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A20, 0, DEEP),

	/* GPP_A21 - PMCALERT# */
	/* DW0: 0x44000702, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A21, NATIVE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A21, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(NATIVE) | PAD_IOSSTATE(IGNORE)),

	/* GPP_A22 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00003c00 */
	PAD_NC(GPP_A22, NATIVE),

	/* GPP_A23 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00003c00 */
	PAD_NC(GPP_A23, NATIVE),

	/* GPP_ESPI_CLK_LPBK - n/a */
	/* DW0: 0x40000700, DW1: 0x0003c000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_ESPI_CLK_LPBK, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_ESPI_CLK_LPBK, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* ------- GPIO Group GPP_E ------- */

	/* GPP_E00 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E00, 0, DEEP),

	/* GPP_E01 - GPIO */
	/* DW0: 0x40100102, DW1: 0x00003000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_APIC(GPP_E01, UP_20K, DEEP, LEVEL, NONE), */
	_PAD_CFG_STRUCT(GPP_E01, PAD_RESET(DEEP) | PAD_IRQ_ROUTE(IOAPIC) | PAD_BUF(TX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_E02 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_E02, NONE, DEEP, OFF, ACPI),

	/* GPP_E03 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_E03, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_E03, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E04 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E04, 0, DEEP),

	/* GPP_E05 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E05, 0, DEEP),

	/* GPP_E06 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E06, 0, DEEP),

	/* GPP_E07 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E07, 0, DEEP),

	/* GPP_E08 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E08, 0, DEEP),

	/* GPP_E09 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_E09, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_E09, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E10 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E10, 0, DEEP),

	/* GPP_E11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_E11, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_E11, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E12 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E12, 0, DEEP),

	/* GPP_E13 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E13, 0, DEEP),

	/* GPP_E14 - DDSP_HPDA */
	/* DW0: 0x44000700, DW1: 0x00024000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_E14, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_E14, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(TxDRxE)),

	/* GPP_E15 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E15, 0, DEEP),

	/* GPP_E16 - VRALERT# */
	/* DW0: 0x44000b02, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E16, NONE, DEEP, NF2), */
	_PAD_CFG_STRUCT(GPP_E16, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_IOSSTATE(IGNORE)),

	/* GPP_E17 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E17, 0, DEEP),

	/* GPP_E18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E18, 0, DEEP),

	/* GPP_E19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E19, 0, DEEP),

	/* GPP_E20 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E20, 0, DEEP),

	/* GPP_E21 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E21, 0, DEEP),

	/* GPP_E22 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E22, 0, DEEP),

	/* GPP_E23 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_E23, NONE),

	/* GPP_THC0_GSPI_CLK_LPBK - GPIO */
	/* DW0: 0x40000300, DW1: 0x00000000 */
	PAD_NC(GPP_THC0_GSPI_CLK_LPBK, NONE),

	/* ------- GPIO Community 3 ------- */

	/* ------- GPIO Group GPP_H ------- */

	/* GPP_H00 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H00, 0, DEEP),

	/* GPP_H01 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H01, 0, DEEP),

	/* GPP_H02 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H02, 0, DEEP),

	/* GPP_H03 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H03, 0, DEEP),

	/* GPP_H04 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H04, 0, DEEP),

	/* GPP_H05 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H05, 0, DEEP),

	/* GPP_H06 - I2C3_SDA */
	/* DW0: 0x44000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_H06, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_H06, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_H07 - I2C3_SCL */
	/* DW0: 0x44000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_H07, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_H07, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_H08 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H08, 0, DEEP),

	/* GPP_H09 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H09, 0, DEEP),

	/* GPP_H10 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H10, 0, DEEP),

	/* GPP_H11 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H11, 0, DEEP),

	/* GPP_H12 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H12, 0, DEEP),

	/* GPP_H13 - PROC_C10_GATE# */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_H13, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_H13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_H14 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H14, 0, DEEP),

	/* GPP_H15 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H15, 0, DEEP),

	/* GPP_H16 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H16, 0, DEEP),

	/* GPP_H17 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H17, 0, DEEP),

	/* GPP_H18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H18, 0, DEEP),

	/* GPP_H19 - I2C0_SDA */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_H19, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_H19, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),

	/* GPP_H20 - I2C0_SCL */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_H20, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_H20, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),

	/* GPP_H21 - I2C1_SDA */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_H21, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_H21, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),

	/* GPP_H22 - I2C1_SCL */
	/* DW0: 0x44000602, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_H22, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_H22, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), 0),

	/* GPP_H23 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_H23, NONE),

	/* GPP_LPI3C1_CLK_LPBK - GPIO */
	/* DW0: 0x40000300, DW1: 0x00003c00 */
	PAD_NC(GPP_LPI3C1_CLK_LPBK, NATIVE),

	/* GPP_LPI3C0_CLK_LPBK - n/a */
	/* DW0: 0x40000b02, DW1: 0x00003c00 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_LPI3C0_CLK_LPBK, NATIVE, DEEP, NF2), */
	_PAD_CFG_STRUCT(GPP_LPI3C0_CLK_LPBK, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(NATIVE)),

	/* ------- GPIO Group GPP_F ------- */

	/* GPP_F00 - CNV_BRI_DT */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F00, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_F00, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_F01 - CNV_BRI_RSP */
	/* DW0: 0x44000702, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_F01, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_F01, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_F02 - CNV_RGI_DT */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F02, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_F02, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_F03 - CNV_RGI_RSP */
	/* DW0: 0x44000700, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F03, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_F03, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* GPP_F04 - CNV_RF_RESET# */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F04, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_F04, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_F05 - MODEM_CLKREQ */
	/* DW0: 0x44000d00, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F05, NONE, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_F05, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_F06 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F06, 0, DEEP),

	/* GPP_F07 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F07, 0, DEEP),

	/* GPP_F08 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F08, 0, DEEP),

	/* GPP_F09 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_F09, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_F09, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F10 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F10, 0, DEEP),

	/* GPP_F11 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F11, 0, DEEP),

	/* GPP_F12 - GPIO */
	/* DW0: 0x44002102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_F12, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_F12, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F13 - GPIO */
	/* DW0: 0x44002102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_F13, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_F13, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F14 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F14, 0, DEEP),

	/* GPP_F15 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F15, 0, DEEP),

	/* GPP_F16 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F16, 0, DEEP),

	/* GPP_F17 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F17, 0, DEEP),

	/* GPP_F18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F18, 0, DEEP),

	/* GPP_F19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F19, 0, DEEP),

	/* GPP_F20 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F20, 0, DEEP),

	/* GPP_F21 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F21, 0, DEEP),

	/* GPP_F22 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F22, 0, DEEP),

	/* GPP_F23 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F23, 0, DEEP),

	/* GPP_THC1_GSPI1_CLK_LPBK - GPIO */
	/* DW0: 0x40000300, DW1: 0x00000000 */
	PAD_NC(GPP_THC1_GSPI1_CLK_LPBK, NONE),

	/* GPP_GSPI0A_CLK_LOOPBK - GPIO */
	/* DW0: 0x40002300, DW1: 0x00000000 */
	/* DW0: 0 - IGNORED */
	/* PAD_NC(GPP_GSPI0A_CLK_LOOPBK, NONE), */
	_PAD_CFG_STRUCT(GPP_GSPI0A_CLK_LOOPBK, PAD_RESET(DEEP) | PAD_BUF(TX_RX_DISABLE), 0),

	/* ------- GPIO Group SPI ------- */

	/* ------- GPIO Group VGPIO3 ------- */

	/* GPP_VGPIO3_USB0 - GPP_VGPIO3_USB0 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO3_USB0, NONE, DEEP, NF1),

	/* GPP_VGPIO3_USB1 - GPP_VGPIO3_USB1 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO3_USB1, NONE, DEEP, NF1),

	/* GPP_VGPIO3_USB2 - GPP_VGPIO3_USB2 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO3_USB2, NONE, DEEP, NF1),

	/* GPP_VGPIO3_USB3 - GPP_VGPIO3_USB3 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO3_USB3, NONE, DEEP, NF1),

	/* GPP_VGPIO3_USB4 - GPP_VGPIO3_USB4 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_VGPIO3_USB4, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_VGPIO3_USB4, PAD_FUNC(NF1) | PAD_RESET(DEEP) | (1 << 1), 0),

	/* GPP_VGPIO3_USB5 - GPP_VGPIO3_USB5 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_VGPIO3_USB5, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_VGPIO3_USB5, PAD_FUNC(NF1) | PAD_RESET(DEEP) | (1 << 1), 0),

	/* GPP_VGPIO3_USB6 - GPP_VGPIO3_USB6 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_VGPIO3_USB6, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_VGPIO3_USB6, PAD_FUNC(NF1) | PAD_RESET(DEEP) | (1 << 1), 0),

	/* GPP_VGPIO3_USB7 - GPP_VGPIO3_USB7 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_VGPIO3_USB7, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_VGPIO3_USB7, PAD_FUNC(NF1) | PAD_RESET(DEEP) | (1 << 1), 0),

	/* GPP_VGPIO3_TS0 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_VGPIO3_TS0, NONE, DEEP, OFF, ACPI),

	/* GPP_VGPIO3_TS1 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_VGPIO3_TS1, NONE, DEEP, OFF, ACPI),

	/* GPP_VGPIO3_THC0 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_VGPIO3_THC0, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_VGPIO3_THC0, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_VGPIO3_THC1 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_VGPIO3_THC1, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_VGPIO3_THC1, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_VGPIO3_THC2 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_VGPIO3_THC2, NONE, DEEP, OFF, ACPI),

	/* GPP_VGPIO3_THC3 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_VGPIO3_THC3, NONE, DEEP, OFF, ACPI),

	/* ------- GPIO Community 4 ------- */

	/* ------- GPIO Group GPP_S ------- */

	/* GPP_S00 - GPIO */
	/* DW0: 0x44000200, DW1: 0x01800000 */
	PAD_CFG_GPO(GPP_S00, 0, DEEP),

	/* GPP_S01 - GPIO */
	/* DW0: 0x44000200, DW1: 0x01800000 */
	PAD_CFG_GPO(GPP_S01, 0, DEEP),

	/* GPP_S02 - GPIO */
	/* DW0: 0x44000200, DW1: 0x01800000 */
	PAD_CFG_GPO(GPP_S02, 0, DEEP),

	/* GPP_S03 - GPIO */
	/* DW0: 0x44000200, DW1: 0x01800000 */
	PAD_CFG_GPO(GPP_S03, 0, DEEP),

	/* GPP_S04 - GPIO */
	/* DW0: 0x44000200, DW1: 0x01800000 */
	PAD_CFG_GPO(GPP_S04, 0, DEEP),

	/* GPP_S05 - GPIO */
	/* DW0: 0x44000200, DW1: 0x01800000 */
	PAD_CFG_GPO(GPP_S05, 0, DEEP),

	/* GPP_S06 - GPIO */
	/* DW0: 0x44000200, DW1: 0x01800000 */
	PAD_CFG_GPO(GPP_S06, 0, DEEP),

	/* GPP_S07 - GPIO */
	/* DW0: 0x44000200, DW1: 0x01800000 */
	PAD_CFG_GPO(GPP_S07, 0, DEEP),

	/* ------- GPIO Group JTAG ------- */

	/* ------- GPIO Community 5 ------- */

	/* ------- GPIO Group GPP_B ------- */

	/* GPP_B00 - GPIO */
	/* DW0: 0x80800102, DW1: 0x00000000 */
	/* DW0: PAD_RX_POL(INVERT) | (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B00, NONE, PLTRST, LEVEL, ACPI), */
	_PAD_CFG_STRUCT(GPP_B00, PAD_RESET(PLTRST) | PAD_RX_POL(INVERT) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B01 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B01, 0, DEEP),

	/* GPP_B02 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B02, 0, DEEP),

	/* GPP_B03 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B03, 0, DEEP),

	/* GPP_B04 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B04, 0, DEEP),

	/* GPP_B05 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B05, 0, DEEP),

	/* GPP_B06 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B06, 0, DEEP),

	/* GPP_B07 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B07, 0, DEEP),

	/* GPP_B08 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B08, 0, DEEP),

	/* GPP_B09 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B09, 0, DEEP),

	/* GPP_B10 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B10, 0, DEEP),

	/* GPP_B11 - DDSP_HPD2 */
	/* DW0: 0x44000b02, DW1: 0x00024000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_B11, NONE, DEEP, NF2), */
	_PAD_CFG_STRUCT(GPP_B11, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_IOSSTATE(TxDRxE)),

	/* GPP_B12 - SLP_S0# */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_B12, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_B13 - PLTRST# */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_B13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_B14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B14, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B14, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B15 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B15, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B15, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B16 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B16, 0, DEEP),

	/* GPP_B17 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B17, 0, DEEP),

	/* GPP_B18 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B18, 1, DEEP),

	/* GPP_B19 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B19, 1, DEEP),

	/* GPP_B20 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B20, 0, DEEP),

	/* GPP_B21 - GPIO */
	/* DW0: 0x84000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B21, 0, PLTRST),

	/* GPP_B22 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B22, 0, DEEP),

	/* GPP_B23 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B23, 0, DEEP),

	/* GPP_ACI3C0_CLK_LPBK - n/a */
	/* DW0: 0x40001302, DW1: 0x00003c00 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_ACI3C0_CLK_LPBK, NATIVE, DEEP, NF4), */
	_PAD_CFG_STRUCT(GPP_ACI3C0_CLK_LPBK, PAD_FUNC(NF4) | PAD_RESET(DEEP) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(NATIVE)),

	/* ------- GPIO Group GPP_D ------- */

	/* GPP_D00 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D00, 1, DEEP),

	/* GPP_D01 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D01, 1, DEEP),

	/* GPP_D02 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D02, 1, DEEP),

	/* GPP_D03 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D03, 0, DEEP),

	/* GPP_D04 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D04, 0, DEEP),

	/* GPP_D05 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D05, 1, DEEP),

	/* GPP_D06 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D06, 0, DEEP),

	/* GPP_D07 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D07, 0, DEEP),

	/* GPP_D08 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D08, 0, DEEP),

	/* GPP_D09 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D09, 0, DEEP),

	/* GPP_D10 - HDA_BCLK */
	/* DW0: 0x44000600, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D10, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_D10, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_D11 - HDA_SYNC */
	/* DW0: 0x44000700, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D11, NATIVE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_D11, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(NATIVE) | PAD_IOSSTATE(IGNORE)),

	/* GPP_D12 - HDA_SDO */
	/* DW0: 0x44000600, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D12, NATIVE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_D12, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_PULL(NATIVE) | PAD_IOSSTATE(IGNORE)),

	/* GPP_D13 - HDA_SDI0 */
	/* DW0: 0x44000700, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D13, NATIVE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_D13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(NATIVE) | PAD_IOSSTATE(IGNORE)),

	/* GPP_D14 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D14, 0, DEEP),

	/* GPP_D15 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D15, 0, DEEP),

	/* GPP_D16 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D16, 0, DEEP),

	/* GPP_D17 - HDA_RST# */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D17, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_D17, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_IOSSTATE(IGNORE)),

	/* GPP_D18 - SRCCLKREQ6# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D18, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_D18, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* GPP_D19 - SRCCLKREQ7# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D19, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_D19, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* GPP_D20 - SRCCLKREQ8# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_D20, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_D20, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),

	/* GPP_D21 - SRCCLKREQ5# */
	/* DW0: 0x44000b02, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_D21, NONE, DEEP, NF2), */
	_PAD_CFG_STRUCT(GPP_D21, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),

	/* GPP_D22 - n/a */
	/* DW0: 0x44000700, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D22, NATIVE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_D22, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(NATIVE) | PAD_IOSSTATE(IGNORE)),

	/* GPP_D23 - n/a */
	/* DW0: 0x44000702, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_D23, NATIVE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_D23, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(NATIVE) | PAD_IOSSTATE(IGNORE)),

	/* GPP_BOOTHALT_B - n/a */
	/* DW0: 0x40000702, DW1: 0x0003f000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_BOOTHALT_B, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_BOOTHALT_B, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K) | PAD_IOSSTATE(IGNORE)),

	/* ------- GPIO Group VGPIO ------- */

	/* VGPIO00 - GPIO */
	/* DW0: 0x40000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_VGPIO00, 1, DEEP),

	/* VGPIO04 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_VGPIO04, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_VGPIO04, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* VGPIO05 - GPIO */
	/* DW0: 0x40000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_VGPIO05, 1, DEEP),

	/* VGPIO06 - GPIO */
	/* DW0: 0x40000000, DW1: 0x00000000 */
	PAD_CFG_GPIO_BIDIRECT(GPP_VGPIO06, 0, NONE, DEEP, LEVEL, ACPI),

	/* VGPIO07 - GPIO */
	/* DW0: 0x40000000, DW1: 0x00000000 */
	PAD_CFG_GPIO_BIDIRECT(GPP_VGPIO07, 0, NONE, DEEP, LEVEL, ACPI),

	/* VGPIO08 - GPIO */
	/* DW0: 0x40000000, DW1: 0x00000000 */
	PAD_CFG_GPIO_BIDIRECT(GPP_VGPIO08, 0, NONE, DEEP, LEVEL, ACPI),

	/* VGPIO09 - GPIO */
	/* DW0: 0x40000000, DW1: 0x00000000 */
	PAD_CFG_GPIO_BIDIRECT(GPP_VGPIO09, 0, NONE, DEEP, LEVEL, ACPI),

	/* VGPIO10 - VGPIO10 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_VGPIO10, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_VGPIO10, PAD_FUNC(NF1) | PAD_RESET(DEEP) | (1 << 1), 0),

	/* VGPIO11 - VGPIO11 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO11, NONE, DEEP, NF1),

	/* VGPIO12 - VGPIO12 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO12, NONE, DEEP, NF1),

	/* VGPIO13 - VGPIO13 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_VGPIO13, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_VGPIO13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | (1 << 1), 0),

	/* VGPIO18 - GPIO */
	/* DW0: 0x40000000, DW1: 0x00000000 */
	PAD_CFG_GPIO_BIDIRECT(GPP_VGPIO18, 0, NONE, DEEP, LEVEL, ACPI),

	/* VGPIO19 - GPIO */
	/* DW0: 0x40000000, DW1: 0x00000000 */
	PAD_CFG_GPIO_BIDIRECT(GPP_VGPIO19, 0, NONE, DEEP, LEVEL, ACPI),

	/* VGPIO20 - GPIO */
	/* DW0: 0x40000000, DW1: 0x00000000 */
	PAD_CFG_GPIO_BIDIRECT(GPP_VGPIO20, 0, NONE, DEEP, LEVEL, ACPI),

	/* VGPIO21 - GPIO */
	/* DW0: 0x40000000, DW1: 0x00000000 */
	PAD_CFG_GPIO_BIDIRECT(GPP_VGPIO21, 0, NONE, DEEP, LEVEL, ACPI),

	/* VGPIO22 - VGPIO22 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_VGPIO22, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_VGPIO22, PAD_FUNC(NF1) | PAD_RESET(DEEP) | (1 << 1), 0),

	/* VGPIO23 - VGPIO23 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO23, NONE, DEEP, NF1),

	/* VGPIO24 - VGPIO24 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO24, NONE, DEEP, NF1),

	/* VGPIO25 - VGPIO25 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_VGPIO25, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_VGPIO25, PAD_FUNC(NF1) | PAD_RESET(DEEP) | (1 << 1), 0),

	/* VGPIO30 - RESERVED */
	/* DW0: 0x40000c00, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO30, NONE, DEEP, NF3),

	/* VGPIO31 - RESERVED */
	/* DW0: 0x40000c00, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO31, NONE, DEEP, NF3),

	/* VGPIO32 - RESERVED */
	/* DW0: 0x40000c00, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO32, NONE, DEEP, NF3),

	/* VGPIO33 - RESERVED */
	/* DW0: 0x40000c00, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO33, NONE, DEEP, NF3),

	/* VGPIO34 - VGPIO34 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO34, NONE, DEEP, NF1),

	/* VGPIO35 - VGPIO35 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO35, NONE, DEEP, NF1),

	/* VGPIO36 - VGPIO36 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO36, NONE, DEEP, NF1),

	/* VGPIO37 - VGPIO37 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO37, NONE, DEEP, NF1),

	/* VGPIO40 - RESERVED */
	/* DW0: 0x40000800, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO40, NONE, DEEP, NF2),

	/* VGPIO41 - RESERVED */
	/* DW0: 0x40000800, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO41, NONE, DEEP, NF2),

	/* VGPIO42 - RESERVED */
	/* DW0: 0x40000800, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO42, NONE, DEEP, NF2),

	/* VGPIO43 - RESERVED */
	/* DW0: 0x40000800, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO43, NONE, DEEP, NF2),

	/* VGPIO44 - VGPIO44 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO44, NONE, DEEP, NF1),

	/* VGPIO45 - VGPIO45 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO45, NONE, DEEP, NF1),

	/* VGPIO46 - VGPIO46 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO46, NONE, DEEP, NF1),

	/* VGPIO47 - VGPIO47 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO47, NONE, DEEP, NF1),
};

void mainboard_configure_gpios(void)
{
	gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
}
