# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.3 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 199 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  11:59 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# VSIM: 40 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 199 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  11:59 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: 15 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: 35 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 45 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000000011000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 55 ==> AluResult=0000000000000010 , data_in= 00000000xxxxxxx1   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=0000000011111111 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000000000010 , imm= 0000000000000001
# KERNEL: 75 ==> AluResult=0000000000000000 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: 85  ==> R3 = 0000000000000010 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000000111
# KERNEL: 85 ==> PC=     7
# KERNEL: 95 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000000000x0x   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001000
# KERNEL: 95 ==> PC=     8
# KERNEL: 105 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001001
# KERNEL: 105 ==> PC=     9
# KERNEL: 115  ==> R3 = xxxxxxxxxxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001010
# KERNEL: 115 ==> PC=    10
# KERNEL: 115  ==> memory[1]=xxxxxxxx , memory[2]=xxxxxxxx
# KERNEL: 115 ==> AluResult=0000000000000100 , data_in= 0000000000000000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001011
# KERNEL: 125 ==> PC=    11
# KERNEL: 125  ==> memory[3]=00000011 , memory[4]=00000000
# KERNEL: 125 ==> AluResult=0000000000000011 , data_in= 0000000000000000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001100
# KERNEL: 135 ==> PC=    12
# KERNEL: 135  ==> memory[3]=00000000 , memory[4]=00000000
# KERNEL: 135 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000001101
# KERNEL: 145 ==> PC=    13
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 199 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  12:03 PM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: 15 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 45 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000000011000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 55 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 00000000xxxxxx1x   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000000000001   , data_out = 00000000xxxxxxxx , imm= 0000000000000001
# KERNEL: 75 ==> AluResult=0000000011111111 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: 85  ==> R3 = xxxxxxxxxxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000000111
# KERNEL: 85 ==> PC=     7
# KERNEL: 85 ==> AluResult=0000000000000000 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001000
# KERNEL: 95 ==> PC=     8
# KERNEL: 95 ==> AluResult=0000000000000000 , data_in= 00000000xxxxxxx1   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: 105 ==> AluResult=0000000000000001 , data_in= 00000000xxxxxxxx   , data_out = 00000001xxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001001
# KERNEL: 105 ==> PC=     9
# KERNEL: 115  ==> R3 = 0000000000000100 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001010
# KERNEL: 115 ==> PC=    10
# KERNEL: 115  ==> memory[1]=xxxxxxxx , memory[2]=00000000
# KERNEL: 115 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001011
# KERNEL: 125 ==> PC=    11
# KERNEL: 125  ==> memory[1]=xxxxxxxx , memory[2]=xxxxxxxx
# KERNEL: 125 ==> AluResult=0000000000000001 , data_in= 0000000000000000   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001100
# KERNEL: 135 ==> PC=    12
# KERNEL: 135  ==> memory[1]=00000000 , memory[2]=00000000
# KERNEL: 135 ==> AluResult=0000000000000011 , data_in= 0000000000000000   , data_out = 00000001xxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000001101
# KERNEL: 145 ==> PC=    13
# KERNEL: 145  ==> memory[3]=00000000 , memory[4]=00000000
# KERNEL: 145 ==> AluResult=0000000000000011 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= xxxxxxxxxxxxxxxx
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 199 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  12:06 PM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: 15 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 45 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000000011000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 55 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 00000000xxxxxx1x   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=0000000000011111 , data_in= 0000000000000001   , data_out = 00000000xxxxxxxx , imm= 0000000000000001
# KERNEL: 75 ==> AluResult=0000000011111111 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: 85  ==> R3 = xxxxxxxxxxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000000111
# KERNEL: 85 ==> PC=     7
# KERNEL: 85 ==> AluResult=0000000000000000 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001000
# KERNEL: 95 ==> PC=     8
# KERNEL: 95 ==> AluResult=0000000000000000 , data_in= 00000000xxxxxxx1   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: 105 ==> AluResult=0000000000000001 , data_in= 00000000xxxxxxxx   , data_out = 00000001xxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001001
# KERNEL: 105 ==> PC=     9
# KERNEL: 115  ==> R3 = 0000000000000100 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001010
# KERNEL: 115 ==> PC=    10
# KERNEL: 115  ==> memory[1]=xxxxxxxx , memory[2]=00000000
# KERNEL: 115 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001011
# KERNEL: 125 ==> PC=    11
# KERNEL: 125  ==> memory[1]=xxxxxxxx , memory[2]=xxxxxxxx
# KERNEL: 125 ==> AluResult=0000000000000001 , data_in= 0000000000000000   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001100
# KERNEL: 135 ==> PC=    12
# KERNEL: 135  ==> memory[1]=00000000 , memory[2]=00000000
# KERNEL: 135 ==> AluResult=0000000000000011 , data_in= 0000000000000000   , data_out = 00000001xxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000001101
# KERNEL: 145 ==> PC=    13
# KERNEL: 145  ==> memory[3]=00000000 , memory[4]=00000000
# KERNEL: 145 ==> AluResult=0000000000000011 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= xxxxxxxxxxxxxxxx
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 199 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  12:07 PM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: 15 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 45 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000000011000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 55 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 00000000xxxxxx1x   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=0000000100000110 , data_in= 0000000000000001   , data_out = 00000000xxxxxxxx , imm= 0000000000000001
# KERNEL: 75 ==> AluResult=0000000000000001 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: 85  ==> R3 = xxxxxxxxxxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000000111
# KERNEL: 85 ==> PC=     7
# KERNEL: 85 ==> AluResult=0000000000000000 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001000
# KERNEL: 95 ==> PC=     8
# KERNEL: 105 ==> AluResult=0000000000000001 , data_in= 00000000xxxxxxxx   , data_out = 00000001xxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001001
# KERNEL: 105 ==> PC=     9
# KERNEL: 115  ==> R3 = 0000000000000100 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001010
# KERNEL: 115 ==> PC=    10
# KERNEL: 115  ==> memory[1]=xxxxxxxx , memory[2]=00000000
# KERNEL: 115 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001011
# KERNEL: 125 ==> PC=    11
# KERNEL: 125  ==> memory[1]=xxxxxxxx , memory[2]=xxxxxxxx
# KERNEL: 125 ==> AluResult=0000000000000000 , data_in= 0000000000000000   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001100
# KERNEL: 135 ==> PC=    12
# KERNEL: 135  ==> memory[1]=00000000 , memory[2]=xxxxxxxx
# KERNEL: 135 ==> AluResult=0000000000000011 , data_in= 0000000000000000   , data_out = 00000001xxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000001101
# KERNEL: 145 ==> PC=    13
# KERNEL: 145  ==> memory[3]=00000000 , memory[4]=00000000
# KERNEL: 145 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= xxxxxxxxxxxxxxxx
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 35 (100.00%) other processes in SLP
# SLP: 199 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  12:13 PM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: 15 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: 35 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 45 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000011111111   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 55  ==> R3 = 0000000000000000 , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 55 ==> AluResult=0000000000001001 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000000xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000000111
# KERNEL: 65 ==> PC=     7
# KERNEL: 75  ==> R3 = xxxxxxxxxxxxxxxx , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 75 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000000000001 , imm= 0000000000000001
# KERNEL: PC = 0000000000001000
# KERNEL: 75 ==> PC=     8
# KERNEL: 85 ==> AluResult=0000000000000010 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001001
# KERNEL: 85 ==> PC=     9
# KERNEL: 95  ==> R3 = 00000000xxxxxxxx , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 95 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000001100000010 , imm= 0000000000000000
# KERNEL: 105  ==> R3 = 00000000xxxxxxxx , R4 = 0000000000000001 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 105 ==> AluResult=0000000000000001 , data_in= 0000000000000000   , data_out = 0000001100000010 , imm= 0000000000000000
# KERNEL: PC = 0000000000001010
# KERNEL: 105 ==> PC=    10
# KERNEL: 105  ==> memory[1]=xxxxxxxx , memory[2]=00000010
# KERNEL: PC = 0000000000001011
# KERNEL: 115 ==> PC=    11
# KERNEL: 115 ==> AluResult=000000000000000x , data_in= 00000000000xxxxx   , data_out = 0000001100000010 , imm= 00000000000xxxxx
# KERNEL: PC = 0000000000001100
# KERNEL: 125 ==> PC=    12
# KERNEL: 125 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 00000000000xxxxx   , data_out = 0000001100000010 , imm= 00000000000xxxxx
# KERNEL: PC = 0000000000001101
# KERNEL: 135 ==> PC=    13
# KERNEL: PC = 0000000000001110
# KERNEL: 145 ==> PC=    14
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB mux_4 Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Error: VCP2592 stages/IDStage.v : (77, 1): Multiple connections to the same port: in3.
# Error: VCP2592 stages/IDStage.v : (87, 1): Multiple connections to the same port: in3.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 39 (100.00%) other processes in SLP
# SLP: 211 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4767 kB (elbread=427 elab2=4203 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  12:21 PM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: 15 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: 35 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 45 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000011111111   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 55  ==> R3 = 0000000000000000 , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 55 ==> AluResult=0000000000001001 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000000xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000000111
# KERNEL: 65 ==> PC=     7
# KERNEL: 75  ==> R3 = xxxxxxxxxxxxxxxx , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 75 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000000000001 , imm= 0000000000000001
# KERNEL: PC = 0000000000001000
# KERNEL: 75 ==> PC=     8
# KERNEL: 85 ==> AluResult=0000000000000010 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001001
# KERNEL: 85 ==> PC=     9
# KERNEL: 95  ==> R3 = 00000000xxxxxxxx , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 95 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000001100000010 , imm= 0000000000000000
# KERNEL: 105  ==> R3 = 00000000xxxxxxxx , R4 = 0000000000000001 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 105 ==> AluResult=0000000000000001 , data_in= 0000000000000000   , data_out = 0000001100000010 , imm= 0000000000000000
# KERNEL: PC = 0000000000001010
# KERNEL: 105 ==> PC=    10
# KERNEL: 105  ==> memory[1]=xxxxxxxx , memory[2]=00000010
# KERNEL: PC = 0000000000001011
# KERNEL: 115 ==> PC=    11
# KERNEL: 115 ==> AluResult=000000000000000x , data_in= 00000000000xxxxx   , data_out = 0000001100000010 , imm= 00000000000xxxxx
# KERNEL: PC = 0000000000001100
# KERNEL: 125 ==> PC=    12
# KERNEL: 125 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 00000000000xxxxx   , data_out = 0000001100000010 , imm= 00000000000xxxxx
# KERNEL: PC = 0000000000001101
# KERNEL: 135 ==> PC=    13
# KERNEL: PC = 0000000000001110
# KERNEL: 145 ==> PC=    14
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 39 (100.00%) other processes in SLP
# SLP: 211 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4767 kB (elbread=427 elab2=4203 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  12:23 PM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: 15 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: 35 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 45 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000011111111   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 55  ==> R3 = 0000000000000000 , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 55 ==> AluResult=0000000000001001 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000000xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000000111
# KERNEL: 65 ==> PC=     7
# KERNEL: 75  ==> R3 = xxxxxxxxxxxxxxxx , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 75 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000000000001 , imm= 0000000000000001
# KERNEL: PC = 0000000000001000
# KERNEL: 75 ==> PC=     8
# KERNEL: 85 ==> AluResult=0000000000000010 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001001
# KERNEL: 85 ==> PC=     9
# KERNEL: 95  ==> R3 = 00000000xxxxxxxx , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 95 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000001100000010 , imm= 0000000000000000
# KERNEL: 105  ==> R3 = 00000000xxxxxxxx , R4 = 0000000000000001 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 105 ==> AluResult=0000000000000001 , data_in= 0000000000000000   , data_out = 0000001100000010 , imm= 0000000000000000
# KERNEL: PC = 0000000000001010
# KERNEL: 105 ==> PC=    10
# KERNEL: 105  ==> memory[1]=xxxxxxxx , memory[2]=00000010
# KERNEL: PC = 0000000000001011
# KERNEL: 115 ==> PC=    11
# KERNEL: 115 ==> AluResult=000000000000000x , data_in= 00000000000xxxxx   , data_out = 0000001100000010 , imm= 00000000000xxxxx
# KERNEL: PC = 0000000000001100
# KERNEL: 125 ==> PC=    12
# KERNEL: 125 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 00000000000xxxxx   , data_out = 0000001100000010 , imm= 00000000000xxxxx
# KERNEL: PC = 0000000000001101
# KERNEL: 135 ==> PC=    13
# KERNEL: PC = 0000000000001110
# KERNEL: 145 ==> PC=    14
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 42 (100.00%) other processes in SLP
# SLP: 211 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4767 kB (elbread=427 elab2=4204 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  12:26 PM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: 15 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: 35 ==> AluResult=0000000000000000 , data_in= 00000000000xx0x0   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 45 ==> AluResult=0000000000000010 , data_in= 0000000011111111   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 50  ==> R3 = 0000000000000000 , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 55 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 55  ==> memory[1]=00000001 , memory[2]=11111111
# KERNEL: 65 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000000000001 , imm= 0000000000000000
# KERNEL: PC = 0000000000000111
# KERNEL: 65 ==> PC=     7
# KERNEL: 70  ==> R3 = xxxxxxxxxxxxxxxx , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001000
# KERNEL: 75 ==> PC=     8
# KERNEL: 75 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000000000001 , imm= 0000000000000001
# KERNEL: 85 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 1111111100000001 , imm= 0000000000000000
# KERNEL: PC = 0000000000001001
# KERNEL: 85 ==> PC=     9
# KERNEL: 90  ==> R3 = 0000000000000001 , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 100  ==> R3 = 0000000000000001 , R4 = 0000000000000001 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 105 ==> AluResult=0000000000000011 , data_in= 0000000000000000   , data_out = 1111111100000001 , imm= 0000000000000000
# KERNEL: PC = 0000000000001010
# KERNEL: 105 ==> PC=    10
# KERNEL: 105  ==> memory[1]=xxxxxxxx , memory[2]=xxxxxxxx
# KERNEL: PC = 0000000000001011
# KERNEL: 115 ==> PC=    11
# KERNEL: 115 ==> AluResult=00000000000000xx , data_in= 00000000000xxxxx   , data_out = 1111111100000001 , imm= 00000000000xxxxx
# KERNEL: PC = 0000000000001100
# KERNEL: 125 ==> PC=    12
# KERNEL: 125 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 00000000000xxxxx   , data_out = 1111111100000001 , imm= 00000000000xxxxx
# KERNEL: PC = 0000000000001101
# KERNEL: 135 ==> PC=    13
# KERNEL: PC = 0000000000001110
# KERNEL: 145 ==> PC=    14
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 42 (100.00%) other processes in SLP
# SLP: 210 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4767 kB (elbread=427 elab2=4204 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  12:28 PM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: 35 ==> AluResult=0000000000000010 , data_in= 00000000000xx0x0   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 45 ==> AluResult=0000000000000001 , data_in= 0000000011111111   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 50  ==> R3 = 0000000000000000 , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 55 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 55  ==> memory[1]=11111111 , memory[2]=00000010
# KERNEL: 65 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000011111111 , imm= 0000000000000000
# KERNEL: PC = 0000000000000111
# KERNEL: 65 ==> PC=     7
# KERNEL: 70  ==> R3 = xxxxxxxxxxxxxxxx , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 75 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 1111111111111111 , imm= 0000000000000001
# KERNEL: PC = 0000000000001000
# KERNEL: 75 ==> PC=     8
# KERNEL: 85 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000001011111111 , imm= 0000000000000000
# KERNEL: PC = 0000000000001001
# KERNEL: 85 ==> PC=     9
# KERNEL: 90  ==> R3 = 0000000011111111 , R4 = xxxxxxxxxxxxxxxx , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 95 ==> AluResult=0000000000000011 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000001011111111 , imm= 0000000000000000
# KERNEL: 100  ==> R3 = 0000000011111111 , R4 = 1111111111111111 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 105 ==> AluResult=00000000000000xx ,