### Simulation Circuit – OR gate from NAND

![ Simulation Circuit – OR gate from NAND ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp2_a.png)

### Simulation Circuit – AND gate from NAND

![ Simulation Circuit – AND gate from NAND ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp2_b.png)

### Simulation Circuit – EX-NOR gate from NAND

![ Simulation Circuit – EX-NOR gate from NAND ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp2_c.png)

### Simulation Circuit – EX-OR gate from NAND

![ Simulation Circuit – EX-OR gate from NAND ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp2_d.png)

### Simulation Circuit – OR gate from NOR

![ Simulation Circuit – OR gate from NOR ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp2_e.png)

### Simulation Circuit – AND gate from NOR

![ Simulation Circuit – AND gate from NOR ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp2_f.png)

### Simulation Circuit – EX-OR gate from NOR

![ Simulation Circuit – EX-OR gate from NOR ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp2_g.png)

