/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [28:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [30:0] celloutsig_1_5z;
  wire [29:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_5z[28] | celloutsig_1_2z[3]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[5] | celloutsig_0_1z[0]) & (in_data[9] | celloutsig_0_1z[3]));
  assign celloutsig_1_8z = celloutsig_1_6z[26] | in_data[163];
  assign celloutsig_0_1z = celloutsig_0_0z[6:1] / { 1'h1, in_data[79:75] };
  assign celloutsig_0_18z = { in_data[61:53], celloutsig_0_15z } / { 1'h1, celloutsig_0_12z[7:0], in_data[0] };
  assign celloutsig_0_20z = { celloutsig_0_18z[4:3], celloutsig_0_1z } / { 1'h1, celloutsig_0_19z[7:1] };
  assign celloutsig_1_0z = in_data[190:188] / { 1'h1, in_data[114:113] };
  assign celloutsig_1_18z = { celloutsig_1_11z[5:3], celloutsig_1_14z } === celloutsig_1_5z[13:10];
  assign celloutsig_1_11z = { in_data[167:155], celloutsig_1_0z } % { 1'h1, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_3z[1:0], celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_12z } % { 1'h1, celloutsig_1_2z[8:0], celloutsig_1_18z };
  assign celloutsig_0_26z = celloutsig_0_1z[4:0] % { 1'h1, in_data[82:79] };
  assign celloutsig_1_5z = - { in_data[148:124], celloutsig_1_1z };
  assign celloutsig_0_12z = - { in_data[5:2], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_4z = celloutsig_1_3z[6:3] | celloutsig_1_3z[3:0];
  assign celloutsig_0_5z = | { celloutsig_0_1z, celloutsig_0_0z[3:0] };
  assign celloutsig_0_15z = | celloutsig_0_7z;
  assign celloutsig_1_14z = ~^ celloutsig_1_5z[22:6];
  assign celloutsig_0_3z = celloutsig_0_0z[8:5] <<< in_data[59:56];
  assign celloutsig_1_16z = { celloutsig_1_4z[1], celloutsig_1_8z, celloutsig_1_8z } ~^ in_data[118:116];
  assign celloutsig_0_14z = { celloutsig_0_11z[3:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z } ~^ { celloutsig_0_9z[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_14z[27:15] ~^ { celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_6z = celloutsig_0_0z[8:6] ^ celloutsig_0_1z[4:2];
  assign celloutsig_0_7z = celloutsig_0_0z[2:0] ^ celloutsig_0_1z[3:1];
  assign celloutsig_0_9z = { celloutsig_0_3z[2:1], celloutsig_0_6z } ^ in_data[42:38];
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_6z } ^ { celloutsig_0_0z[6:1], celloutsig_0_5z };
  assign celloutsig_0_27z = celloutsig_0_20z[3:1] ^ { celloutsig_0_26z[3:2], celloutsig_0_15z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z } ^ in_data[112:107];
  assign celloutsig_1_2z = { celloutsig_1_1z[4:0], celloutsig_1_0z, celloutsig_1_0z } ^ { in_data[122:118], celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_2z[7:0] ^ celloutsig_1_2z[9:2];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[76:68];
  assign { celloutsig_1_6z[27], celloutsig_1_6z[29], celloutsig_1_6z[26], celloutsig_1_6z[28], celloutsig_1_6z[25:14] } = { celloutsig_1_3z[7:6], celloutsig_1_3z[6:5], celloutsig_1_3z[5:0], celloutsig_1_1z } ^ { in_data[175], in_data[177], in_data[174], in_data[176], in_data[173:165], celloutsig_1_0z };
  assign celloutsig_1_6z[13:0] = 14'h0000;
  assign { out_data[128], out_data[106:96], out_data[36:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
