#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[947].in[0] (.names)                                             0.307     5.963
[947].out[0] (.names)                                            0.261     6.224
[1280].in[1] (.names)                                            0.332     6.556
[1280].out[0] (.names)                                           0.261     6.817
n_n3184.in[1] (.names)                                           0.100     6.917
n_n3184.out[0] (.names)                                          0.261     7.178
n_n3766.D[0] (.latch)                                            0.000     7.178
data arrival time                                                          7.178

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.178
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.202


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[947].in[0] (.names)                                             0.307     5.963
[947].out[0] (.names)                                            0.261     6.224
n_n3026.in[1] (.names)                                           0.483     6.707
n_n3026.out[0] (.names)                                          0.261     6.968
n_n4227.D[0] (.latch)                                            0.000     6.968
data arrival time                                                          6.968

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.968
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.992


#Path 3
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[947].in[0] (.names)                                             0.307     5.963
[947].out[0] (.names)                                            0.261     6.224
[1042].in[0] (.names)                                            0.100     6.324
[1042].out[0] (.names)                                           0.261     6.585
n_n3009.in[1] (.names)                                           0.100     6.685
n_n3009.out[0] (.names)                                          0.261     6.946
n_n4275.D[0] (.latch)                                            0.000     6.946
data arrival time                                                          6.946

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.946
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.969


#Path 4
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[982].in[0] (.names)                                             0.307     5.963
[982].out[0] (.names)                                            0.261     6.224
[1538].in[1] (.names)                                            0.100     6.324
[1538].out[0] (.names)                                           0.261     6.585
n_n3466.in[3] (.names)                                           0.100     6.685
n_n3466.out[0] (.names)                                          0.261     6.946
n_n3483.D[0] (.latch)                                            0.000     6.946
data arrival time                                                          6.946

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.946
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.969


#Path 5
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n4116.in[2] (.names)                                           0.477     1.261
n_n4116.out[0] (.names)                                          0.261     1.522
n_n3595.in[1] (.names)                                           0.312     1.834
n_n3595.out[0] (.names)                                          0.261     2.095
n_n4084.in[3] (.names)                                           0.338     2.433
n_n4084.out[0] (.names)                                          0.261     2.694
n_n4082.in[1] (.names)                                           0.311     3.004
n_n4082.out[0] (.names)                                          0.261     3.265
[899].in[3] (.names)                                             0.337     3.602
[899].out[0] (.names)                                            0.261     3.863
n_n3785.in[2] (.names)                                           0.337     4.200
n_n3785.out[0] (.names)                                          0.261     4.461
[1137].in[3] (.names)                                            0.340     4.801
[1137].out[0] (.names)                                           0.261     5.062
n_n135.in[3] (.names)                                            0.337     5.399
n_n135.out[0] (.names)                                           0.261     5.660
[6386].in[2] (.names)                                            0.312     5.972
[6386].out[0] (.names)                                           0.261     6.233
n_n132.in[2] (.names)                                            0.338     6.571
n_n132.out[0] (.names)                                           0.261     6.832
n_n4093.D[0] (.latch)                                            0.000     6.832
data arrival time                                                          6.832

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.832
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.855


#Path 6
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[947].in[0] (.names)                                             0.307     5.963
[947].out[0] (.names)                                            0.261     6.224
n_n3217.in[3] (.names)                                           0.332     6.556
n_n3217.out[0] (.names)                                          0.261     6.817
n_n3724.D[0] (.latch)                                            0.000     6.817
data arrival time                                                          6.817

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.817
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.841


#Path 7
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[946].in[1] (.names)                                             0.307     5.963
[946].out[0] (.names)                                            0.261     6.224
n_n3813.in[2] (.names)                                           0.313     6.536
n_n3813.out[0] (.names)                                          0.261     6.797
n_n3814.D[0] (.latch)                                            0.000     6.797
data arrival time                                                          6.797

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.797
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.821


#Path 8
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[982].in[0] (.names)                                             0.307     5.963
[982].out[0] (.names)                                            0.261     6.224
n_n4011.in[1] (.names)                                           0.289     6.513
n_n4011.out[0] (.names)                                          0.261     6.774
n_n4012.D[0] (.latch)                                            0.000     6.774
data arrival time                                                          6.774

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.774
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.797


#Path 9
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[2240].in[2] (.names)                                            0.477     6.132
[2240].out[0] (.names)                                           0.261     6.393
n_n3725.in[0] (.names)                                           0.100     6.493
n_n3725.out[0] (.names)                                          0.261     6.754
n_n3726.D[0] (.latch)                                            0.000     6.754
data arrival time                                                          6.754

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.754
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.778


#Path 10
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[1069].in[0] (.names)                                            0.476     6.131
[1069].out[0] (.names)                                           0.261     6.392
n_n3592.in[1] (.names)                                           0.100     6.492
n_n3592.out[0] (.names)                                          0.261     6.753
n_n3959.D[0] (.latch)                                            0.000     6.753
data arrival time                                                          6.753

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.753
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.777


#Path 11
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[1391].in[2] (.names)                                            0.476     6.131
[1391].out[0] (.names)                                           0.261     6.392
n_n3817.in[0] (.names)                                           0.100     6.492
n_n3817.out[0] (.names)                                          0.261     6.753
n_n3818.D[0] (.latch)                                            0.000     6.753
data arrival time                                                          6.753

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.753
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.777


#Path 12
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[1771].in[2] (.names)                                            0.476     6.131
[1771].out[0] (.names)                                           0.261     6.392
n_n3235.in[0] (.names)                                           0.100     6.492
n_n3235.out[0] (.names)                                          0.261     6.753
n_n3995.D[0] (.latch)                                            0.000     6.753
data arrival time                                                          6.753

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.753
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.777


#Path 13
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[2261].in[2] (.names)                                            0.476     6.131
[2261].out[0] (.names)                                           0.261     6.392
n_n3444.in[0] (.names)                                           0.100     6.492
n_n3444.out[0] (.names)                                          0.261     6.753
n_n3574.D[0] (.latch)                                            0.000     6.753
data arrival time                                                          6.753

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.753
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.777


#Path 14
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n4116.in[2] (.names)                                           0.477     1.261
n_n4116.out[0] (.names)                                          0.261     1.522
n_n3595.in[1] (.names)                                           0.312     1.834
n_n3595.out[0] (.names)                                          0.261     2.095
n_n4084.in[3] (.names)                                           0.338     2.433
n_n4084.out[0] (.names)                                          0.261     2.694
n_n4082.in[1] (.names)                                           0.311     3.004
n_n4082.out[0] (.names)                                          0.261     3.265
[899].in[3] (.names)                                             0.337     3.602
[899].out[0] (.names)                                            0.261     3.863
n_n3785.in[2] (.names)                                           0.337     4.200
n_n3785.out[0] (.names)                                          0.261     4.461
[2060].in[1] (.names)                                            0.340     4.801
[2060].out[0] (.names)                                           0.261     5.062
[6290].in[1] (.names)                                            0.100     5.162
[6290].out[0] (.names)                                           0.261     5.423
[1063].in[3] (.names)                                            0.331     5.754
[1063].out[0] (.names)                                           0.261     6.015
[6376].in[2] (.names)                                            0.100     6.115
[6376].out[0] (.names)                                           0.261     6.376
n_n128.in[1] (.names)                                            0.100     6.476
n_n128.out[0] (.names)                                           0.261     6.737
n_n3831.D[0] (.latch)                                            0.000     6.737
data arrival time                                                          6.737

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.737
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.761


#Path 15
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n4116.in[2] (.names)                                           0.477     1.261
n_n4116.out[0] (.names)                                          0.261     1.522
n_n3595.in[1] (.names)                                           0.312     1.834
n_n3595.out[0] (.names)                                          0.261     2.095
n_n4084.in[3] (.names)                                           0.338     2.433
n_n4084.out[0] (.names)                                          0.261     2.694
n_n4082.in[1] (.names)                                           0.311     3.004
n_n4082.out[0] (.names)                                          0.261     3.265
[899].in[3] (.names)                                             0.337     3.602
[899].out[0] (.names)                                            0.261     3.863
n_n3785.in[2] (.names)                                           0.337     4.200
n_n3785.out[0] (.names)                                          0.261     4.461
[2060].in[1] (.names)                                            0.340     4.801
[2060].out[0] (.names)                                           0.261     5.062
[6290].in[1] (.names)                                            0.100     5.162
[6290].out[0] (.names)                                           0.261     5.423
[1971].in[3] (.names)                                            0.478     5.901
[1971].out[0] (.names)                                           0.261     6.162
n_n124.in[2] (.names)                                            0.312     6.474
n_n124.out[0] (.names)                                           0.261     6.735
n_n3707.D[0] (.latch)                                            0.000     6.735
data arrival time                                                          6.735

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.735
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.758


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[1752].in[2] (.names)                                            0.336     5.991
[1752].out[0] (.names)                                           0.261     6.252
n_n3987.in[0] (.names)                                           0.100     6.352
n_n3987.out[0] (.names)                                          0.261     6.613
n_n3988.D[0] (.latch)                                            0.000     6.613
data arrival time                                                          6.613

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.613
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.637


#Path 17
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n4116.in[2] (.names)                                           0.477     1.261
n_n4116.out[0] (.names)                                          0.261     1.522
n_n3595.in[1] (.names)                                           0.312     1.834
n_n3595.out[0] (.names)                                          0.261     2.095
n_n4084.in[3] (.names)                                           0.338     2.433
n_n4084.out[0] (.names)                                          0.261     2.694
n_n4082.in[1] (.names)                                           0.311     3.004
n_n4082.out[0] (.names)                                          0.261     3.265
[899].in[3] (.names)                                             0.337     3.602
[899].out[0] (.names)                                            0.261     3.863
n_n3785.in[2] (.names)                                           0.337     4.200
n_n3785.out[0] (.names)                                          0.261     4.461
[2060].in[1] (.names)                                            0.340     4.801
[2060].out[0] (.names)                                           0.261     5.062
[6290].in[1] (.names)                                            0.100     5.162
[6290].out[0] (.names)                                           0.261     5.423
[1492].in[3] (.names)                                            0.331     5.754
[1492].out[0] (.names)                                           0.261     6.015
n_n3199.in[1] (.names)                                           0.336     6.351
n_n3199.out[0] (.names)                                          0.261     6.612
n_n3709.D[0] (.latch)                                            0.000     6.612
data arrival time                                                          6.612

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.636


#Path 18
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[1165].in[2] (.names)                                            0.331     5.987
[1165].out[0] (.names)                                           0.261     6.248
n_n3292.in[0] (.names)                                           0.100     6.348
n_n3292.out[0] (.names)                                          0.261     6.609
n_n4080.D[0] (.latch)                                            0.000     6.609
data arrival time                                                          6.609

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.632


#Path 19
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[1925].in[2] (.names)                                            0.331     5.987
[1925].out[0] (.names)                                           0.261     6.248
n_n3913.in[0] (.names)                                           0.100     6.348
n_n3913.out[0] (.names)                                          0.261     6.609
n_n4040.D[0] (.latch)                                            0.000     6.609
data arrival time                                                          6.609

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.632


#Path 20
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
n_n3832.in[1] (.names)                                           0.307     5.394
n_n3832.out[0] (.names)                                          0.261     5.655
[982].in[0] (.names)                                             0.307     5.963
[982].out[0] (.names)                                            0.261     6.224
n_n3907.in[2] (.names)                                           0.100     6.324
n_n3907.out[0] (.names)                                          0.261     6.585
n_n4334.D[0] (.latch)                                            0.000     6.585
data arrival time                                                          6.585

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.585
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.608


#Path 21
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
[1208].in[2] (.names)                                            0.307     5.394
[1208].out[0] (.names)                                           0.261     5.655
n_n3140.in[3] (.names)                                           0.465     6.120
n_n3140.out[0] (.names)                                          0.261     6.381
n_n4026.D[0] (.latch)                                            0.000     6.381
data arrival time                                                          6.381

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 22
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
n_n3830.in[2] (.names)                                           0.336     4.826
n_n3830.out[0] (.names)                                          0.261     5.087
[1022].in[2] (.names)                                            0.337     5.424
[1022].out[0] (.names)                                           0.261     5.685
n_n129.in[3] (.names)                                            0.337     6.021
n_n129.out[0] (.names)                                           0.261     6.282
n_n3833.D[0] (.latch)                                            0.000     6.282
data arrival time                                                          6.282

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.282
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.306


#Path 23
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
nak3_17.in[3] (.names)                                           0.100     5.187
nak3_17.out[0] (.names)                                          0.261     5.448
n_n127.in[2] (.names)                                            0.481     5.929
n_n127.out[0] (.names)                                           0.261     6.190
nsr3_17.D[0] (.latch)                                            0.000     6.190
data arrival time                                                          6.190

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.190
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.214


#Path 24
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
[936].in[1] (.names)                                             0.338     5.425
[936].out[0] (.names)                                            0.261     5.686
n_n3070.in[3] (.names)                                           0.100     5.786
n_n3070.out[0] (.names)                                          0.261     6.047
n_n3851.D[0] (.latch)                                            0.000     6.047
data arrival time                                                          6.047

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.047
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.070


#Path 25
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
[2264].in[3] (.names)                                            0.336     4.826
[2264].out[0] (.names)                                           0.261     5.087
nak3_17.in[3] (.names)                                           0.100     5.187
nak3_17.out[0] (.names)                                          0.261     5.448
n_n3866.in[1] (.names)                                           0.100     5.548
n_n3866.out[0] (.names)                                          0.261     5.809
n_n4067.D[0] (.latch)                                            0.000     5.809
data arrival time                                                          5.809

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.809
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.832


#Path 26
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n4116.in[2] (.names)                                           0.477     1.261
n_n4116.out[0] (.names)                                          0.261     1.522
n_n3595.in[1] (.names)                                           0.312     1.834
n_n3595.out[0] (.names)                                          0.261     2.095
n_n4084.in[3] (.names)                                           0.338     2.433
n_n4084.out[0] (.names)                                          0.261     2.694
n_n4082.in[1] (.names)                                           0.311     3.004
n_n4082.out[0] (.names)                                          0.261     3.265
[899].in[3] (.names)                                             0.337     3.602
[899].out[0] (.names)                                            0.261     3.863
n_n3785.in[2] (.names)                                           0.337     4.200
n_n3785.out[0] (.names)                                          0.261     4.461
[1137].in[3] (.names)                                            0.340     4.801
[1137].out[0] (.names)                                           0.261     5.062
n_n3377.in[1] (.names)                                           0.472     5.535
n_n3377.out[0] (.names)                                          0.261     5.796
n_n3198.D[0] (.latch)                                            0.000     5.796
data arrival time                                                          5.796

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.796
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.819


#Path 27
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3563.in[2] (.names)                                           0.100     4.229
n_n3563.out[0] (.names)                                          0.261     4.490
[6252].in[3] (.names)                                            0.338     4.828
[6252].out[0] (.names)                                           0.261     5.089
n_n4140.in[3] (.names)                                           0.337     5.426
n_n4140.out[0] (.names)                                          0.261     5.687
n_n4142.D[0] (.latch)                                            0.000     5.687
data arrival time                                                          5.687

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.687
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.710


#Path 28
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
n_n3830.in[2] (.names)                                           0.336     4.826
n_n3830.out[0] (.names)                                          0.261     5.087
n_n3512.in[1] (.names)                                           0.337     5.424
n_n3512.out[0] (.names)                                          0.261     5.685
n_n3514.D[0] (.latch)                                            0.000     5.685
data arrival time                                                          5.685

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.708


#Path 29
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
n_n3830.in[2] (.names)                                           0.336     4.826
n_n3830.out[0] (.names)                                          0.261     5.087
n_n3964.in[1] (.names)                                           0.337     5.424
n_n3964.out[0] (.names)                                          0.261     5.685
n_n3966.D[0] (.latch)                                            0.000     5.685
data arrival time                                                          5.685

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.708


#Path 30
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
n_n3830.in[2] (.names)                                           0.336     4.826
n_n3830.out[0] (.names)                                          0.261     5.087
n_n3821.in[1] (.names)                                           0.337     5.424
n_n3821.out[0] (.names)                                          0.261     5.685
n_n3823.D[0] (.latch)                                            0.000     5.685
data arrival time                                                          5.685

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.708


#Path 31
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
n_n3830.in[2] (.names)                                           0.336     4.826
n_n3830.out[0] (.names)                                          0.261     5.087
n_n4276.in[1] (.names)                                           0.337     5.424
n_n4276.out[0] (.names)                                          0.261     5.685
n_n4279.D[0] (.latch)                                            0.000     5.685
data arrival time                                                          5.685

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.708


#Path 32
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
n_n3830.in[2] (.names)                                           0.336     4.826
n_n3830.out[0] (.names)                                          0.261     5.087
n_n3582.in[1] (.names)                                           0.337     5.424
n_n3582.out[0] (.names)                                          0.261     5.685
n_n3583.D[0] (.latch)                                            0.000     5.685
data arrival time                                                          5.685

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.708


#Path 33
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
n_n3830.in[2] (.names)                                           0.336     4.826
n_n3830.out[0] (.names)                                          0.261     5.087
n_n3206.in[1] (.names)                                           0.337     5.424
n_n3206.out[0] (.names)                                          0.261     5.685
n_n3207.D[0] (.latch)                                            0.000     5.685
data arrival time                                                          5.685

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.708


#Path 34
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3745.in[1] (.names)                                           0.337     2.909
n_n3745.out[0] (.names)                                          0.261     3.170
n_n3240.in[1] (.names)                                           0.337     3.507
n_n3240.out[0] (.names)                                          0.261     3.768
[905].in[2] (.names)                                             0.100     3.868
[905].out[0] (.names)                                            0.261     4.129
n_n3852.in[2] (.names)                                           0.100     4.229
n_n3852.out[0] (.names)                                          0.261     4.490
n_n3830.in[2] (.names)                                           0.336     4.826
n_n3830.out[0] (.names)                                          0.261     5.087
n_n3375.in[1] (.names)                                           0.337     5.424
n_n3375.out[0] (.names)                                          0.261     5.685
n_n3376.D[0] (.latch)                                            0.000     5.685
data arrival time                                                          5.685

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.708


#Path 35
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3334.in[2] (.names)                                           0.631     3.203
n_n3334.out[0] (.names)                                          0.261     3.464
[1104].in[0] (.names)                                            0.336     3.800
[1104].out[0] (.names)                                           0.261     4.061
[1898].in[3] (.names)                                            0.100     4.161
[1898].out[0] (.names)                                           0.261     4.422
[914].in[2] (.names)                                             0.100     4.522
[914].out[0] (.names)                                            0.261     4.783
[1213].in[3] (.names)                                            0.100     4.883
[1213].out[0] (.names)                                           0.261     5.144
n_n3526.in[1] (.names)                                           0.100     5.244
n_n3526.out[0] (.names)                                          0.261     5.505
n_n3841.D[0] (.latch)                                            0.000     5.505
data arrival time                                                          5.505

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.529


#Path 36
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3334.in[2] (.names)                                           0.631     3.203
n_n3334.out[0] (.names)                                          0.261     3.464
[1104].in[0] (.names)                                            0.336     3.800
[1104].out[0] (.names)                                           0.261     4.061
[1898].in[3] (.names)                                            0.100     4.161
[1898].out[0] (.names)                                           0.261     4.422
[914].in[2] (.names)                                             0.100     4.522
[914].out[0] (.names)                                            0.261     4.783
[1708].in[3] (.names)                                            0.100     4.883
[1708].out[0] (.names)                                           0.261     5.144
n_n3271.in[1] (.names)                                           0.100     5.244
n_n3271.out[0] (.names)                                          0.261     5.505
n_n4233.D[0] (.latch)                                            0.000     5.505
data arrival time                                                          5.505

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.529


#Path 37
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3334.in[2] (.names)                                           0.631     3.203
n_n3334.out[0] (.names)                                          0.261     3.464
[1104].in[0] (.names)                                            0.336     3.800
[1104].out[0] (.names)                                           0.261     4.061
[1898].in[3] (.names)                                            0.100     4.161
[1898].out[0] (.names)                                           0.261     4.422
[914].in[2] (.names)                                             0.100     4.522
[914].out[0] (.names)                                            0.261     4.783
[1885].in[3] (.names)                                            0.100     4.883
[1885].out[0] (.names)                                           0.261     5.144
n_n3241.in[1] (.names)                                           0.100     5.244
n_n3241.out[0] (.names)                                          0.261     5.505
n_n3242.D[0] (.latch)                                            0.000     5.505
data arrival time                                                          5.505

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.529


#Path 38
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3334.in[2] (.names)                                           0.631     3.203
n_n3334.out[0] (.names)                                          0.261     3.464
[1104].in[0] (.names)                                            0.336     3.800
[1104].out[0] (.names)                                           0.261     4.061
[1898].in[3] (.names)                                            0.100     4.161
[1898].out[0] (.names)                                           0.261     4.422
[1648].in[2] (.names)                                            0.338     4.760
[1648].out[0] (.names)                                           0.261     5.021
n_n3972.in[1] (.names)                                           0.100     5.121
n_n3972.out[0] (.names)                                          0.261     5.382
n_n4145.D[0] (.latch)                                            0.000     5.382
data arrival time                                                          5.382

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.406


#Path 39
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3334.in[2] (.names)                                           0.631     3.203
n_n3334.out[0] (.names)                                          0.261     3.464
[1104].in[0] (.names)                                            0.336     3.800
[1104].out[0] (.names)                                           0.261     4.061
[1898].in[3] (.names)                                            0.100     4.161
[1898].out[0] (.names)                                           0.261     4.422
[1613].in[2] (.names)                                            0.338     4.760
[1613].out[0] (.names)                                           0.261     5.021
n_n4121.in[1] (.names)                                           0.100     5.121
n_n4121.out[0] (.names)                                          0.261     5.382
n_n4122.D[0] (.latch)                                            0.000     5.382
data arrival time                                                          5.382

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.406


#Path 40
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3334.in[2] (.names)                                           0.631     3.203
n_n3334.out[0] (.names)                                          0.261     3.464
[1104].in[0] (.names)                                            0.336     3.800
[1104].out[0] (.names)                                           0.261     4.061
[1898].in[3] (.names)                                            0.100     4.161
[1898].out[0] (.names)                                           0.261     4.422
[1260].in[2] (.names)                                            0.338     4.760
[1260].out[0] (.names)                                           0.261     5.021
n_n4094.in[1] (.names)                                           0.100     5.121
n_n4094.out[0] (.names)                                          0.261     5.382
n_n4095.D[0] (.latch)                                            0.000     5.382
data arrival time                                                          5.382

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.406


#Path 41
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[941].in[0] (.names)                                             0.336     2.428
[941].out[0] (.names)                                            0.261     2.689
[2049].in[3] (.names)                                            0.338     3.027
[2049].out[0] (.names)                                           0.261     3.288
n_n4345.in[2] (.names)                                           0.100     3.388
n_n4345.out[0] (.names)                                          0.261     3.649
n_n4158.in[0] (.names)                                           0.483     4.133
n_n4158.out[0] (.names)                                          0.261     4.394
n_n4156.in[1] (.names)                                           0.100     4.494
n_n4156.out[0] (.names)                                          0.261     4.755
n_n4157.D[0] (.latch)                                            0.000     4.755
data arrival time                                                          4.755

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.755
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.778


#Path 42
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[941].in[0] (.names)                                             0.336     2.428
[941].out[0] (.names)                                            0.261     2.689
[2049].in[3] (.names)                                            0.338     3.027
[2049].out[0] (.names)                                           0.261     3.288
n_n4345.in[2] (.names)                                           0.100     3.388
n_n4345.out[0] (.names)                                          0.261     3.649
n_n4158.in[0] (.names)                                           0.483     4.133
n_n4158.out[0] (.names)                                          0.261     4.394
n_n3459.in[1] (.names)                                           0.100     4.494
n_n3459.out[0] (.names)                                          0.261     4.755
n_n3898.D[0] (.latch)                                            0.000     4.755
data arrival time                                                          4.755

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.755
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.778


#Path 43
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[941].in[0] (.names)                                             0.336     2.428
[941].out[0] (.names)                                            0.261     2.689
[2049].in[3] (.names)                                            0.338     3.027
[2049].out[0] (.names)                                           0.261     3.288
n_n4345.in[2] (.names)                                           0.100     3.388
n_n4345.out[0] (.names)                                          0.261     3.649
n_n4158.in[0] (.names)                                           0.483     4.133
n_n4158.out[0] (.names)                                          0.261     4.394
n_n3302.in[1] (.names)                                           0.100     4.494
n_n3302.out[0] (.names)                                          0.261     4.755
n_n4288.D[0] (.latch)                                            0.000     4.755
data arrival time                                                          4.755

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.755
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.778


#Path 44
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[941].in[0] (.names)                                             0.336     2.428
[941].out[0] (.names)                                            0.261     2.689
[2049].in[3] (.names)                                            0.338     3.027
[2049].out[0] (.names)                                           0.261     3.288
[1487].in[2] (.names)                                            0.337     3.625
[1487].out[0] (.names)                                           0.261     3.886
n_n3058.in[1] (.names)                                           0.336     4.222
n_n3058.out[0] (.names)                                          0.261     4.483
n_n3085.D[0] (.latch)                                            0.000     4.483
data arrival time                                                          4.483

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.483
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.506


#Path 45
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[941].in[0] (.names)                                             0.336     2.428
[941].out[0] (.names)                                            0.261     2.689
[2049].in[3] (.names)                                            0.338     3.027
[2049].out[0] (.names)                                           0.261     3.288
[1552].in[2] (.names)                                            0.337     3.625
[1552].out[0] (.names)                                           0.261     3.886
n_n4228.in[1] (.names)                                           0.331     4.217
n_n4228.out[0] (.names)                                          0.261     4.478
n_n4229.D[0] (.latch)                                            0.000     4.478
data arrival time                                                          4.478

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.502


#Path 46
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[941].in[0] (.names)                                             0.336     2.428
[941].out[0] (.names)                                            0.261     2.689
[2049].in[3] (.names)                                            0.338     3.027
[2049].out[0] (.names)                                           0.261     3.288
n_n4345.in[2] (.names)                                           0.100     3.388
n_n4345.out[0] (.names)                                          0.261     3.649
n_n3147.in[1] (.names)                                           0.483     4.133
n_n3147.out[0] (.names)                                          0.261     4.394
n_n3458.D[0] (.latch)                                            0.000     4.394
data arrival time                                                          4.394

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.394
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.417


#Path 47
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[941].in[0] (.names)                                             0.336     2.428
[941].out[0] (.names)                                            0.261     2.689
[2049].in[3] (.names)                                            0.338     3.027
[2049].out[0] (.names)                                           0.261     3.288
n_n4345.in[2] (.names)                                           0.100     3.388
n_n4345.out[0] (.names)                                          0.261     3.649
n_n3226.in[1] (.names)                                           0.337     3.986
n_n3226.out[0] (.names)                                          0.261     4.247
n_n3916.D[0] (.latch)                                            0.000     4.247
data arrival time                                                          4.247

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.271


#Path 48
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[941].in[0] (.names)                                             0.336     2.428
[941].out[0] (.names)                                            0.261     2.689
[2049].in[3] (.names)                                            0.338     3.027
[2049].out[0] (.names)                                           0.261     3.288
[1509].in[2] (.names)                                            0.337     3.625
[1509].out[0] (.names)                                           0.261     3.886
n_n3308.in[1] (.names)                                           0.100     3.986
n_n3308.out[0] (.names)                                          0.261     4.247
n_n4351.D[0] (.latch)                                            0.000     4.247
data arrival time                                                          4.247

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.271


#Path 49
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
[6275].in[1] (.names)                                            0.481     1.916
[6275].out[0] (.names)                                           0.261     2.177
n_n3362.in[3] (.names)                                           0.339     2.516
n_n3362.out[0] (.names)                                          0.261     2.777
n_n4015.in[1] (.names)                                           0.338     3.115
n_n4015.out[0] (.names)                                          0.261     3.376
n_n3518.in[0] (.names)                                           0.482     3.859
n_n3518.out[0] (.names)                                          0.261     4.120
n_n4316.D[0] (.latch)                                            0.000     4.120
data arrival time                                                          4.120

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.143


#Path 50
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[941].in[0] (.names)                                             0.336     2.428
[941].out[0] (.names)                                            0.261     2.689
[2049].in[3] (.names)                                            0.338     3.027
[2049].out[0] (.names)                                           0.261     3.288
n_n4345.in[2] (.names)                                           0.100     3.388
n_n4345.out[0] (.names)                                          0.261     3.649
n_n4073.in[1] (.names)                                           0.100     3.749
n_n4073.out[0] (.names)                                          0.261     4.010
n_n4074.D[0] (.latch)                                            0.000     4.010
data arrival time                                                          4.010

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.034


#Path 51
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
[6275].in[1] (.names)                                            0.481     1.916
[6275].out[0] (.names)                                           0.261     2.177
n_n3362.in[3] (.names)                                           0.339     2.516
n_n3362.out[0] (.names)                                          0.261     2.777
n_n4015.in[1] (.names)                                           0.338     3.115
n_n4015.out[0] (.names)                                          0.261     3.376
n_n3017.in[1] (.names)                                           0.338     3.714
n_n3017.out[0] (.names)                                          0.261     3.975
n_n3657.D[0] (.latch)                                            0.000     3.975
data arrival time                                                          3.975

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.975
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.999


#Path 52
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
[6275].in[1] (.names)                                            0.481     1.916
[6275].out[0] (.names)                                           0.261     2.177
n_n3362.in[3] (.names)                                           0.339     2.516
n_n3362.out[0] (.names)                                          0.261     2.777
n_n4015.in[1] (.names)                                           0.338     3.115
n_n4015.out[0] (.names)                                          0.261     3.376
n_n3148.in[0] (.names)                                           0.338     3.714
n_n3148.out[0] (.names)                                          0.261     3.975
n_n3495.D[0] (.latch)                                            0.000     3.975
data arrival time                                                          3.975

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.975
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.999


#Path 53
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
n_n4034.in[3] (.names)                                           0.100     2.073
n_n4034.out[0] (.names)                                          0.261     2.334
n_n4259.in[2] (.names)                                           0.100     2.434
n_n4259.out[0] (.names)                                          0.261     2.695
[1078].in[2] (.names)                                            0.100     2.795
[1078].out[0] (.names)                                           0.261     3.056
n_n3110.in[2] (.names)                                           0.454     3.510
n_n3110.out[0] (.names)                                          0.261     3.771
n_n3111.D[0] (.latch)                                            0.000     3.771
data arrival time                                                          3.771

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.771
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.795


#Path 54
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[1128].in[1] (.names)                                            0.482     2.575
[1128].out[0] (.names)                                           0.261     2.836
n_n3309.in[2] (.names)                                           0.481     3.317
n_n3309.out[0] (.names)                                          0.261     3.578
n_n4392.D[0] (.latch)                                            0.000     3.578
data arrival time                                                          3.578

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.578
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.602


#Path 55
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[1128].in[1] (.names)                                            0.482     2.575
[1128].out[0] (.names)                                           0.261     2.836
n_n3059.in[2] (.names)                                           0.481     3.317
n_n3059.out[0] (.names)                                          0.261     3.578
n_n3099.D[0] (.latch)                                            0.000     3.578
data arrival time                                                          3.578

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.578
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.602


#Path 56
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.502     0.669
n_n3900.out[0] (.names)                                          0.261     0.930
n_n3899.in[2] (.names)                                           0.100     1.030
n_n3899.out[0] (.names)                                          0.261     1.291
n_n3870.in[2] (.names)                                           0.482     1.773
n_n3870.out[0] (.names)                                          0.261     2.034
[1034].in[3] (.names)                                            0.483     2.518
[1034].out[0] (.names)                                           0.261     2.779
n_n3382.in[3] (.names)                                           0.481     3.260
n_n3382.out[0] (.names)                                          0.261     3.521
n_n4366.D[0] (.latch)                                            0.000     3.521
data arrival time                                                          3.521

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.521
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.544


#Path 57
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
[1362].in[2] (.names)                                            0.475     2.652
[1362].out[0] (.names)                                           0.261     2.913
n_n3552.in[3] (.names)                                           0.337     3.250
n_n3552.out[0] (.names)                                          0.261     3.511
n_n3934.D[0] (.latch)                                            0.000     3.511
data arrival time                                                          3.511

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.511
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.534


#Path 58
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.502     0.669
n_n3900.out[0] (.names)                                          0.261     0.930
n_n3899.in[2] (.names)                                           0.100     1.030
n_n3899.out[0] (.names)                                          0.261     1.291
n_n3870.in[2] (.names)                                           0.482     1.773
n_n3870.out[0] (.names)                                          0.261     2.034
n_n3869.in[2] (.names)                                           0.100     2.134
n_n3869.out[0] (.names)                                          0.261     2.395
n_n3205.in[2] (.names)                                           0.100     2.495
n_n3205.out[0] (.names)                                          0.261     2.756
[1062].in[3] (.names)                                            0.100     2.856
[1062].out[0] (.names)                                           0.261     3.117
n_n3585.in[3] (.names)                                           0.100     3.217
n_n3585.out[0] (.names)                                          0.261     3.478
n_n4324.D[0] (.latch)                                            0.000     3.478
data arrival time                                                          3.478

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.502


#Path 59
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
[1008].in[2] (.names)                                            0.481     1.916
[1008].out[0] (.names)                                           0.261     2.177
[6380].in[3] (.names)                                            0.313     2.490
[6380].out[0] (.names)                                           0.261     2.751
n_n3104.in[3] (.names)                                           0.457     3.208
n_n3104.out[0] (.names)                                          0.261     3.469
n_n3865.D[0] (.latch)                                            0.000     3.469
data arrival time                                                          3.469

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.469
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.493


#Path 60
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
[1076].in[3] (.names)                                            0.338     2.311
[1076].out[0] (.names)                                           0.261     2.572
n_n3406.in[2] (.names)                                           0.631     3.203
n_n3406.out[0] (.names)                                          0.261     3.464
n_n3408.D[0] (.latch)                                            0.000     3.464
data arrival time                                                          3.464

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.464
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.488


#Path 61
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
[1006].in[1] (.names)                                            0.328     2.505
[1006].out[0] (.names)                                           0.261     2.766
n_n3579.in[0] (.names)                                           0.432     3.199
n_n3579.out[0] (.names)                                          0.261     3.460
n_n3955.D[0] (.latch)                                            0.000     3.460
data arrival time                                                          3.460

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.483


#Path 62
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
[1006].in[1] (.names)                                            0.328     2.505
[1006].out[0] (.names)                                           0.261     2.766
n_n121.in[0] (.names)                                            0.432     3.199
n_n121.out[0] (.names)                                           0.261     3.460
n_n3954.D[0] (.latch)                                            0.000     3.460
data arrival time                                                          3.460

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.483


#Path 63
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
n_n4267.in[2] (.names)                                           0.336     1.712
n_n4267.out[0] (.names)                                          0.261     1.973
n_n4034.in[3] (.names)                                           0.100     2.073
n_n4034.out[0] (.names)                                          0.261     2.334
[1075].in[3] (.names)                                            0.100     2.434
[1075].out[0] (.names)                                           0.261     2.695
n_n3236.in[2] (.names)                                           0.482     3.178
n_n3236.out[0] (.names)                                          0.261     3.439
n_n3237.D[0] (.latch)                                            0.000     3.439
data arrival time                                                          3.439

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.439
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.462


#Path 64
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
[1128].in[1] (.names)                                            0.482     2.575
[1128].out[0] (.names)                                           0.261     2.836
n_n3168.in[2] (.names)                                           0.337     3.173
n_n3168.out[0] (.names)                                          0.261     3.434
n_n4222.D[0] (.latch)                                            0.000     3.434
data arrival time                                                          3.434

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.457


#Path 65
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
[934].in[1] (.names)                                             0.290     2.468
[934].out[0] (.names)                                            0.261     2.729
n_n3166.in[2] (.names)                                           0.416     3.144
n_n3166.out[0] (.names)                                          0.261     3.405
n_n3475.D[0] (.latch)                                            0.000     3.405
data arrival time                                                          3.405

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.405
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.429


#Path 66
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n3656.in[1] (.names)                                           0.485     1.920
n_n3656.out[0] (.names)                                          0.261     2.181
[1068].in[1] (.names)                                            0.338     2.519
[1068].out[0] (.names)                                           0.261     2.780
n_n3473.in[2] (.names)                                           0.339     3.119
n_n3473.out[0] (.names)                                          0.261     3.380
n_n4056.D[0] (.latch)                                            0.000     3.380
data arrival time                                                          3.380

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.403


#Path 67
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
[1006].in[1] (.names)                                            0.328     2.505
[1006].out[0] (.names)                                           0.261     2.766
n_n3296.in[0] (.names)                                           0.336     3.102
n_n3296.out[0] (.names)                                          0.261     3.363
n_n4381.D[0] (.latch)                                            0.000     3.363
data arrival time                                                          3.363

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.387


#Path 68
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
[1006].in[1] (.names)                                            0.328     2.505
[1006].out[0] (.names)                                           0.261     2.766
n_n3680.in[0] (.names)                                           0.336     3.102
n_n3680.out[0] (.names)                                          0.261     3.363
n_n3845.D[0] (.latch)                                            0.000     3.363
data arrival time                                                          3.363

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.387


#Path 69
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
[1006].in[1] (.names)                                            0.328     2.505
[1006].out[0] (.names)                                           0.261     2.766
n_n4028.in[0] (.names)                                           0.336     3.102
n_n4028.out[0] (.names)                                          0.261     3.363
n_n4029.D[0] (.latch)                                            0.000     3.363
data arrival time                                                          3.363

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.387


#Path 70
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
[1006].in[1] (.names)                                            0.328     2.505
[1006].out[0] (.names)                                           0.261     2.766
n_n3693.in[0] (.names)                                           0.336     3.102
n_n3693.out[0] (.names)                                          0.261     3.363
n_n4099.D[0] (.latch)                                            0.000     3.363
data arrival time                                                          3.363

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.387


#Path 71
Startpoint: n_n3845.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
n_n3845.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[3] (.names)                                             0.357     0.523
[984].out[0] (.names)                                            0.261     0.784
n_n4357.in[3] (.names)                                           0.337     1.121
n_n4357.out[0] (.names)                                          0.261     1.382
[6349].in[1] (.names)                                            0.332     1.715
[6349].out[0] (.names)                                           0.261     1.976
[1477].in[2] (.names)                                            0.628     2.603
[1477].out[0] (.names)                                           0.261     2.864
n_n130.in[1] (.names)                                            0.100     2.964
n_n130.out[0] (.names)                                           0.261     3.225
n_n4045.D[0] (.latch)                                            0.000     3.225
data arrival time                                                          3.225

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.225
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.249


#Path 72
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n3656.in[1] (.names)                                           0.485     1.920
n_n3656.out[0] (.names)                                          0.261     2.181
[1633].in[1] (.names)                                            0.338     2.519
[1633].out[0] (.names)                                           0.261     2.780
n_n3540.in[2] (.names)                                           0.100     2.880
n_n3540.out[0] (.names)                                          0.261     3.141
n_n4052.D[0] (.latch)                                            0.000     3.141
data arrival time                                                          3.141

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.141
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.164


#Path 73
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
n_n4124.in[2] (.names)                                           0.621     2.799
n_n4124.out[0] (.names)                                          0.261     3.060
n_n4125.D[0] (.latch)                                            0.000     3.060
data arrival time                                                          3.060

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.060
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.083


#Path 74
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
n_n4046.in[2] (.names)                                           0.621     2.799
n_n4046.out[0] (.names)                                          0.261     3.060
n_n4047.D[0] (.latch)                                            0.000     3.060
data arrival time                                                          3.060

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.060
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.083


#Path 75
Startpoint: n_n3845.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
n_n3845.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[3] (.names)                                             0.357     0.523
[984].out[0] (.names)                                            0.261     0.784
n_n4357.in[3] (.names)                                           0.337     1.121
n_n4357.out[0] (.names)                                          0.261     1.382
[6349].in[1] (.names)                                            0.332     1.715
[6349].out[0] (.names)                                           0.261     1.976
[1565].in[3] (.names)                                            0.337     2.312
[1565].out[0] (.names)                                           0.261     2.573
n_n131.in[0] (.names)                                            0.100     2.673
n_n131.out[0] (.names)                                           0.261     2.934
n_n4057.D[0] (.latch)                                            0.000     2.934
data arrival time                                                          2.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 76
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
n_n3632.in[2] (.names)                                           0.475     2.652
n_n3632.out[0] (.names)                                          0.261     2.913
n_n3769.D[0] (.latch)                                            0.000     2.913
data arrival time                                                          2.913

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.913
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.937


#Path 77
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4126.in[1] (.names)                                           0.481     1.916
n_n4126.out[0] (.names)                                          0.261     2.177
n_n3289.in[2] (.names)                                           0.475     2.652
n_n3289.out[0] (.names)                                          0.261     2.913
n_n3901.D[0] (.latch)                                            0.000     2.913
data arrival time                                                          2.913

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.913
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.937


#Path 78
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
n_n3519.in[2] (.names)                                           0.482     2.575
n_n3519.out[0] (.names)                                          0.261     2.836
n_n3976.D[0] (.latch)                                            0.000     2.836
data arrival time                                                          2.836

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.836
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.859


#Path 79
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
n_n3607.in[2] (.names)                                           0.482     2.575
n_n3607.out[0] (.names)                                          0.261     2.836
n_n3608.D[0] (.latch)                                            0.000     2.836
data arrival time                                                          2.836

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.836
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.859


#Path 80
Startpoint: n_n3354.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4294.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
n_n3354.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[2] (.names)                                       0.357     0.523
pready_0_0_.out[0] (.names)                                      0.261     0.784
[1155].in[0] (.names)                                            0.434     1.218
[1155].out[0] (.names)                                           0.261     1.479
[1728].in[2] (.names)                                            0.482     1.961
[1728].out[0] (.names)                                           0.261     2.222
n_n4293.in[2] (.names)                                           0.338     2.560
n_n4293.out[0] (.names)                                          0.261     2.821
n_n4294.D[0] (.latch)                                            0.000     2.821
data arrival time                                                          2.821

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4294.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.845


#Path 81
Startpoint: n_n3354.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
n_n3354.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[2] (.names)                                       0.357     0.523
pready_0_0_.out[0] (.names)                                      0.261     0.784
[1155].in[0] (.names)                                            0.434     1.218
[1155].out[0] (.names)                                           0.261     1.479
[1329].in[2] (.names)                                            0.482     1.961
[1329].out[0] (.names)                                           0.261     2.222
n_n3045.in[2] (.names)                                           0.336     2.558
n_n3045.out[0] (.names)                                          0.261     2.819
n_n3208.D[0] (.latch)                                            0.000     2.819
data arrival time                                                          2.819

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.843


#Path 82
Startpoint: n_n3354.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
n_n3354.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[2] (.names)                                       0.357     0.523
pready_0_0_.out[0] (.names)                                      0.261     0.784
[1155].in[0] (.names)                                            0.434     1.218
[1155].out[0] (.names)                                           0.261     1.479
[2023].in[2] (.names)                                            0.482     1.961
[2023].out[0] (.names)                                           0.261     2.222
n_n3181.in[2] (.names)                                           0.332     2.555
n_n3181.out[0] (.names)                                          0.261     2.816
n_n3858.D[0] (.latch)                                            0.000     2.816
data arrival time                                                          2.816

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.816
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.839


#Path 83
Startpoint: n_n3354.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
n_n3354.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[2] (.names)                                       0.357     0.523
pready_0_0_.out[0] (.names)                                      0.261     0.784
[1155].in[0] (.names)                                            0.434     1.218
[1155].out[0] (.names)                                           0.261     1.479
[1195].in[2] (.names)                                            0.482     1.961
[1195].out[0] (.names)                                           0.261     2.222
n_n3877.in[2] (.names)                                           0.328     2.550
n_n3877.out[0] (.names)                                          0.261     2.811
n_n3878.D[0] (.latch)                                            0.000     2.811
data arrival time                                                          2.811

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3878.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.811
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.835


#Path 84
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.475     0.641
[2182].out[0] (.names)                                           0.261     0.902
[6278].in[3] (.names)                                            0.331     1.234
[6278].out[0] (.names)                                           0.261     1.495
n_n3974.in[3] (.names)                                           0.337     1.832
n_n3974.out[0] (.names)                                          0.261     2.093
n_n3018.in[2] (.names)                                           0.336     2.428
n_n3018.out[0] (.names)                                          0.261     2.689
n_n3688.D[0] (.latch)                                            0.000     2.689
data arrival time                                                          2.689

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.689
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.713


#Path 85
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.357     0.523
n_n4155.out[0] (.names)                                          0.261     0.784
n_n3923.in[2] (.names)                                           0.331     1.116
n_n3923.out[0] (.names)                                          0.261     1.377
[1096].in[3] (.names)                                            0.100     1.477
[1096].out[0] (.names)                                           0.261     1.738
n_n3791.in[2] (.names)                                           0.601     2.339
n_n3791.out[0] (.names)                                          0.261     2.600
n_n3793.D[0] (.latch)                                            0.000     2.600
data arrival time                                                          2.600

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.600
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.624


#Path 86
Startpoint: n_n3354.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
n_n3354.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[2] (.names)                                       0.357     0.523
pready_0_0_.out[0] (.names)                                      0.261     0.784
[1155].in[0] (.names)                                            0.434     1.218
[1155].out[0] (.names)                                           0.261     1.479
[2141].in[2] (.names)                                            0.482     1.961
[2141].out[0] (.names)                                           0.261     2.222
n_n3510.in[2] (.names)                                           0.100     2.322
n_n3510.out[0] (.names)                                          0.261     2.583
n_n3511.D[0] (.latch)                                            0.000     2.583
data arrival time                                                          2.583

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.607


#Path 87
Startpoint: n_n3354.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
n_n3354.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[2] (.names)                                       0.357     0.523
pready_0_0_.out[0] (.names)                                      0.261     0.784
[1155].in[0] (.names)                                            0.434     1.218
[1155].out[0] (.names)                                           0.261     1.479
[1776].in[2] (.names)                                            0.482     1.961
[1776].out[0] (.names)                                           0.261     2.222
n_n3508.in[2] (.names)                                           0.100     2.322
n_n3508.out[0] (.names)                                          0.261     2.583
n_n3919.D[0] (.latch)                                            0.000     2.583
data arrival time                                                          2.583

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.607


#Path 88
Startpoint: n_n4151.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3404.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4151.clk[0] (.latch)                                          0.042     0.042
n_n4151.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq1_3.in[3] (.names)                                            0.351     0.518
nrq1_3.out[0] (.names)                                           0.261     0.779
[1529].in[3] (.names)                                            0.772     1.551
[1529].out[0] (.names)                                           0.261     1.812
n_n3402.in[2] (.names)                                           0.481     2.293
n_n3402.out[0] (.names)                                          0.261     2.554
n_n3404.D[0] (.latch)                                            0.000     2.554
data arrival time                                                          2.554

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3404.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.578


#Path 89
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
[6361].in[2] (.names)                                            0.485     1.920
[6361].out[0] (.names)                                           0.261     2.181
n_n3684.in[3] (.names)                                           0.100     2.281
n_n3684.out[0] (.names)                                          0.261     2.542
n_n3658.D[0] (.latch)                                            0.000     2.542
data arrival time                                                          2.542

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.542
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.565


#Path 90
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
[1318].in[3] (.names)                                            0.485     1.920
[1318].out[0] (.names)                                           0.261     2.181
n_n133.in[2] (.names)                                            0.100     2.281
n_n133.out[0] (.names)                                           0.261     2.542
nsr3_14.D[0] (.latch)                                            0.000     2.542
data arrival time                                                          2.542

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_14.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.542
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.565


#Path 91
Startpoint: n_n4151.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4166.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4151.clk[0] (.latch)                                          0.042     0.042
n_n4151.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq1_3.in[3] (.names)                                            0.351     0.518
nrq1_3.out[0] (.names)                                           0.261     0.779
[1265].in[3] (.names)                                            0.772     1.551
[1265].out[0] (.names)                                           0.261     1.812
n_n4165.in[2] (.names)                                           0.452     2.264
n_n4165.out[0] (.names)                                          0.261     2.525
n_n4166.D[0] (.latch)                                            0.000     2.525
data arrival time                                                          2.525

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4166.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.548


#Path 92
Startpoint: n_n3354.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
n_n3354.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[2] (.names)                                       0.357     0.523
pready_0_0_.out[0] (.names)                                      0.261     0.784
[1155].in[0] (.names)                                            0.434     1.218
[1155].out[0] (.names)                                           0.261     1.479
[1780].in[2] (.names)                                            0.338     1.817
[1780].out[0] (.names)                                           0.261     2.078
n_n3837.in[2] (.names)                                           0.100     2.178
n_n3837.out[0] (.names)                                          0.261     2.439
n_n3886.D[0] (.latch)                                            0.000     2.439
data arrival time                                                          2.439

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.439
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.462


#Path 93
Startpoint: n_n4151.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3413.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4151.clk[0] (.latch)                                          0.042     0.042
n_n4151.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq1_3.in[3] (.names)                                            0.351     0.518
nrq1_3.out[0] (.names)                                           0.261     0.779
[1218].in[3] (.names)                                            0.772     1.551
[1218].out[0] (.names)                                           0.261     1.812
n_n3412.in[2] (.names)                                           0.338     2.150
n_n3412.out[0] (.names)                                          0.261     2.411
n_n3413.D[0] (.latch)                                            0.000     2.411
data arrival time                                                          2.411

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3413.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.411
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.435


#Path 94
Startpoint: n_n3845.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
n_n3845.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[3] (.names)                                             0.357     0.523
[984].out[0] (.names)                                            0.261     0.784
n_n4357.in[3] (.names)                                           0.337     1.121
n_n4357.out[0] (.names)                                          0.261     1.382
[6349].in[1] (.names)                                            0.332     1.715
[6349].out[0] (.names)                                           0.261     1.976
n_n3355.in[3] (.names)                                           0.100     2.076
n_n3355.out[0] (.names)                                          0.261     2.337
n_n3557.D[0] (.latch)                                            0.000     2.337
data arrival time                                                          2.337

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.360


#Path 95
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n3969.in[2] (.names)                                           0.627     2.062
n_n3969.out[0] (.names)                                          0.261     2.323
n_n3971.D[0] (.latch)                                            0.000     2.323
data arrival time                                                          2.323

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3971.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.346


#Path 96
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4303.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n4300.in[2] (.names)                                           0.627     2.062
n_n4300.out[0] (.names)                                          0.261     2.323
n_n4303.D[0] (.latch)                                            0.000     2.323
data arrival time                                                          2.323

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4303.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.346


#Path 97
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3136.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.627     1.174
n_n4367.out[0] (.names)                                          0.261     1.435
n_n3134.in[2] (.names)                                           0.627     2.062
n_n3134.out[0] (.names)                                          0.261     2.323
n_n3136.D[0] (.latch)                                            0.000     2.323
data arrival time                                                          2.323

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3136.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.346


#Path 98
Startpoint: n_n4151.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3572.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4151.clk[0] (.latch)                                          0.042     0.042
n_n4151.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3765.in[2] (.names)                                           0.351     0.518
n_n3765.out[0] (.names)                                          0.261     0.779
[894].in[3] (.names)                                             0.100     0.879
[894].out[0] (.names)                                            0.261     1.140
n_n3571.in[2] (.names)                                           0.920     2.060
n_n3571.out[0] (.names)                                          0.261     2.321
n_n3572.D[0] (.latch)                                            0.000     2.321
data arrival time                                                          2.321

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3572.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.344


#Path 99
Startpoint: n_n4151.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3155.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4151.clk[0] (.latch)                                          0.042     0.042
n_n4151.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3765.in[2] (.names)                                           0.351     0.518
n_n3765.out[0] (.names)                                          0.261     0.779
[894].in[3] (.names)                                             0.100     0.879
[894].out[0] (.names)                                            0.261     1.140
n_n3154.in[1] (.names)                                           0.920     2.060
n_n3154.out[0] (.names)                                          0.261     2.321
n_n3155.D[0] (.latch)                                            0.000     2.321
data arrival time                                                          2.321

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3155.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.344


#Path 100
Startpoint: n_n4151.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4286.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4151.clk[0] (.latch)                                          0.042     0.042
n_n4151.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3765.in[2] (.names)                                           0.351     0.518
n_n3765.out[0] (.names)                                          0.261     0.779
[894].in[3] (.names)                                             0.100     0.879
[894].out[0] (.names)                                            0.261     1.140
n_n4283.in[0] (.names)                                           0.920     2.060
n_n4283.out[0] (.names)                                          0.261     2.321
n_n4286.D[0] (.latch)                                            0.000     2.321
data arrival time                                                          2.321

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4286.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.344


#End of timing report
