{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592948433364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592948433370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 23:40:33 2020 " "Processing started: Tue Jun 23 23:40:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592948433370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592948433370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SmartHome -c SmartHome " "Command: quartus_map --read_settings_files=on --write_settings_files=off SmartHome -c SmartHome" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592948433370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592948433664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592948433665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smarthome.v 1 1 " "Found 1 design units, including 1 entities, in source file smarthome.v" { { "Info" "ISGN_ENTITY_NAME" "1 SmartHome " "Found entity 1: SmartHome" {  } { { "SmartHome.v" "" { Text "E:/SmartHomeSystem/FPGA/SmartHome.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592948443215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592948443215 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(145) " "Verilog HDL information at main.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "E:/SmartHomeSystem/FPGA/main.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592948443218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "E:/SmartHomeSystem/FPGA/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592948443219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592948443219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "baud_rate_gen.v" "" { Text "E:/SmartHomeSystem/FPGA/baud_rate_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592948443221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592948443221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever.v 1 1 " "Found 1 design units, including 1 entities, in source file reciever.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciever " "Found entity 1: reciever" {  } { { "reciever.v" "" { Text "E:/SmartHomeSystem/FPGA/reciever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592948443223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592948443223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "E:/SmartHomeSystem/FPGA/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592948443226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592948443226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "output_files/UART_RX.v" "" { Text "E:/SmartHomeSystem/FPGA/output_files/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592948443227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592948443227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SmartHome " "Elaborating entity \"SmartHome\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592948443254 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "recieveLine SmartHome.v(24) " "Output port \"recieveLine\" at SmartHome.v(24) has no driver" {  } { { "SmartHome.v" "" { Text "E:/SmartHomeSystem/FPGA/SmartHome.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592948443255 "|SmartHome"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:MAIN " "Elaborating entity \"main\" for hierarchy \"main:MAIN\"" {  } { { "SmartHome.v" "MAIN" { Text "E:/SmartHomeSystem/FPGA/SmartHome.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592948443256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 1 main.v(59) " "Verilog HDL assignment warning at main.v(59): truncated value with size 26 to match size of target (1)" {  } { { "main.v" "" { Text "E:/SmartHomeSystem/FPGA/main.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592948443381 "|SmartHome|main:MAIN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 main.v(147) " "Verilog HDL assignment warning at main.v(147): truncated value with size 32 to match size of target (27)" {  } { { "main.v" "" { Text "E:/SmartHomeSystem/FPGA/main.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592948443384 "|SmartHome|main:MAIN"}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "beepBuzzer main.v(16) " "Verilog HDL Module Declaration warning at main.v(16): port \"beepBuzzer\" already exists in the list of ports" {  } { { "main.v" "" { Text "E:/SmartHomeSystem/FPGA/main.v" 16 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1592948443385 "|SmartHome|main:MAIN"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataValidRX main.v(51) " "Output port \"dataValidRX\" at main.v(51) has no driver" {  } { { "main.v" "" { Text "E:/SmartHomeSystem/FPGA/main.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592948443387 "|SmartHome|main:MAIN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen baud_rate_gen:BAUD_RATE_GEN " "Elaborating entity \"baud_rate_gen\" for hierarchy \"baud_rate_gen:BAUD_RATE_GEN\"" {  } { { "SmartHome.v" "BAUD_RATE_GEN" { Text "E:/SmartHomeSystem/FPGA/SmartHome.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592948443426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciever reciever:RECIEVER " "Elaborating entity \"reciever\" for hierarchy \"reciever:RECIEVER\"" {  } { { "SmartHome.v" "RECIEVER" { Text "E:/SmartHomeSystem/FPGA/SmartHome.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592948443428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:TRANSMITTER " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:TRANSMITTER\"" {  } { { "SmartHome.v" "TRANSMITTER" { Text "E:/SmartHomeSystem/FPGA/SmartHome.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592948443429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_TX_Active transmitter.v(23) " "Verilog HDL or VHDL warning at transmitter.v(23): object \"r_TX_Active\" assigned a value but never read" {  } { { "transmitter.v" "" { Text "E:/SmartHomeSystem/FPGA/transmitter.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592948443430 "|SmartHome|transmitter:TRANSMITTER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 transmitter.v(56) " "Verilog HDL assignment warning at transmitter.v(56): truncated value with size 32 to match size of target (13)" {  } { { "transmitter.v" "" { Text "E:/SmartHomeSystem/FPGA/transmitter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592948443430 "|SmartHome|transmitter:TRANSMITTER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 transmitter.v(74) " "Verilog HDL assignment warning at transmitter.v(74): truncated value with size 32 to match size of target (13)" {  } { { "transmitter.v" "" { Text "E:/SmartHomeSystem/FPGA/transmitter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592948443430 "|SmartHome|transmitter:TRANSMITTER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 transmitter.v(84) " "Verilog HDL assignment warning at transmitter.v(84): truncated value with size 32 to match size of target (3)" {  } { { "transmitter.v" "" { Text "E:/SmartHomeSystem/FPGA/transmitter.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592948443430 "|SmartHome|transmitter:TRANSMITTER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 transmitter.v(104) " "Verilog HDL assignment warning at transmitter.v(104): truncated value with size 32 to match size of target (13)" {  } { { "transmitter.v" "" { Text "E:/SmartHomeSystem/FPGA/transmitter.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592948443430 "|SmartHome|transmitter:TRANSMITTER"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592948444425 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vent1B GND " "Pin \"vent1B\" is stuck at GND" {  } { { "SmartHome.v" "" { Text "E:/SmartHomeSystem/FPGA/SmartHome.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592948444559 "|SmartHome|vent1B"} { "Warning" "WMLS_MLS_STUCK_PIN" "vent2B GND " "Pin \"vent2B\" is stuck at GND" {  } { { "SmartHome.v" "" { Text "E:/SmartHomeSystem/FPGA/SmartHome.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592948444559 "|SmartHome|vent2B"} { "Warning" "WMLS_MLS_STUCK_PIN" "recieveLine GND " "Pin \"recieveLine\" is stuck at GND" {  } { { "SmartHome.v" "" { Text "E:/SmartHomeSystem/FPGA/SmartHome.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592948444559 "|SmartHome|recieveLine"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592948444559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592948444635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592948445087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/SmartHomeSystem/FPGA/output_files/SmartHome.map.smsg " "Generated suppressed messages file E:/SmartHomeSystem/FPGA/output_files/SmartHome.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592948445125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592948445237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592948445237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592948445327 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592948445327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592948445327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592948445327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592948445366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 23:40:45 2020 " "Processing ended: Tue Jun 23 23:40:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592948445366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592948445366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592948445366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592948445366 ""}
