{"sha": "5348cff8673d19287910f82cda9a8b3445104f54", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTM0OGNmZjg2NzNkMTkyODc5MTBmODJjZGE5YThiMzQ0NTEwNGY1NA==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2013-10-11T13:50:18Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2013-10-11T13:50:18Z"}, "message": "sse.md (VI48_AVX512F): New.\n\n        * config/i386/sse.md (VI48_AVX512F): New.\n        (VI48_AVX2): Changed to ...\n        (VI48_AVX2_48_AVX512F): This.\n        (avx2_ashrv<mode>): Changed to ...\n        (<avx2_avx512f>_ashrv<mode>): This.\n        (avx2_<shift_insn>v<mode>): Changed to ...\n        (<avx2_avx512f>_<shift_insn>v<mode>): This.\n\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\nCo-Authored-By: Sergey Lega <sergey.s.lega@intel.com>\n\nFrom-SVN: r203435", "tree": {"sha": "2c1ae53dbe0ef5f536dbb8e8aca4dc4f373a6777", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2c1ae53dbe0ef5f536dbb8e8aca4dc4f373a6777"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5348cff8673d19287910f82cda9a8b3445104f54", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5348cff8673d19287910f82cda9a8b3445104f54", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5348cff8673d19287910f82cda9a8b3445104f54", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5348cff8673d19287910f82cda9a8b3445104f54/comments", "author": null, "committer": null, "parents": [{"sha": "f5f41d884c7cf801a5637a4eed5f850055d8b5ee", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f5f41d884c7cf801a5637a4eed5f850055d8b5ee", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f5f41d884c7cf801a5637a4eed5f850055d8b5ee"}], "stats": {"total": 54, "additions": 38, "deletions": 16}, "files": [{"sha": "c83919b66f92290aa243758ce45bf4baff890058", "filename": "gcc/ChangeLog", "status": "modified", "additions": 18, "deletions": 0, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5348cff8673d19287910f82cda9a8b3445104f54/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5348cff8673d19287910f82cda9a8b3445104f54/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5348cff8673d19287910f82cda9a8b3445104f54", "patch": "@@ -1,3 +1,21 @@\n+2013-10-11  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Sergey Lega  <sergey.s.lega@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md (VI48_AVX512F): New.\n+\t(VI48_AVX2): Changed to ...\n+\t(VI48_AVX2_48_AVX512F): This.\n+\t(avx2_ashrv<mode>): Changed to ...\n+\t(<avx2_avx512f>_ashrv<mode>): This.\n+\t(avx2_<shift_insn>v<mode>): Changed to ...\n+\t(<avx2_avx512f>_<shift_insn>v<mode>): This.\n+\n 2013-10-11  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Sergey Lega  <sergey.s.lega@intel.com>"}, {"sha": "49124ba8b4965e0fa278da21e58b644a2b7ee9c1", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 20, "deletions": 16, "changes": 36, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5348cff8673d19287910f82cda9a8b3445104f54/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5348cff8673d19287910f82cda9a8b3445104f54/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=5348cff8673d19287910f82cda9a8b3445104f54", "patch": "@@ -210,6 +210,10 @@\n (define_mode_iterator VI4_AVX512F\n   [(V16SI \"TARGET_AVX512F\") (V8SI \"TARGET_AVX2\") V4SI])\n \n+(define_mode_iterator VI48_AVX512F\n+  [(V16SI \"TARGET_AVX512F\") (V8SI \"TARGET_AVX2\") V4SI\n+   (V8DI \"TARGET_AVX512F\")])\n+\n (define_mode_iterator VI8_AVX2\n   [(V4DI \"TARGET_AVX2\") V2DI])\n \n@@ -247,9 +251,9 @@\n    (V8SI \"TARGET_AVX2\") V4SI\n    (V4DI \"TARGET_AVX2\") V2DI])\n \n-(define_mode_iterator VI48_AVX2\n-  [(V8SI \"TARGET_AVX2\") V4SI\n-   (V4DI \"TARGET_AVX2\") V2DI])\n+(define_mode_iterator VI48_AVX2_48_AVX512F\n+  [(V16SI \"TARGET_AVX512F\") (V8SI \"TARGET_AVX2\") V4SI\n+   (V8DI \"TARGET_AVX512F\") (V4DI \"TARGET_AVX2\") V2DI])\n \n (define_mode_iterator V48_AVX2\n   [V4SF V2DF\n@@ -11404,26 +11408,26 @@\n   DONE;\n })\n \n-(define_insn \"avx2_ashrv<mode>\"\n-  [(set (match_operand:VI4_AVX2 0 \"register_operand\" \"=v\")\n-\t(ashiftrt:VI4_AVX2\n-\t  (match_operand:VI4_AVX2 1 \"register_operand\" \"v\")\n-\t  (match_operand:VI4_AVX2 2 \"nonimmediate_operand\" \"vm\")))]\n+(define_insn \"<avx2_avx512f>_ashrv<mode>\"\n+  [(set (match_operand:VI48_AVX512F 0 \"register_operand\" \"=v\")\n+\t(ashiftrt:VI48_AVX512F\n+\t  (match_operand:VI48_AVX512F 1 \"register_operand\" \"v\")\n+\t  (match_operand:VI48_AVX512F 2 \"nonimmediate_operand\" \"vm\")))]\n   \"TARGET_AVX2\"\n-  \"vpsravd\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vpsrav<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sseishft\")\n-   (set_attr \"prefix\" \"vex\")\n+   (set_attr \"prefix\" \"maybe_evex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_insn \"avx2_<shift_insn>v<mode>\"\n-  [(set (match_operand:VI48_AVX2 0 \"register_operand\" \"=v\")\n-\t(any_lshift:VI48_AVX2\n-\t  (match_operand:VI48_AVX2 1 \"register_operand\" \"v\")\n-\t  (match_operand:VI48_AVX2 2 \"nonimmediate_operand\" \"vm\")))]\n+(define_insn \"<avx2_avx512f>_<shift_insn>v<mode>\"\n+  [(set (match_operand:VI48_AVX2_48_AVX512F 0 \"register_operand\" \"=v\")\n+\t(any_lshift:VI48_AVX2_48_AVX512F\n+\t  (match_operand:VI48_AVX2_48_AVX512F 1 \"register_operand\" \"v\")\n+\t  (match_operand:VI48_AVX2_48_AVX512F 2 \"nonimmediate_operand\" \"vm\")))]\n   \"TARGET_AVX2\"\n   \"vp<vshift>v<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sseishft\")\n-   (set_attr \"prefix\" \"vex\")\n+   (set_attr \"prefix\" \"maybe_evex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n ;; For avx_vec_concat<mode> insn pattern"}]}