
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v
# synth_design -part xc7z020clg484-3 -top ldpc_shuffle -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top ldpc_shuffle -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 278303 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.270 ; gain = 63.895 ; free physical = 244749 ; free virtual = 312810
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ldpc_shuffle' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:2]
	Parameter FOLDFACTOR bound to: 4 - type: integer 
	Parameter NUMINSTANCES bound to: 90 - type: integer 
	Parameter LOG2INSTANCES bound to: 6 - type: integer 
	Parameter LLRWIDTH bound to: 4 - type: integer 
	Parameter LASTSHIFTWIDTH bound to: 3 - type: integer 
	Parameter LASTSHIFTDIST bound to: 6 - type: integer 
	Parameter SHIFT0_MULT bound to: 23 - type: integer 
	Parameter SHIFT1_MULT bound to: 3 - type: integer 
	Parameter SECTION_LEN bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ldpc_muxreg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:190]
	Parameter LLRWIDTH bound to: 4 - type: integer 
	Parameter NUMINPS bound to: 4 - type: integer 
	Parameter MUXSIZE bound to: 4 - type: integer 
	Parameter SELBITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_muxreg' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:190]
INFO: [Synth 8-6157] synthesizing module 'ldpc_muxreg__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:190]
	Parameter LLRWIDTH bound to: 4 - type: integer 
	Parameter NUMINPS bound to: 8 - type: integer 
	Parameter MUXSIZE bound to: 8 - type: integer 
	Parameter SELBITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_muxreg__parameterized0' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:190]
INFO: [Synth 8-6157] synthesizing module 'ldpc_muxreg__parameterized1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:190]
	Parameter LLRWIDTH bound to: 4 - type: integer 
	Parameter NUMINPS bound to: 12 - type: integer 
	Parameter MUXSIZE bound to: 7 - type: integer 
	Parameter SELBITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_muxreg__parameterized1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:190]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_shuffle' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:2]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[47]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[46]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[45]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[44]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[43]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[42]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[41]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[40]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[39]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[38]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[37]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[36]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[35]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[34]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[33]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[32]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[31]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[30]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[29]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.035 ; gain = 109.660 ; free physical = 244700 ; free virtual = 312761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.035 ; gain = 109.660 ; free physical = 244697 ; free virtual = 312759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.035 ; gain = 117.660 ; free physical = 244696 ; free virtual = 312758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.184 ; gain = 132.809 ; free physical = 244616 ; free virtual = 312678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 270   
+---Muxes : 
	   4 Input      4 Bit        Muxes := 90    
	   2 Input      4 Bit        Muxes := 90    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ldpc_shuffle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 90    
Module ldpc_muxreg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ldpc_muxreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[47]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[46]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[45]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[44]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[43]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[42]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[41]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[40]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[39]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[38]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[37]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[36]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[35]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[34]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[33]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[32]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[31]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[30]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[29]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[28]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1717.820 ; gain = 280.445 ; free physical = 243693 ; free virtual = 311731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.824 ; gain = 280.449 ; free physical = 243661 ; free virtual = 311699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1725.828 ; gain = 288.453 ; free physical = 243555 ; free virtual = 311593
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1725.832 ; gain = 288.457 ; free physical = 243580 ; free virtual = 311619
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1725.832 ; gain = 288.457 ; free physical = 243574 ; free virtual = 311614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1725.832 ; gain = 288.457 ; free physical = 243538 ; free virtual = 311577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1725.832 ; gain = 288.457 ; free physical = 243534 ; free virtual = 311573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1725.832 ; gain = 288.457 ; free physical = 243522 ; free virtual = 311561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1725.832 ; gain = 288.457 ; free physical = 243518 ; free virtual = 311557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     6|
|2     |LUT3  |   720|
|3     |LUT5  |   720|
|4     |LUT6  |  1080|
|5     |MUXF7 |   360|
|6     |FDCE  |  1080|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------+--------------------------------+------+
|      |Instance                          |Module                          |Cells |
+------+----------------------------------+--------------------------------+------+
|1     |top                               |                                |  3966|
|2     |  \lastshift[0].ldpc_muxregi      |ldpc_muxreg__parameterized1     |    16|
|3     |  \lastshift[10].ldpc_muxregi     |ldpc_muxreg__parameterized1_0   |    16|
|4     |  \lastshift[11].ldpc_muxregi     |ldpc_muxreg__parameterized1_1   |    16|
|5     |  \lastshift[12].ldpc_muxregi     |ldpc_muxreg__parameterized1_2   |    16|
|6     |  \lastshift[13].ldpc_muxregi     |ldpc_muxreg__parameterized1_3   |    16|
|7     |  \lastshift[14].ldpc_muxregi     |ldpc_muxreg__parameterized1_4   |    16|
|8     |  \lastshift[15].ldpc_muxregi     |ldpc_muxreg__parameterized1_5   |    16|
|9     |  \lastshift[16].ldpc_muxregi     |ldpc_muxreg__parameterized1_6   |    16|
|10    |  \lastshift[17].ldpc_muxregi     |ldpc_muxreg__parameterized1_7   |    16|
|11    |  \lastshift[18].ldpc_muxregi     |ldpc_muxreg__parameterized1_8   |    16|
|12    |  \lastshift[19].ldpc_muxregi     |ldpc_muxreg__parameterized1_9   |    16|
|13    |  \lastshift[1].ldpc_muxregi      |ldpc_muxreg__parameterized1_10  |    16|
|14    |  \lastshift[20].ldpc_muxregi     |ldpc_muxreg__parameterized1_11  |    16|
|15    |  \lastshift[21].ldpc_muxregi     |ldpc_muxreg__parameterized1_12  |    16|
|16    |  \lastshift[22].ldpc_muxregi     |ldpc_muxreg__parameterized1_13  |    16|
|17    |  \lastshift[23].ldpc_muxregi     |ldpc_muxreg__parameterized1_14  |    16|
|18    |  \lastshift[24].ldpc_muxregi     |ldpc_muxreg__parameterized1_15  |    16|
|19    |  \lastshift[25].ldpc_muxregi     |ldpc_muxreg__parameterized1_16  |    16|
|20    |  \lastshift[26].ldpc_muxregi     |ldpc_muxreg__parameterized1_17  |    16|
|21    |  \lastshift[27].ldpc_muxregi     |ldpc_muxreg__parameterized1_18  |    16|
|22    |  \lastshift[28].ldpc_muxregi     |ldpc_muxreg__parameterized1_19  |    16|
|23    |  \lastshift[29].ldpc_muxregi     |ldpc_muxreg__parameterized1_20  |    16|
|24    |  \lastshift[2].ldpc_muxregi      |ldpc_muxreg__parameterized1_21  |    16|
|25    |  \lastshift[30].ldpc_muxregi     |ldpc_muxreg__parameterized1_22  |    16|
|26    |  \lastshift[31].ldpc_muxregi     |ldpc_muxreg__parameterized1_23  |    16|
|27    |  \lastshift[32].ldpc_muxregi     |ldpc_muxreg__parameterized1_24  |    16|
|28    |  \lastshift[33].ldpc_muxregi     |ldpc_muxreg__parameterized1_25  |    16|
|29    |  \lastshift[34].ldpc_muxregi     |ldpc_muxreg__parameterized1_26  |    16|
|30    |  \lastshift[35].ldpc_muxregi     |ldpc_muxreg__parameterized1_27  |    16|
|31    |  \lastshift[36].ldpc_muxregi     |ldpc_muxreg__parameterized1_28  |    16|
|32    |  \lastshift[37].ldpc_muxregi     |ldpc_muxreg__parameterized1_29  |    16|
|33    |  \lastshift[38].ldpc_muxregi     |ldpc_muxreg__parameterized1_30  |    16|
|34    |  \lastshift[39].ldpc_muxregi     |ldpc_muxreg__parameterized1_31  |    16|
|35    |  \lastshift[3].ldpc_muxregi      |ldpc_muxreg__parameterized1_32  |    16|
|36    |  \lastshift[40].ldpc_muxregi     |ldpc_muxreg__parameterized1_33  |    16|
|37    |  \lastshift[41].ldpc_muxregi     |ldpc_muxreg__parameterized1_34  |    16|
|38    |  \lastshift[42].ldpc_muxregi     |ldpc_muxreg__parameterized1_35  |    16|
|39    |  \lastshift[43].ldpc_muxregi     |ldpc_muxreg__parameterized1_36  |    16|
|40    |  \lastshift[44].ldpc_muxregi     |ldpc_muxreg__parameterized1_37  |    16|
|41    |  \lastshift[45].ldpc_muxregi     |ldpc_muxreg__parameterized1_38  |    16|
|42    |  \lastshift[46].ldpc_muxregi     |ldpc_muxreg__parameterized1_39  |    16|
|43    |  \lastshift[47].ldpc_muxregi     |ldpc_muxreg__parameterized1_40  |    16|
|44    |  \lastshift[48].ldpc_muxregi     |ldpc_muxreg__parameterized1_41  |    16|
|45    |  \lastshift[49].ldpc_muxregi     |ldpc_muxreg__parameterized1_42  |    16|
|46    |  \lastshift[4].ldpc_muxregi      |ldpc_muxreg__parameterized1_43  |    16|
|47    |  \lastshift[50].ldpc_muxregi     |ldpc_muxreg__parameterized1_44  |    16|
|48    |  \lastshift[51].ldpc_muxregi     |ldpc_muxreg__parameterized1_45  |    16|
|49    |  \lastshift[52].ldpc_muxregi     |ldpc_muxreg__parameterized1_46  |    16|
|50    |  \lastshift[53].ldpc_muxregi     |ldpc_muxreg__parameterized1_47  |    16|
|51    |  \lastshift[54].ldpc_muxregi     |ldpc_muxreg__parameterized1_48  |    16|
|52    |  \lastshift[55].ldpc_muxregi     |ldpc_muxreg__parameterized1_49  |    16|
|53    |  \lastshift[56].ldpc_muxregi     |ldpc_muxreg__parameterized1_50  |    16|
|54    |  \lastshift[57].ldpc_muxregi     |ldpc_muxreg__parameterized1_51  |    16|
|55    |  \lastshift[58].ldpc_muxregi     |ldpc_muxreg__parameterized1_52  |    16|
|56    |  \lastshift[59].ldpc_muxregi     |ldpc_muxreg__parameterized1_53  |    16|
|57    |  \lastshift[5].ldpc_muxregi      |ldpc_muxreg__parameterized1_54  |    16|
|58    |  \lastshift[60].ldpc_muxregi     |ldpc_muxreg__parameterized1_55  |    16|
|59    |  \lastshift[61].ldpc_muxregi     |ldpc_muxreg__parameterized1_56  |    16|
|60    |  \lastshift[62].ldpc_muxregi     |ldpc_muxreg__parameterized1_57  |    16|
|61    |  \lastshift[63].ldpc_muxregi     |ldpc_muxreg__parameterized1_58  |    16|
|62    |  \lastshift[64].ldpc_muxregi     |ldpc_muxreg__parameterized1_59  |    16|
|63    |  \lastshift[65].ldpc_muxregi     |ldpc_muxreg__parameterized1_60  |    16|
|64    |  \lastshift[66].ldpc_muxregi     |ldpc_muxreg__parameterized1_61  |    16|
|65    |  \lastshift[67].ldpc_muxregi     |ldpc_muxreg__parameterized1_62  |    16|
|66    |  \lastshift[68].ldpc_muxregi     |ldpc_muxreg__parameterized1_63  |    16|
|67    |  \lastshift[69].ldpc_muxregi     |ldpc_muxreg__parameterized1_64  |    16|
|68    |  \lastshift[6].ldpc_muxregi      |ldpc_muxreg__parameterized1_65  |    16|
|69    |  \lastshift[70].ldpc_muxregi     |ldpc_muxreg__parameterized1_66  |    16|
|70    |  \lastshift[71].ldpc_muxregi     |ldpc_muxreg__parameterized1_67  |    16|
|71    |  \lastshift[72].ldpc_muxregi     |ldpc_muxreg__parameterized1_68  |    16|
|72    |  \lastshift[73].ldpc_muxregi     |ldpc_muxreg__parameterized1_69  |    16|
|73    |  \lastshift[74].ldpc_muxregi     |ldpc_muxreg__parameterized1_70  |    16|
|74    |  \lastshift[75].ldpc_muxregi     |ldpc_muxreg__parameterized1_71  |    16|
|75    |  \lastshift[76].ldpc_muxregi     |ldpc_muxreg__parameterized1_72  |    16|
|76    |  \lastshift[77].ldpc_muxregi     |ldpc_muxreg__parameterized1_73  |    16|
|77    |  \lastshift[78].ldpc_muxregi     |ldpc_muxreg__parameterized1_74  |    16|
|78    |  \lastshift[79].ldpc_muxregi     |ldpc_muxreg__parameterized1_75  |    16|
|79    |  \lastshift[7].ldpc_muxregi      |ldpc_muxreg__parameterized1_76  |    16|
|80    |  \lastshift[80].ldpc_muxregi     |ldpc_muxreg__parameterized1_77  |    16|
|81    |  \lastshift[81].ldpc_muxregi     |ldpc_muxreg__parameterized1_78  |    16|
|82    |  \lastshift[82].ldpc_muxregi     |ldpc_muxreg__parameterized1_79  |    16|
|83    |  \lastshift[83].ldpc_muxregi     |ldpc_muxreg__parameterized1_80  |    16|
|84    |  \lastshift[84].ldpc_muxregi     |ldpc_muxreg__parameterized1_81  |    16|
|85    |  \lastshift[85].ldpc_muxregi     |ldpc_muxreg__parameterized1_82  |    16|
|86    |  \lastshift[86].ldpc_muxregi     |ldpc_muxreg__parameterized1_83  |    16|
|87    |  \lastshift[87].ldpc_muxregi     |ldpc_muxreg__parameterized1_84  |    16|
|88    |  \lastshift[88].ldpc_muxregi     |ldpc_muxreg__parameterized1_85  |    16|
|89    |  \lastshift[89].ldpc_muxregi     |ldpc_muxreg__parameterized1_86  |    16|
|90    |  \lastshift[8].ldpc_muxregi      |ldpc_muxreg__parameterized1_87  |    16|
|91    |  \lastshift[9].ldpc_muxregi      |ldpc_muxreg__parameterized1_88  |    16|
|92    |  \middleshift[0].ldpc_muxregi    |ldpc_muxreg__parameterized0     |     8|
|93    |  \middleshift[10].ldpc_muxregi   |ldpc_muxreg__parameterized0_89  |     8|
|94    |  \middleshift[11].ldpc_muxregi   |ldpc_muxreg__parameterized0_90  |     8|
|95    |  \middleshift[12].ldpc_muxregi   |ldpc_muxreg__parameterized0_91  |     8|
|96    |  \middleshift[13].ldpc_muxregi   |ldpc_muxreg__parameterized0_92  |     8|
|97    |  \middleshift[14].ldpc_muxregi   |ldpc_muxreg__parameterized0_93  |     8|
|98    |  \middleshift[15].ldpc_muxregi   |ldpc_muxreg__parameterized0_94  |     8|
|99    |  \middleshift[16].ldpc_muxregi   |ldpc_muxreg__parameterized0_95  |     8|
|100   |  \middleshift[17].ldpc_muxregi   |ldpc_muxreg__parameterized0_96  |     8|
|101   |  \middleshift[18].ldpc_muxregi   |ldpc_muxreg__parameterized0_97  |     8|
|102   |  \middleshift[19].ldpc_muxregi   |ldpc_muxreg__parameterized0_98  |     8|
|103   |  \middleshift[1].ldpc_muxregi    |ldpc_muxreg__parameterized0_99  |     8|
|104   |  \middleshift[20].ldpc_muxregi   |ldpc_muxreg__parameterized0_100 |     8|
|105   |  \middleshift[21].ldpc_muxregi   |ldpc_muxreg__parameterized0_101 |     8|
|106   |  \middleshift[22].ldpc_muxregi   |ldpc_muxreg__parameterized0_102 |     8|
|107   |  \middleshift[23].ldpc_muxregi   |ldpc_muxreg__parameterized0_103 |     8|
|108   |  \middleshift[24].ldpc_muxregi   |ldpc_muxreg__parameterized0_104 |     8|
|109   |  \middleshift[25].ldpc_muxregi   |ldpc_muxreg__parameterized0_105 |     8|
|110   |  \middleshift[26].ldpc_muxregi   |ldpc_muxreg__parameterized0_106 |     8|
|111   |  \middleshift[27].ldpc_muxregi   |ldpc_muxreg__parameterized0_107 |     8|
|112   |  \middleshift[28].ldpc_muxregi   |ldpc_muxreg__parameterized0_108 |     8|
|113   |  \middleshift[29].ldpc_muxregi   |ldpc_muxreg__parameterized0_109 |     8|
|114   |  \middleshift[2].ldpc_muxregi    |ldpc_muxreg__parameterized0_110 |     8|
|115   |  \middleshift[30].ldpc_muxregi   |ldpc_muxreg__parameterized0_111 |     8|
|116   |  \middleshift[31].ldpc_muxregi   |ldpc_muxreg__parameterized0_112 |     8|
|117   |  \middleshift[32].ldpc_muxregi   |ldpc_muxreg__parameterized0_113 |     8|
|118   |  \middleshift[33].ldpc_muxregi   |ldpc_muxreg__parameterized0_114 |     8|
|119   |  \middleshift[34].ldpc_muxregi   |ldpc_muxreg__parameterized0_115 |     8|
|120   |  \middleshift[35].ldpc_muxregi   |ldpc_muxreg__parameterized0_116 |     8|
|121   |  \middleshift[36].ldpc_muxregi   |ldpc_muxreg__parameterized0_117 |     8|
|122   |  \middleshift[37].ldpc_muxregi   |ldpc_muxreg__parameterized0_118 |     8|
|123   |  \middleshift[38].ldpc_muxregi   |ldpc_muxreg__parameterized0_119 |     8|
|124   |  \middleshift[39].ldpc_muxregi   |ldpc_muxreg__parameterized0_120 |     8|
|125   |  \middleshift[3].ldpc_muxregi    |ldpc_muxreg__parameterized0_121 |     8|
|126   |  \middleshift[40].ldpc_muxregi   |ldpc_muxreg__parameterized0_122 |     8|
|127   |  \middleshift[41].ldpc_muxregi   |ldpc_muxreg__parameterized0_123 |     8|
|128   |  \middleshift[42].ldpc_muxregi   |ldpc_muxreg__parameterized0_124 |     8|
|129   |  \middleshift[43].ldpc_muxregi   |ldpc_muxreg__parameterized0_125 |     8|
|130   |  \middleshift[44].ldpc_muxregi   |ldpc_muxreg__parameterized0_126 |     8|
|131   |  \middleshift[45].ldpc_muxregi   |ldpc_muxreg__parameterized0_127 |     8|
|132   |  \middleshift[46].ldpc_muxregi   |ldpc_muxreg__parameterized0_128 |     8|
|133   |  \middleshift[47].ldpc_muxregi   |ldpc_muxreg__parameterized0_129 |     8|
|134   |  \middleshift[48].ldpc_muxregi   |ldpc_muxreg__parameterized0_130 |     8|
|135   |  \middleshift[49].ldpc_muxregi   |ldpc_muxreg__parameterized0_131 |     8|
|136   |  \middleshift[4].ldpc_muxregi    |ldpc_muxreg__parameterized0_132 |     8|
|137   |  \middleshift[50].ldpc_muxregi   |ldpc_muxreg__parameterized0_133 |     8|
|138   |  \middleshift[51].ldpc_muxregi   |ldpc_muxreg__parameterized0_134 |     8|
|139   |  \middleshift[52].ldpc_muxregi   |ldpc_muxreg__parameterized0_135 |     8|
|140   |  \middleshift[53].ldpc_muxregi   |ldpc_muxreg__parameterized0_136 |     8|
|141   |  \middleshift[54].ldpc_muxregi   |ldpc_muxreg__parameterized0_137 |     8|
|142   |  \middleshift[55].ldpc_muxregi   |ldpc_muxreg__parameterized0_138 |     8|
|143   |  \middleshift[56].ldpc_muxregi   |ldpc_muxreg__parameterized0_139 |     8|
|144   |  \middleshift[57].ldpc_muxregi   |ldpc_muxreg__parameterized0_140 |     8|
|145   |  \middleshift[58].ldpc_muxregi   |ldpc_muxreg__parameterized0_141 |     8|
|146   |  \middleshift[59].ldpc_muxregi   |ldpc_muxreg__parameterized0_142 |     8|
|147   |  \middleshift[5].ldpc_muxregi    |ldpc_muxreg__parameterized0_143 |     8|
|148   |  \middleshift[60].ldpc_muxregi   |ldpc_muxreg__parameterized0_144 |     8|
|149   |  \middleshift[61].ldpc_muxregi   |ldpc_muxreg__parameterized0_145 |     8|
|150   |  \middleshift[62].ldpc_muxregi   |ldpc_muxreg__parameterized0_146 |     8|
|151   |  \middleshift[63].ldpc_muxregi   |ldpc_muxreg__parameterized0_147 |     8|
|152   |  \middleshift[64].ldpc_muxregi   |ldpc_muxreg__parameterized0_148 |     8|
|153   |  \middleshift[65].ldpc_muxregi   |ldpc_muxreg__parameterized0_149 |     8|
|154   |  \middleshift[66].ldpc_muxregi   |ldpc_muxreg__parameterized0_150 |     8|
|155   |  \middleshift[67].ldpc_muxregi   |ldpc_muxreg__parameterized0_151 |     8|
|156   |  \middleshift[68].ldpc_muxregi   |ldpc_muxreg__parameterized0_152 |     8|
|157   |  \middleshift[69].ldpc_muxregi   |ldpc_muxreg__parameterized0_153 |     8|
|158   |  \middleshift[6].ldpc_muxregi    |ldpc_muxreg__parameterized0_154 |     8|
|159   |  \middleshift[70].ldpc_muxregi   |ldpc_muxreg__parameterized0_155 |     8|
|160   |  \middleshift[71].ldpc_muxregi   |ldpc_muxreg__parameterized0_156 |     8|
|161   |  \middleshift[72].ldpc_muxregi   |ldpc_muxreg__parameterized0_157 |     8|
|162   |  \middleshift[73].ldpc_muxregi   |ldpc_muxreg__parameterized0_158 |     8|
|163   |  \middleshift[74].ldpc_muxregi   |ldpc_muxreg__parameterized0_159 |     8|
|164   |  \middleshift[75].ldpc_muxregi   |ldpc_muxreg__parameterized0_160 |     8|
|165   |  \middleshift[76].ldpc_muxregi   |ldpc_muxreg__parameterized0_161 |     8|
|166   |  \middleshift[77].ldpc_muxregi   |ldpc_muxreg__parameterized0_162 |     8|
|167   |  \middleshift[78].ldpc_muxregi   |ldpc_muxreg__parameterized0_163 |     8|
|168   |  \middleshift[79].ldpc_muxregi   |ldpc_muxreg__parameterized0_164 |     8|
|169   |  \middleshift[7].ldpc_muxregi    |ldpc_muxreg__parameterized0_165 |     8|
|170   |  \middleshift[80].ldpc_muxregi   |ldpc_muxreg__parameterized0_166 |     8|
|171   |  \middleshift[81].ldpc_muxregi   |ldpc_muxreg__parameterized0_167 |     8|
|172   |  \middleshift[82].ldpc_muxregi   |ldpc_muxreg__parameterized0_168 |     8|
|173   |  \middleshift[83].ldpc_muxregi   |ldpc_muxreg__parameterized0_169 |     8|
|174   |  \middleshift[84].ldpc_muxregi   |ldpc_muxreg__parameterized0_170 |     8|
|175   |  \middleshift[85].ldpc_muxregi   |ldpc_muxreg__parameterized0_171 |     8|
|176   |  \middleshift[86].ldpc_muxregi   |ldpc_muxreg__parameterized0_172 |     8|
|177   |  \middleshift[87].ldpc_muxregi   |ldpc_muxreg__parameterized0_173 |     8|
|178   |  \middleshift[88].ldpc_muxregi   |ldpc_muxreg__parameterized0_174 |     8|
|179   |  \middleshift[89].ldpc_muxregi   |ldpc_muxreg__parameterized0_175 |     8|
|180   |  \middleshift[8].ldpc_muxregi    |ldpc_muxreg__parameterized0_176 |     8|
|181   |  \middleshift[9].ldpc_muxregi    |ldpc_muxreg__parameterized0_177 |     8|
|182   |  \quartershift[0].ldpc_muxregi   |ldpc_muxreg                     |    16|
|183   |  \quartershift[10].ldpc_muxregi  |ldpc_muxreg_178                 |    16|
|184   |  \quartershift[11].ldpc_muxregi  |ldpc_muxreg_179                 |    16|
|185   |  \quartershift[12].ldpc_muxregi  |ldpc_muxreg_180                 |    16|
|186   |  \quartershift[13].ldpc_muxregi  |ldpc_muxreg_181                 |    16|
|187   |  \quartershift[14].ldpc_muxregi  |ldpc_muxreg_182                 |    16|
|188   |  \quartershift[15].ldpc_muxregi  |ldpc_muxreg_183                 |    16|
|189   |  \quartershift[16].ldpc_muxregi  |ldpc_muxreg_184                 |    16|
|190   |  \quartershift[17].ldpc_muxregi  |ldpc_muxreg_185                 |    16|
|191   |  \quartershift[18].ldpc_muxregi  |ldpc_muxreg_186                 |    16|
|192   |  \quartershift[19].ldpc_muxregi  |ldpc_muxreg_187                 |    16|
|193   |  \quartershift[1].ldpc_muxregi   |ldpc_muxreg_188                 |    16|
|194   |  \quartershift[20].ldpc_muxregi  |ldpc_muxreg_189                 |    16|
|195   |  \quartershift[21].ldpc_muxregi  |ldpc_muxreg_190                 |    16|
|196   |  \quartershift[22].ldpc_muxregi  |ldpc_muxreg_191                 |    16|
|197   |  \quartershift[23].ldpc_muxregi  |ldpc_muxreg_192                 |    20|
|198   |  \quartershift[24].ldpc_muxregi  |ldpc_muxreg_193                 |    20|
|199   |  \quartershift[25].ldpc_muxregi  |ldpc_muxreg_194                 |    20|
|200   |  \quartershift[26].ldpc_muxregi  |ldpc_muxreg_195                 |    20|
|201   |  \quartershift[27].ldpc_muxregi  |ldpc_muxreg_196                 |    20|
|202   |  \quartershift[28].ldpc_muxregi  |ldpc_muxreg_197                 |    20|
|203   |  \quartershift[29].ldpc_muxregi  |ldpc_muxreg_198                 |    20|
|204   |  \quartershift[2].ldpc_muxregi   |ldpc_muxreg_199                 |    16|
|205   |  \quartershift[30].ldpc_muxregi  |ldpc_muxreg_200                 |    20|
|206   |  \quartershift[31].ldpc_muxregi  |ldpc_muxreg_201                 |    20|
|207   |  \quartershift[32].ldpc_muxregi  |ldpc_muxreg_202                 |    20|
|208   |  \quartershift[33].ldpc_muxregi  |ldpc_muxreg_203                 |    20|
|209   |  \quartershift[34].ldpc_muxregi  |ldpc_muxreg_204                 |    20|
|210   |  \quartershift[35].ldpc_muxregi  |ldpc_muxreg_205                 |    20|
|211   |  \quartershift[36].ldpc_muxregi  |ldpc_muxreg_206                 |    20|
|212   |  \quartershift[37].ldpc_muxregi  |ldpc_muxreg_207                 |    20|
|213   |  \quartershift[38].ldpc_muxregi  |ldpc_muxreg_208                 |    20|
|214   |  \quartershift[39].ldpc_muxregi  |ldpc_muxreg_209                 |    20|
|215   |  \quartershift[3].ldpc_muxregi   |ldpc_muxreg_210                 |    16|
|216   |  \quartershift[40].ldpc_muxregi  |ldpc_muxreg_211                 |    20|
|217   |  \quartershift[41].ldpc_muxregi  |ldpc_muxreg_212                 |    20|
|218   |  \quartershift[42].ldpc_muxregi  |ldpc_muxreg_213                 |    20|
|219   |  \quartershift[43].ldpc_muxregi  |ldpc_muxreg_214                 |    20|
|220   |  \quartershift[44].ldpc_muxregi  |ldpc_muxreg_215                 |    20|
|221   |  \quartershift[45].ldpc_muxregi  |ldpc_muxreg_216                 |    20|
|222   |  \quartershift[46].ldpc_muxregi  |ldpc_muxreg_217                 |    20|
|223   |  \quartershift[47].ldpc_muxregi  |ldpc_muxreg_218                 |    20|
|224   |  \quartershift[48].ldpc_muxregi  |ldpc_muxreg_219                 |    20|
|225   |  \quartershift[49].ldpc_muxregi  |ldpc_muxreg_220                 |    20|
|226   |  \quartershift[4].ldpc_muxregi   |ldpc_muxreg_221                 |    16|
|227   |  \quartershift[50].ldpc_muxregi  |ldpc_muxreg_222                 |    20|
|228   |  \quartershift[51].ldpc_muxregi  |ldpc_muxreg_223                 |    20|
|229   |  \quartershift[52].ldpc_muxregi  |ldpc_muxreg_224                 |    20|
|230   |  \quartershift[53].ldpc_muxregi  |ldpc_muxreg_225                 |    20|
|231   |  \quartershift[54].ldpc_muxregi  |ldpc_muxreg_226                 |    20|
|232   |  \quartershift[55].ldpc_muxregi  |ldpc_muxreg_227                 |    20|
|233   |  \quartershift[56].ldpc_muxregi  |ldpc_muxreg_228                 |    20|
|234   |  \quartershift[57].ldpc_muxregi  |ldpc_muxreg_229                 |    20|
|235   |  \quartershift[58].ldpc_muxregi  |ldpc_muxreg_230                 |    20|
|236   |  \quartershift[59].ldpc_muxregi  |ldpc_muxreg_231                 |    20|
|237   |  \quartershift[5].ldpc_muxregi   |ldpc_muxreg_232                 |    16|
|238   |  \quartershift[60].ldpc_muxregi  |ldpc_muxreg_233                 |    20|
|239   |  \quartershift[61].ldpc_muxregi  |ldpc_muxreg_234                 |    20|
|240   |  \quartershift[62].ldpc_muxregi  |ldpc_muxreg_235                 |    20|
|241   |  \quartershift[63].ldpc_muxregi  |ldpc_muxreg_236                 |    20|
|242   |  \quartershift[64].ldpc_muxregi  |ldpc_muxreg_237                 |    20|
|243   |  \quartershift[65].ldpc_muxregi  |ldpc_muxreg_238                 |    20|
|244   |  \quartershift[66].ldpc_muxregi  |ldpc_muxreg_239                 |    20|
|245   |  \quartershift[67].ldpc_muxregi  |ldpc_muxreg_240                 |    24|
|246   |  \quartershift[68].ldpc_muxregi  |ldpc_muxreg_241                 |    24|
|247   |  \quartershift[69].ldpc_muxregi  |ldpc_muxreg_242                 |    24|
|248   |  \quartershift[6].ldpc_muxregi   |ldpc_muxreg_243                 |    16|
|249   |  \quartershift[70].ldpc_muxregi  |ldpc_muxreg_244                 |    24|
|250   |  \quartershift[71].ldpc_muxregi  |ldpc_muxreg_245                 |    24|
|251   |  \quartershift[72].ldpc_muxregi  |ldpc_muxreg_246                 |    24|
|252   |  \quartershift[73].ldpc_muxregi  |ldpc_muxreg_247                 |    24|
|253   |  \quartershift[74].ldpc_muxregi  |ldpc_muxreg_248                 |    24|
|254   |  \quartershift[75].ldpc_muxregi  |ldpc_muxreg_249                 |    24|
|255   |  \quartershift[76].ldpc_muxregi  |ldpc_muxreg_250                 |    24|
|256   |  \quartershift[77].ldpc_muxregi  |ldpc_muxreg_251                 |    24|
|257   |  \quartershift[78].ldpc_muxregi  |ldpc_muxreg_252                 |    24|
|258   |  \quartershift[79].ldpc_muxregi  |ldpc_muxreg_253                 |    24|
|259   |  \quartershift[7].ldpc_muxregi   |ldpc_muxreg_254                 |    16|
|260   |  \quartershift[80].ldpc_muxregi  |ldpc_muxreg_255                 |    24|
|261   |  \quartershift[81].ldpc_muxregi  |ldpc_muxreg_256                 |    24|
|262   |  \quartershift[82].ldpc_muxregi  |ldpc_muxreg_257                 |    24|
|263   |  \quartershift[83].ldpc_muxregi  |ldpc_muxreg_258                 |    24|
|264   |  \quartershift[84].ldpc_muxregi  |ldpc_muxreg_259                 |    24|
|265   |  \quartershift[85].ldpc_muxregi  |ldpc_muxreg_260                 |    24|
|266   |  \quartershift[86].ldpc_muxregi  |ldpc_muxreg_261                 |    24|
|267   |  \quartershift[87].ldpc_muxregi  |ldpc_muxreg_262                 |    26|
|268   |  \quartershift[88].ldpc_muxregi  |ldpc_muxreg_263                 |    26|
|269   |  \quartershift[89].ldpc_muxregi  |ldpc_muxreg_264                 |    26|
|270   |  \quartershift[8].ldpc_muxregi   |ldpc_muxreg_265                 |    16|
|271   |  \quartershift[9].ldpc_muxregi   |ldpc_muxreg_266                 |    16|
+------+----------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1725.832 ; gain = 288.457 ; free physical = 243516 ; free virtual = 311555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1725.832 ; gain = 288.457 ; free physical = 243515 ; free virtual = 311554
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1725.836 ; gain = 288.457 ; free physical = 243525 ; free virtual = 311565
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.012 ; gain = 0.000 ; free physical = 243278 ; free virtual = 311312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1859.012 ; gain = 421.734 ; free physical = 243331 ; free virtual = 311366
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2420.664 ; gain = 561.652 ; free physical = 243903 ; free virtual = 311915
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.664 ; gain = 0.000 ; free physical = 243902 ; free virtual = 311914
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.676 ; gain = 0.000 ; free physical = 243886 ; free virtual = 311901
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2559.953 ; gain = 0.004 ; free physical = 243398 ; free virtual = 311401

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 102390d69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 243395 ; free virtual = 311398

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 102390d69

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244551 ; free virtual = 312541
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 102390d69

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244551 ; free virtual = 312541
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 102390d69

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244546 ; free virtual = 312537
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 102390d69

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244545 ; free virtual = 312535
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 102390d69

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244537 ; free virtual = 312527
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 102390d69

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244535 ; free virtual = 312525
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244534 ; free virtual = 312524
Ending Logic Optimization Task | Checksum: 102390d69

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244527 ; free virtual = 312517

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 102390d69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244527 ; free virtual = 312517

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 102390d69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244527 ; free virtual = 312517

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244527 ; free virtual = 312517
Ending Netlist Obfuscation Task | Checksum: 102390d69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 244527 ; free virtual = 312517
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2559.953 ; gain = 0.004 ; free physical = 244528 ; free virtual = 312518
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 102390d69
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module ldpc_shuffle ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2591.938 ; gain = 0.000 ; free physical = 244472 ; free virtual = 312462
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.273 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2591.938 ; gain = 0.000 ; free physical = 244465 ; free virtual = 312455
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2766.086 ; gain = 174.148 ; free physical = 244390 ; free virtual = 312380
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2785.105 ; gain = 19.020 ; free physical = 244386 ; free virtual = 312376
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2785.105 ; gain = 193.168 ; free physical = 244386 ; free virtual = 312376

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244407 ; free virtual = 312397


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design ldpc_shuffle ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1080
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 102390d69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244402 ; free virtual = 312392
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 102390d69
Power optimization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2785.105 ; gain = 225.152 ; free physical = 244398 ; free virtual = 312388
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26905840 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 102390d69

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244393 ; free virtual = 312384
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 102390d69

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244391 ; free virtual = 312381
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 102390d69

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244366 ; free virtual = 312356
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 102390d69

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244375 ; free virtual = 312365
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 102390d69

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244361 ; free virtual = 312351

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244366 ; free virtual = 312356
Ending Netlist Obfuscation Task | Checksum: 102390d69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244360 ; free virtual = 312350
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244116 ; free virtual = 312100
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8bae07cb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244130 ; free virtual = 312114
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244127 ; free virtual = 312111

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 26ee23a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244165 ; free virtual = 312152

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dbecc494

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244096 ; free virtual = 312080

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dbecc494

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244090 ; free virtual = 312075
Phase 1 Placer Initialization | Checksum: dbecc494

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244077 ; free virtual = 312062

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 3f1d0a47

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 244064 ; free virtual = 312049

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243901 ; free virtual = 311885

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: a3a197a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243896 ; free virtual = 311880
Phase 2 Global Placement | Checksum: 11d271ede

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243898 ; free virtual = 311882

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11d271ede

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243897 ; free virtual = 311881

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104e3f9ac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243898 ; free virtual = 311882

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 69275b0b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243896 ; free virtual = 311881

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ef42fd9e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243893 ; free virtual = 311879

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d7ee4d89

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243786 ; free virtual = 311771

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d7ee4d89

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243826 ; free virtual = 311811

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1618c1efe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243827 ; free virtual = 311811
Phase 3 Detail Placement | Checksum: 1618c1efe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243824 ; free virtual = 311808

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1800c1fa6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1800c1fa6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243853 ; free virtual = 311838
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.464. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d4df9a62

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243850 ; free virtual = 311837
Phase 4.1 Post Commit Optimization | Checksum: 1d4df9a62

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243852 ; free virtual = 311836

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d4df9a62

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243844 ; free virtual = 311828

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d4df9a62

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243849 ; free virtual = 311833

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243849 ; free virtual = 311833
Phase 4.4 Final Placement Cleanup | Checksum: 276875744

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243849 ; free virtual = 311833
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 276875744

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243842 ; free virtual = 311827
Ending Placer Task | Checksum: 1e4fa611e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243863 ; free virtual = 311847
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243865 ; free virtual = 311849
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243836 ; free virtual = 311820
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 243829 ; free virtual = 311814
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 246438 ; free virtual = 314186
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ff080b2f ConstDB: 0 ShapeSum: e5f255ef RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "vn_concat[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "first_half" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "first_half". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[270]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[270]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[270]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[270]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[354]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[354]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[354]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[354]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[262]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[262]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[262]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[262]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[322]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[322]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[322]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[322]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[213]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[213]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[213]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[213]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[202]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[202]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[202]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[202]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[293]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[293]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[293]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[293]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[294]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[294]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[294]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[294]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[225]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[225]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[225]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[225]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[226]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[226]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[226]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[226]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[261]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[261]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[261]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[261]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[305]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[305]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[305]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[305]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[286]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[286]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[286]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[286]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[318]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[318]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[318]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[318]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[346]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[346]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[346]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[346]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_concat[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_concat[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vn_concat[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vn_concat[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: cccf7190

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245698 ; free virtual = 313493
Post Restoration Checksum: NetGraph: 92273a48 NumContArr: 3aa83748 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cccf7190

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245696 ; free virtual = 313491

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cccf7190

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245661 ; free virtual = 313456

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cccf7190

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245661 ; free virtual = 313456
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2182b7e66

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245657 ; free virtual = 313453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.499  | TNS=0.000  | WHS=0.131  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 25fa2a2ce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245650 ; free virtual = 313445

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 162d3a4e2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245640 ; free virtual = 313435

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 448
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.076  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 138ecf3c7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245555 ; free virtual = 313351
Phase 4 Rip-up And Reroute | Checksum: 138ecf3c7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245557 ; free virtual = 313352

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 138ecf3c7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245563 ; free virtual = 313358

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 138ecf3c7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245562 ; free virtual = 313357
Phase 5 Delay and Skew Optimization | Checksum: 138ecf3c7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245564 ; free virtual = 313359

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e1c4cdb9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245561 ; free virtual = 313356
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.076  | TNS=0.000  | WHS=0.217  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e1c4cdb9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245557 ; free virtual = 313352
Phase 6 Post Hold Fix | Checksum: e1c4cdb9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245556 ; free virtual = 313351

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.350523 %
  Global Horizontal Routing Utilization  = 0.451572 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bf97b000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245553 ; free virtual = 313348

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bf97b000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245557 ; free virtual = 313352

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1811fb987

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245560 ; free virtual = 313355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.076  | TNS=0.000  | WHS=0.217  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1811fb987

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245554 ; free virtual = 313349
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245587 ; free virtual = 313382

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245587 ; free virtual = 313382
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245582 ; free virtual = 313377
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245579 ; free virtual = 313375
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2785.105 ; gain = 0.000 ; free physical = 245576 ; free virtual = 313376
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2899.941 ; gain = 0.000 ; free physical = 246019 ; free virtual = 313813
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:00:29 2022...
