{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 460.0000"
  ],
  "cts__clock__skew__hold": -17.5091,
  "cts__clock__skew__hold__post_repair": -17.3281,
  "cts__clock__skew__hold__pre_repair": -17.3281,
  "cts__clock__skew__setup": 11.5553,
  "cts__clock__skew__setup__post_repair": 11.4801,
  "cts__clock__skew__setup__pre_repair": 11.4801,
  "cts__design__instance__area": 5415.8633,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 5415.7178,
  "cts__design__instance__area__pre_repair": 5415.7178,
  "cts__design__instance__area__stdcell": 5415.8633,
  "cts__design__instance__area__stdcell__post_repair": 5415.7178,
  "cts__design__instance__area__stdcell__pre_repair": 5415.7178,
  "cts__design__instance__count": 20130,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 20130,
  "cts__design__instance__count__pre_repair": 20130,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 20130,
  "cts__design__instance__count__stdcell__post_repair": 20130,
  "cts__design__instance__count__stdcell__pre_repair": 20130,
  "cts__design__instance__displacement__max": 1.416,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 1.992,
  "cts__design__instance__utilization": 0.5121,
  "cts__design__instance__utilization__post_repair": 0.5121,
  "cts__design__instance__utilization__pre_repair": 0.5121,
  "cts__design__instance__utilization__stdcell": 0.5121,
  "cts__design__instance__utilization__stdcell__post_repair": 0.5121,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.5121,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0179,
  "cts__power__internal__total__post_repair": 0.0179,
  "cts__power__internal__total__pre_repair": 0.0179,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0212,
  "cts__power__switching__total__post_repair": 0.0211,
  "cts__power__switching__total__pre_repair": 0.0211,
  "cts__power__total": 0.039,
  "cts__power__total__post_repair": 0.0389,
  "cts__power__total__pre_repair": 0.0389,
  "cts__route__wirelength__estimated": 111445.934,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.8833,
  "cts__timing__drv__max_cap_limit__post_repair": 0.8833,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.8833,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.1173,
  "cts__timing__drv__max_slew_limit__post_repair": 0.175,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.175,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -6.91,
  "cts__timing__setup__tns__pre_repair": -6.91,
  "cts__timing__setup__ws": 0.44,
  "cts__timing__setup__ws__post_repair": -6.69,
  "cts__timing__setup__ws__pre_repair": -6.69,
  "detailedplace__cpu__total": 18.42,
  "detailedplace__design__instance__area": 5403.5249,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 5403.5249,
  "detailedplace__design__instance__count": 20109,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 20109,
  "detailedplace__design__instance__displacement__max": 10.5285,
  "detailedplace__design__instance__displacement__mean": 0.5875,
  "detailedplace__design__instance__displacement__total": 11822.244,
  "detailedplace__design__instance__utilization": 0.511,
  "detailedplace__design__instance__utilization__stdcell": 0.511,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 408668.0,
  "detailedplace__power__internal__total": 0.0176,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0199,
  "detailedplace__power__total": 0.0375,
  "detailedplace__route__wirelength__estimated": 116242.4305,
  "detailedplace__runtime__total": "0:18.83",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.8833,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.175,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 0.23,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 26357,
  "detailedroute__route__drc_errors__iter:2": 4934,
  "detailedroute__route__drc_errors__iter:3": 4694,
  "detailedroute__route__drc_errors__iter:4": 60,
  "detailedroute__route__drc_errors__iter:5": 2,
  "detailedroute__route__drc_errors__iter:6": 1,
  "detailedroute__route__drc_errors__iter:7": 0,
  "detailedroute__route__net": 19707,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 199046,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 199046,
  "detailedroute__route__wirelength": 143232,
  "detailedroute__route__wirelength__iter:1": 146225,
  "detailedroute__route__wirelength__iter:2": 144195,
  "detailedroute__route__wirelength__iter:3": 143405,
  "detailedroute__route__wirelength__iter:4": 143242,
  "detailedroute__route__wirelength__iter:5": 143233,
  "detailedroute__route__wirelength__iter:6": 143232,
  "detailedroute__route__wirelength__iter:7": 143232,
  "finish__clock__skew__hold": -19.9406,
  "finish__clock__skew__setup": 14.1943,
  "finish__cpu__total": 28.06,
  "finish__design__instance__area": 5415.8633,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 5415.8633,
  "finish__design__instance__count": 20130,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 20130,
  "finish__design__instance__utilization": 0.5121,
  "finish__design__instance__utilization__stdcell": 0.5121,
  "finish__design__io": 388,
  "finish__mem__peak": 861044.0,
  "finish__power__internal__total": 0.0179,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0213,
  "finish__power__total": 0.0392,
  "finish__runtime__total": "0:48.69",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.7865,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.8461,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 12.03,
  "finish__timing__wns_percent_delay": 2.377055,
  "floorplan__cpu__total": 4.32,
  "floorplan__design__instance__area": 4084.2869,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 4084.2869,
  "floorplan__design__instance__count": 19022,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 19022,
  "floorplan__design__instance__utilization": 0.3862,
  "floorplan__design__instance__utilization__stdcell": 0.3862,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 348452.0,
  "floorplan__power__internal__total": 0.0142,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0096,
  "floorplan__power__total": 0.0238,
  "floorplan__runtime__total": "0:05.05",
  "floorplan__timing__setup__tns": -58521.0508,
  "floorplan__timing__setup__ws": -535.62,
  "globalplace__design__instance__area": 4500.7764,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 4500.7764,
  "globalplace__design__instance__count": 19704,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 19704,
  "globalplace__design__instance__utilization": 0.4256,
  "globalplace__design__instance__utilization__stdcell": 0.4256,
  "globalplace__design__io": 388,
  "globalplace__power__internal__total": 0.0146,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0164,
  "globalplace__power__total": 0.0309,
  "globalplace__timing__setup__tns": -217920.1875,
  "globalplace__timing__setup__ws": -1499.97,
  "globalroute__clock__skew__hold": -35.6186,
  "globalroute__clock__skew__setup": 28.3579,
  "globalroute__design__instance__area": 5415.8633,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 5415.8633,
  "globalroute__design__instance__count": 20130,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 20130,
  "globalroute__design__instance__utilization": 0.5121,
  "globalroute__design__instance__utilization__stdcell": 0.5121,
  "globalroute__design__io": 388,
  "globalroute__power__internal__total": 0.0179,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0228,
  "globalroute__power__total": 0.0407,
  "globalroute__timing__clock__slack": -5.322,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.7865,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.7808,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -6.69,
  "globalroute__timing__setup__ws": -5.32,
  "placeopt__cpu__total": 15.3,
  "placeopt__design__instance__area": 5403.5249,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 4500.7764,
  "placeopt__design__instance__area__stdcell": 5403.5249,
  "placeopt__design__instance__area__stdcell__pre_opt": 4500.7764,
  "placeopt__design__instance__count": 20109,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 19704,
  "placeopt__design__instance__count__stdcell": 20109,
  "placeopt__design__instance__count__stdcell__pre_opt": 19704,
  "placeopt__design__instance__utilization": 0.511,
  "placeopt__design__instance__utilization__pre_opt": 0.4256,
  "placeopt__design__instance__utilization__stdcell": 0.511,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.4256,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 424700.0,
  "placeopt__power__internal__total": 0.0175,
  "placeopt__power__internal__total__pre_opt": 0.0146,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0198,
  "placeopt__power__switching__total__pre_opt": 0.0164,
  "placeopt__power__total": 0.0374,
  "placeopt__power__total__pre_opt": 0.0309,
  "placeopt__runtime__total": "0:15.71",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.8815,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.2342,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": -217920.1875,
  "placeopt__timing__setup__ws": 10.25,
  "placeopt__timing__setup__ws__pre_opt": -1499.97,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2022-12-09 00:24",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6020-g505551d2d",
  "run__flow__platform": "gf12",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1uA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "7b691580113b4e2d30ecf76d3ea2f20ff2a61975",
  "run__flow__scripts_commit": "05f3f8bf39b463355227f15839411de4f536974e",
  "run__flow__uuid": "9b8a8f3c-4536-4d80-aa00-bc1211abf965",
  "run__flow__variant": "base",
  "synth__cpu__total": 77.63,
  "synth__design__instance__area__stdcell": 4262.243328,
  "synth__design__instance__count__stdcell": 19936.0,
  "synth__mem__peak": 720948.0,
  "synth__runtime__total": "1:22.22",
  "total_time": "0:02:50.500000"
}