vendor_name = ModelSim
<<<<<<< HEAD
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/bin_to_disp.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/bin2bcd_12bit.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/ctrl.vhdl
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/FFJK.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/waveforms/FFJK.vwf
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/reg4bits.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/FullAdder.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/adder4bits.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/subtractor4bits.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux2x1_4bits.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux4x1_4bits.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/decoder2x4.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/Vector_to_integer.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp_teste.vwf
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu_teste_0.vwf
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/opcode_decoder.vhd
source_file = 1, /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/db/processador.cbx.xml
source_file = 1, /home/linksnow/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/linksnow/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/linksnow/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/linksnow/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = cpu
instance = comp, \controller|SW_In_ACC[0] , controller|SW_In_ACC[0], cpu, 1
instance = comp, \datapath|Register_File|R1|FF0|aux , datapath|Register_File|R1|FF0|aux, cpu, 1
instance = comp, \datapath|Register_File|R1|FF1|aux , datapath|Register_File|R1|FF1|aux, cpu, 1
instance = comp, \datapath|accumulador|FF1|aux~0 , datapath|accumulador|FF1|aux~0, cpu, 1
instance = comp, \datapath|Register_File|R1|FF3|aux , datapath|Register_File|R1|FF3|aux, cpu, 1
instance = comp, \controller|Mux11~0 , controller|Mux11~0, cpu, 1
instance = comp, \controller|RF_wr , controller|RF_wr, cpu, 1
instance = comp, \controller|Selector7~0 , controller|Selector7~0, cpu, 1
instance = comp, \controller|Selector3~2 , controller|Selector3~2, cpu, 1
instance = comp, \clk~I , clk, cpu, 1
instance = comp, \clk~clkctrl , clk~clkctrl, cpu, 1
instance = comp, \controller|Mux4~0 , controller|Mux4~0, cpu, 1
instance = comp, \controller|ADDRESS[1] , controller|ADDRESS[1], cpu, 1
instance = comp, \controller|Mux2~0 , controller|Mux2~0, cpu, 1
instance = comp, \controller|OPCODE[0] , controller|OPCODE[0], cpu, 1
instance = comp, \controller|Mux29~0 , controller|Mux29~0, cpu, 1
instance = comp, \controller|Selector2~0 , controller|Selector2~0, cpu, 1
instance = comp, \controller|Selector2~1 , controller|Selector2~1, cpu, 1
instance = comp, \controller|PC[1] , controller|PC[1], cpu, 1
instance = comp, \controller|Mux0~0 , controller|Mux0~0, cpu, 1
instance = comp, \controller|OPCODE[2] , controller|OPCODE[2], cpu, 1
instance = comp, \controller|ADDRESS[3] , controller|ADDRESS[3], cpu, 1
instance = comp, \controller|Selector4~0 , controller|Selector4~0, cpu, 1
instance = comp, \start~I , start, cpu, 1
instance = comp, \controller|state.init~0 , controller|state.init~0, cpu, 1
instance = comp, \controller|state.init , controller|state.init, cpu, 1
instance = comp, \controller|Selector4~1 , controller|Selector4~1, cpu, 1
instance = comp, \controller|state.fetch , controller|state.fetch, cpu, 1
instance = comp, \controller|state.Decod , controller|state.Decod, cpu, 1
instance = comp, \controller|Mux3~0 , controller|Mux3~0, cpu, 1
instance = comp, \controller|ADDRESS[2] , controller|ADDRESS[2], cpu, 1
instance = comp, \controller|Selector1~0 , controller|Selector1~0, cpu, 1
instance = comp, \controller|Selector1~1 , controller|Selector1~1, cpu, 1
instance = comp, \controller|PC[2] , controller|PC[2], cpu, 1
instance = comp, \controller|Mux1~0 , controller|Mux1~0, cpu, 1
instance = comp, \controller|OPCODE[1] , controller|OPCODE[1], cpu, 1
instance = comp, \controller|Selector5~0 , controller|Selector5~0, cpu, 1
instance = comp, \controller|state.done~0 , controller|state.done~0, cpu, 1
instance = comp, \controller|state.done , controller|state.done, cpu, 1
instance = comp, \controller|Selector3~3 , controller|Selector3~3, cpu, 1
instance = comp, \controller|Selector3~4 , controller|Selector3~4, cpu, 1
instance = comp, \controller|PC[0] , controller|PC[0], cpu, 1
instance = comp, \controller|Mux2~1 , controller|Mux2~1, cpu, 1
instance = comp, \controller|ADDRESS[0] , controller|ADDRESS[0], cpu, 1
instance = comp, \controller|imm[0]~0 , controller|imm[0]~0, cpu, 1
instance = comp, \controller|imm[0]~1 , controller|imm[0]~1, cpu, 1
instance = comp, \controller|imm[0] , controller|imm[0], cpu, 1
instance = comp, \controller|Mux10~0 , controller|Mux10~0, cpu, 1
instance = comp, \controller|SW_In_ACC[1]~0 , controller|SW_In_ACC[1]~0, cpu, 1
instance = comp, \controller|SW_In_ACC[1]~1 , controller|SW_In_ACC[1]~1, cpu, 1
instance = comp, \controller|SW_In_ACC[1] , controller|SW_In_ACC[1], cpu, 1
instance = comp, \controller|Alu_SW[2]~0 , controller|Alu_SW[2]~0, cpu, 1
instance = comp, \controller|Alu_SW[2]~1 , controller|Alu_SW[2]~1, cpu, 1
instance = comp, \controller|Alu_SW[2] , controller|Alu_SW[2], cpu, 1
instance = comp, \controller|Mux26~0 , controller|Mux26~0, cpu, 1
instance = comp, \controller|Alu_SW[1]~feeder , controller|Alu_SW[1]~feeder, cpu, 1
instance = comp, \controller|Alu_SW[1] , controller|Alu_SW[1], cpu, 1
instance = comp, \datapath|ACC_IN|Mux3~0 , datapath|ACC_IN|Mux3~0, cpu, 1
instance = comp, \controller|RF_R_addr[1]~0 , controller|RF_R_addr[1]~0, cpu, 1
instance = comp, \controller|RF_R_addr[0]~1 , controller|RF_R_addr[0]~1, cpu, 1
instance = comp, \controller|RF_R_addr[0] , controller|RF_R_addr[0], cpu, 1
instance = comp, \controller|RF_W_addr[0]~0 , controller|RF_W_addr[0]~0, cpu, 1
instance = comp, \controller|RF_W_addr[0] , controller|RF_W_addr[0], cpu, 1
instance = comp, \datapath|Register_File|WR_decoder|output[0] , datapath|Register_File|WR_decoder|output[0], cpu, 1
instance = comp, \datapath|Register_File|R0|FF0|aux , datapath|Register_File|R0|FF0|aux, cpu, 1
instance = comp, \controller|Selector6~0 , controller|Selector6~0, cpu, 1
instance = comp, \controller|Mux21~0 , controller|Mux21~0, cpu, 1
instance = comp, \controller|Selector6~1 , controller|Selector6~1, cpu, 1
instance = comp, \controller|RF_rd , controller|RF_rd, cpu, 1
instance = comp, \datapath|Register_File|output[0]~0 , datapath|Register_File|output[0]~0, cpu, 1
instance = comp, \datapath|ACC_IN|Mux3~1 , datapath|ACC_IN|Mux3~1, cpu, 1
instance = comp, \datapath|ACC_IN|Mux3~2 , datapath|ACC_IN|Mux3~2, cpu, 1
=======
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/dp.vhdl
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/ctrl.vhdl
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/cpu.vhdl
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/components/FFJK.vhd
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/waveforms/FFJK.vwf
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/components/reg4bits.vhd
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/components/FullAdder.vhd
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/components/adder4bits.vhd
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/components/subtractor4bits.vhd
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/components/mux2x1_4bits.vhd
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/components/mux4x1_4bits.vhd
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/components/decoder2x4.vhd
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/components/Vector_to_integer.vhd
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/dp_teste.vwf
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/cpu_teste_0.vwf
source_file = 1, D:/Documents/GitHub/pR0C3Ss0r/Processor3.5/db/processador.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = cpu
instance = comp, \controller|imm[0] , controller|imm[0], cpu, 1
instance = comp, \datapath|ACC_IN|Mux3~1 , datapath|ACC_IN|Mux3~1, cpu, 1
instance = comp, \datapath|Register_File|R1|FF1|aux , datapath|Register_File|R1|FF1|aux, cpu, 1
instance = comp, \datapath|ACC_IN|Mux2~3 , datapath|ACC_IN|Mux2~3, cpu, 1
instance = comp, \datapath|Register_File|R1|FF2|aux , datapath|Register_File|R1|FF2|aux, cpu, 1
instance = comp, \controller|ADDRESS[0] , controller|ADDRESS[0], cpu, 1
instance = comp, \controller|Mux2~0 , controller|Mux2~0, cpu, 1
instance = comp, \controller|Selector3~2 , controller|Selector3~2, cpu, 1
instance = comp, \clk~I , clk, cpu, 1
instance = comp, \clk~clk_delay_ctrl , clk~clk_delay_ctrl, cpu, 1
instance = comp, \clk~clkctrl , clk~clkctrl, cpu, 1
instance = comp, \start~I , start, cpu, 1
instance = comp, \controller|state.init~0 , controller|state.init~0, cpu, 1
instance = comp, \controller|state.init , controller|state.init, cpu, 1
instance = comp, \controller|state.done~0 , controller|state.done~0, cpu, 1
instance = comp, \controller|state.done , controller|state.done, cpu, 1
instance = comp, \controller|Selector3~4 , controller|Selector3~4, cpu, 1
instance = comp, \controller|PC[0] , controller|PC[0], cpu, 1
instance = comp, \controller|Mux0~0 , controller|Mux0~0, cpu, 1
instance = comp, \controller|OPCODE[2] , controller|OPCODE[2], cpu, 1
instance = comp, \controller|Mux25~0 , controller|Mux25~0, cpu, 1
instance = comp, \controller|Selector1~0 , controller|Selector1~0, cpu, 1
instance = comp, \controller|Selector1~1 , controller|Selector1~1, cpu, 1
instance = comp, \controller|PC[2] , controller|PC[2], cpu, 1
instance = comp, \controller|ADDRESS[3] , controller|ADDRESS[3], cpu, 1
instance = comp, \controller|Selector5~0 , controller|Selector5~0, cpu, 1
instance = comp, \controller|Selector4~0 , controller|Selector4~0, cpu, 1
instance = comp, \controller|state.fetch , controller|state.fetch, cpu, 1
instance = comp, \controller|Selector3~3 , controller|Selector3~3, cpu, 1
instance = comp, \controller|Selector2~0 , controller|Selector2~0, cpu, 1
instance = comp, \controller|Selector2~1 , controller|Selector2~1, cpu, 1
instance = comp, \controller|PC[1] , controller|PC[1], cpu, 1
instance = comp, \controller|Mux2~1 , controller|Mux2~1, cpu, 1
instance = comp, \controller|OPCODE[0] , controller|OPCODE[0], cpu, 1
instance = comp, \controller|Mux10~0 , controller|Mux10~0, cpu, 1
instance = comp, \controller|state.Decod , controller|state.Decod, cpu, 1
instance = comp, \controller|SW_In_ACC[1]~0 , controller|SW_In_ACC[1]~0, cpu, 1
instance = comp, \controller|SW_In_ACC[1]~1 , controller|SW_In_ACC[1]~1, cpu, 1
instance = comp, \controller|SW_In_ACC[1] , controller|SW_In_ACC[1], cpu, 1
instance = comp, \controller|Mux23~0 , controller|Mux23~0, cpu, 1
instance = comp, \controller|Mux1~0 , controller|Mux1~0, cpu, 1
instance = comp, \controller|OPCODE[1] , controller|OPCODE[1], cpu, 1
instance = comp, \controller|Alu_SW[2]~0 , controller|Alu_SW[2]~0, cpu, 1
instance = comp, \controller|Alu_SW[2]~1 , controller|Alu_SW[2]~1, cpu, 1
instance = comp, \controller|Alu_SW[0] , controller|Alu_SW[0], cpu, 1
instance = comp, \controller|Mux22~0 , controller|Mux22~0, cpu, 1
instance = comp, \controller|Alu_SW[1] , controller|Alu_SW[1], cpu, 1
instance = comp, \controller|Alu_SW[2]~feeder , controller|Alu_SW[2]~feeder, cpu, 1
instance = comp, \controller|Alu_SW[2] , controller|Alu_SW[2], cpu, 1
instance = comp, \datapath|ACC_IN|Mux3~0 , datapath|ACC_IN|Mux3~0, cpu, 1
instance = comp, \datapath|Register_File|R1|FF0|aux~feeder , datapath|Register_File|R1|FF0|aux~feeder, cpu, 1
instance = comp, \controller|Selector6~0 , controller|Selector6~0, cpu, 1
instance = comp, \controller|RF_W_addr[0]~0 , controller|RF_W_addr[0]~0, cpu, 1
instance = comp, \controller|RF_W_addr[0]~1 , controller|RF_W_addr[0]~1, cpu, 1
instance = comp, \controller|Selector7~0 , controller|Selector7~0, cpu, 1
instance = comp, \controller|RF_wr , controller|RF_wr, cpu, 1
instance = comp, \controller|RF_W_addr[0]~2 , controller|RF_W_addr[0]~2, cpu, 1
instance = comp, \controller|RF_W_addr[0] , controller|RF_W_addr[0], cpu, 1
instance = comp, \datapath|Register_File|WR_decoder|output~0 , datapath|Register_File|WR_decoder|output~0, cpu, 1
instance = comp, \datapath|Register_File|R1|FF0|aux , datapath|Register_File|R1|FF0|aux, cpu, 1
instance = comp, \datapath|Register_File|WR_decoder|output[0] , datapath|Register_File|WR_decoder|output[0], cpu, 1
instance = comp, \datapath|Register_File|R0|FF0|aux , datapath|Register_File|R0|FF0|aux, cpu, 1
instance = comp, \controller|Mux17~0 , controller|Mux17~0, cpu, 1
instance = comp, \controller|Selector6~1 , controller|Selector6~1, cpu, 1
instance = comp, \controller|RF_rd , controller|RF_rd, cpu, 1
instance = comp, \datapath|Register_File|output[0]~0 , datapath|Register_File|output[0]~0, cpu, 1
instance = comp, \datapath|ACC_IN|Mux3~2 , datapath|ACC_IN|Mux3~2, cpu, 1
instance = comp, \controller|Mux11~0 , controller|Mux11~0, cpu, 1
instance = comp, \controller|SW_In_ACC[0] , controller|SW_In_ACC[0], cpu, 1
>>>>>>> 11aee444fe1828aa9ab10ba64b08b77acfe15462
instance = comp, \datapath|ACC_IN|Mux3~3 , datapath|ACC_IN|Mux3~3, cpu, 1
instance = comp, \controller|Mux12~0 , controller|Mux12~0, cpu, 1
instance = comp, \controller|Selector8~0 , controller|Selector8~0, cpu, 1
instance = comp, \controller|acc_ld , controller|acc_ld, cpu, 1
instance = comp, \datapath|accumulador|FF0|aux , datapath|accumulador|FF0|aux, cpu, 1
<<<<<<< HEAD
instance = comp, \controller|Mux27~0 , controller|Mux27~0, cpu, 1
instance = comp, \controller|Alu_SW[0] , controller|Alu_SW[0], cpu, 1
instance = comp, \datapath|Register_File|R0|FF1|aux , datapath|Register_File|R0|FF1|aux, cpu, 1
instance = comp, \datapath|Register_File|output[1]~1 , datapath|Register_File|output[1]~1, cpu, 1
instance = comp, \datapath|ACC_IN|Mux2~3 , datapath|ACC_IN|Mux2~3, cpu, 1
=======
instance = comp, \datapath|Register_File|R0|FF1|aux , datapath|Register_File|R0|FF1|aux, cpu, 1
instance = comp, \controller|RF_R_addr[1]~0 , controller|RF_R_addr[1]~0, cpu, 1
instance = comp, \controller|RF_R_addr[0]~1 , controller|RF_R_addr[0]~1, cpu, 1
instance = comp, \controller|RF_R_addr[0] , controller|RF_R_addr[0], cpu, 1
instance = comp, \datapath|Register_File|output[1]~1 , datapath|Register_File|output[1]~1, cpu, 1
instance = comp, \datapath|accumulador|FF1|aux~0 , datapath|accumulador|FF1|aux~0, cpu, 1
instance = comp, \controller|Mux4~0 , controller|Mux4~0, cpu, 1
instance = comp, \controller|ADDRESS[1] , controller|ADDRESS[1], cpu, 1
instance = comp, \controller|imm[0]~0 , controller|imm[0]~0, cpu, 1
instance = comp, \controller|imm[0]~1 , controller|imm[0]~1, cpu, 1
>>>>>>> 11aee444fe1828aa9ab10ba64b08b77acfe15462
instance = comp, \controller|imm[1] , controller|imm[1], cpu, 1
instance = comp, \datapath|ACC_IN|Mux2~6 , datapath|ACC_IN|Mux2~6, cpu, 1
instance = comp, \datapath|ACC_IN|Mux2~7 , datapath|ACC_IN|Mux2~7, cpu, 1
instance = comp, \datapath|ACC_IN|Mux2~2 , datapath|ACC_IN|Mux2~2, cpu, 1
instance = comp, \datapath|ACC_IN|Mux2~4 , datapath|ACC_IN|Mux2~4, cpu, 1
instance = comp, \datapath|ACC_IN|Mux2~5 , datapath|ACC_IN|Mux2~5, cpu, 1
instance = comp, \datapath|accumulador|FF1|aux , datapath|accumulador|FF1|aux, cpu, 1
<<<<<<< HEAD
instance = comp, \datapath|Register_File|WR_decoder|output~0 , datapath|Register_File|WR_decoder|output~0, cpu, 1
instance = comp, \datapath|Register_File|R1|FF2|aux , datapath|Register_File|R1|FF2|aux, cpu, 1
instance = comp, \datapath|Register_File|R0|FF2|aux , datapath|Register_File|R0|FF2|aux, cpu, 1
instance = comp, \datapath|Register_File|output[2]~2 , datapath|Register_File|output[2]~2, cpu, 1
instance = comp, \datapath|ACC_IN|Mux1~3 , datapath|ACC_IN|Mux1~3, cpu, 1
=======
instance = comp, \datapath|Register_File|R0|FF2|aux , datapath|Register_File|R0|FF2|aux, cpu, 1
instance = comp, \datapath|Register_File|output[2]~2 , datapath|Register_File|output[2]~2, cpu, 1
instance = comp, \datapath|ACC_IN|Mux1~3 , datapath|ACC_IN|Mux1~3, cpu, 1
instance = comp, \controller|Mux3~0 , controller|Mux3~0, cpu, 1
instance = comp, \controller|ADDRESS[2] , controller|ADDRESS[2], cpu, 1
>>>>>>> 11aee444fe1828aa9ab10ba64b08b77acfe15462
instance = comp, \controller|imm[2] , controller|imm[2], cpu, 1
instance = comp, \datapath|alu1|subtrc|Add0|FA1|carry~0 , datapath|alu1|subtrc|Add0|FA1|carry~0, cpu, 1
instance = comp, \datapath|alu1|adder|FA1|carry~0 , datapath|alu1|adder|FA1|carry~0, cpu, 1
instance = comp, \datapath|ACC_IN|Mux1~6 , datapath|ACC_IN|Mux1~6, cpu, 1
instance = comp, \datapath|ACC_IN|Mux1~7 , datapath|ACC_IN|Mux1~7, cpu, 1
instance = comp, \datapath|ACC_IN|Mux1~2 , datapath|ACC_IN|Mux1~2, cpu, 1
instance = comp, \datapath|ACC_IN|Mux1~4 , datapath|ACC_IN|Mux1~4, cpu, 1
instance = comp, \datapath|ACC_IN|Mux1~5 , datapath|ACC_IN|Mux1~5, cpu, 1
instance = comp, \datapath|accumulador|FF2|aux , datapath|accumulador|FF2|aux, cpu, 1
<<<<<<< HEAD
instance = comp, \datapath|Register_File|R0|FF3|aux , datapath|Register_File|R0|FF3|aux, cpu, 1
instance = comp, \datapath|Register_File|output[3]~3 , datapath|Register_File|output[3]~3, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~4 , datapath|ACC_IN|Mux0~4, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~5 , datapath|ACC_IN|Mux0~5, cpu, 1
instance = comp, \datapath|accumulador|FF1|aux~1 , datapath|accumulador|FF1|aux~1, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~3 , datapath|ACC_IN|Mux0~3, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~2 , datapath|ACC_IN|Mux0~2, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~8 , datapath|ACC_IN|Mux0~8, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~9 , datapath|ACC_IN|Mux0~9, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~7 , datapath|ACC_IN|Mux0~7, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~6 , datapath|ACC_IN|Mux0~6, cpu, 1
instance = comp, \datapath|accumulador|FF3|aux , datapath|accumulador|FF3|aux, cpu, 1
instance = comp, \controller|Mux16~0 , controller|Mux16~0, cpu, 1
instance = comp, \controller|now_inst[0]~0 , controller|now_inst[0]~0, cpu, 1
instance = comp, \controller|now_inst[0]~1 , controller|now_inst[0]~1, cpu, 1
instance = comp, \controller|now_inst[0] , controller|now_inst[0], cpu, 1
instance = comp, \controller|Mux15~0 , controller|Mux15~0, cpu, 1
instance = comp, \controller|now_inst[1] , controller|now_inst[1], cpu, 1
instance = comp, \controller|now_inst[2]~feeder , controller|now_inst[2]~feeder, cpu, 1
instance = comp, \controller|now_inst[2] , controller|now_inst[2], cpu, 1
instance = comp, \controller|now_inst[3]~feeder , controller|now_inst[3]~feeder, cpu, 1
instance = comp, \controller|now_inst[3] , controller|now_inst[3], cpu, 1
instance = comp, \bin_decoder_ones|Mux6~0 , bin_decoder_ones|Mux6~0, cpu, 1
instance = comp, \bin_decoder_ones|Mux5~0 , bin_decoder_ones|Mux5~0, cpu, 1
instance = comp, \bin_decoder_ones|Mux4~0 , bin_decoder_ones|Mux4~0, cpu, 1
instance = comp, \bin_decoder_ones|Mux3~0 , bin_decoder_ones|Mux3~0, cpu, 1
instance = comp, \bin_decoder_ones|Mux2~0 , bin_decoder_ones|Mux2~0, cpu, 1
instance = comp, \bin_decoder_ones|Mux1~0 , bin_decoder_ones|Mux1~0, cpu, 1
instance = comp, \bin_decoder_ones|Mux0~0 , bin_decoder_ones|Mux0~0, cpu, 1
instance = comp, \bin2bcd|LessThan15~0 , bin2bcd|LessThan15~0, cpu, 1
=======
instance = comp, \datapath|accumulador|FF1|aux~1 , datapath|accumulador|FF1|aux~1, cpu, 1
instance = comp, \datapath|Register_File|R1|FF3|aux , datapath|Register_File|R1|FF3|aux, cpu, 1
instance = comp, \datapath|Register_File|R0|FF3|aux , datapath|Register_File|R0|FF3|aux, cpu, 1
instance = comp, \datapath|Register_File|output[3]~3 , datapath|Register_File|output[3]~3, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~2 , datapath|ACC_IN|Mux0~2, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~3 , datapath|ACC_IN|Mux0~3, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~8 , datapath|ACC_IN|Mux0~8, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~9 , datapath|ACC_IN|Mux0~9, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~7 , datapath|ACC_IN|Mux0~7, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~4 , datapath|ACC_IN|Mux0~4, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~5 , datapath|ACC_IN|Mux0~5, cpu, 1
instance = comp, \datapath|ACC_IN|Mux0~6 , datapath|ACC_IN|Mux0~6, cpu, 1
instance = comp, \datapath|accumulador|FF3|aux , datapath|accumulador|FF3|aux, cpu, 1
instance = comp, \Mux0~0 , Mux0~0, cpu, 1
instance = comp, \a~0 , a~0, cpu, 1
instance = comp, \a~reg0 , a~reg0, cpu, 1
instance = comp, \Mux1~0 , Mux1~0, cpu, 1
instance = comp, \~GND , ~GND, cpu, 1
instance = comp, \b~reg0 , b~reg0, cpu, 1
instance = comp, \Mux2~0 , Mux2~0, cpu, 1
instance = comp, \c~reg0 , c~reg0, cpu, 1
instance = comp, \Mux3~0 , Mux3~0, cpu, 1
instance = comp, \d~reg0 , d~reg0, cpu, 1
instance = comp, \Mux4~0 , Mux4~0, cpu, 1
instance = comp, \e~reg0 , e~reg0, cpu, 1
instance = comp, \Mux5~0 , Mux5~0, cpu, 1
instance = comp, \f~reg0 , f~reg0, cpu, 1
instance = comp, \Mux6~0 , Mux6~0, cpu, 1
instance = comp, \datapath|accumulador|FF1|aux~_wirecell , datapath|accumulador|FF1|aux~_wirecell, cpu, 1
instance = comp, \g~reg0 , g~reg0, cpu, 1
>>>>>>> 11aee444fe1828aa9ab10ba64b08b77acfe15462
instance = comp, \output[0]~I , output[0], cpu, 1
instance = comp, \output[1]~I , output[1], cpu, 1
instance = comp, \output[2]~I , output[2], cpu, 1
instance = comp, \output[3]~I , output[3], cpu, 1
instance = comp, \a~I , a, cpu, 1
instance = comp, \b~I , b, cpu, 1
instance = comp, \c~I , c, cpu, 1
instance = comp, \d~I , d, cpu, 1
instance = comp, \e~I , e, cpu, 1
instance = comp, \f~I , f, cpu, 1
instance = comp, \g~I , g, cpu, 1
<<<<<<< HEAD
instance = comp, \OPCdisp0[0]~I , OPCdisp0[0], cpu, 1
instance = comp, \OPCdisp0[1]~I , OPCdisp0[1], cpu, 1
instance = comp, \OPCdisp0[2]~I , OPCdisp0[2], cpu, 1
instance = comp, \OPCdisp0[3]~I , OPCdisp0[3], cpu, 1
instance = comp, \OPCdisp0[4]~I , OPCdisp0[4], cpu, 1
instance = comp, \OPCdisp0[5]~I , OPCdisp0[5], cpu, 1
instance = comp, \OPCdisp0[6]~I , OPCdisp0[6], cpu, 1
instance = comp, \OPCdisp1[0]~I , OPCdisp1[0], cpu, 1
instance = comp, \OPCdisp1[1]~I , OPCdisp1[1], cpu, 1
instance = comp, \OPCdisp1[2]~I , OPCdisp1[2], cpu, 1
instance = comp, \OPCdisp1[3]~I , OPCdisp1[3], cpu, 1
instance = comp, \OPCdisp1[4]~I , OPCdisp1[4], cpu, 1
instance = comp, \OPCdisp1[5]~I , OPCdisp1[5], cpu, 1
instance = comp, \OPCdisp1[6]~I , OPCdisp1[6], cpu, 1
instance = comp, \OPCdisp2[0]~I , OPCdisp2[0], cpu, 1
instance = comp, \OPCdisp2[1]~I , OPCdisp2[1], cpu, 1
instance = comp, \OPCdisp2[2]~I , OPCdisp2[2], cpu, 1
instance = comp, \OPCdisp2[3]~I , OPCdisp2[3], cpu, 1
instance = comp, \OPCdisp2[4]~I , OPCdisp2[4], cpu, 1
instance = comp, \OPCdisp2[5]~I , OPCdisp2[5], cpu, 1
instance = comp, \OPCdisp2[6]~I , OPCdisp2[6], cpu, 1
instance = comp, \OPCdisp3[0]~I , OPCdisp3[0], cpu, 1
instance = comp, \OPCdisp3[1]~I , OPCdisp3[1], cpu, 1
instance = comp, \OPCdisp3[2]~I , OPCdisp3[2], cpu, 1
instance = comp, \OPCdisp3[3]~I , OPCdisp3[3], cpu, 1
instance = comp, \OPCdisp3[4]~I , OPCdisp3[4], cpu, 1
instance = comp, \OPCdisp3[5]~I , OPCdisp3[5], cpu, 1
instance = comp, \OPCdisp3[6]~I , OPCdisp3[6], cpu, 1
instance = comp, \display0[0]~I , display0[0], cpu, 1
instance = comp, \display0[1]~I , display0[1], cpu, 1
instance = comp, \display0[2]~I , display0[2], cpu, 1
instance = comp, \display0[3]~I , display0[3], cpu, 1
instance = comp, \display0[4]~I , display0[4], cpu, 1
instance = comp, \display0[5]~I , display0[5], cpu, 1
instance = comp, \display0[6]~I , display0[6], cpu, 1
instance = comp, \display1[0]~I , display1[0], cpu, 1
instance = comp, \display1[1]~I , display1[1], cpu, 1
instance = comp, \display1[2]~I , display1[2], cpu, 1
instance = comp, \display1[3]~I , display1[3], cpu, 1
instance = comp, \display1[4]~I , display1[4], cpu, 1
instance = comp, \display1[5]~I , display1[5], cpu, 1
instance = comp, \display1[6]~I , display1[6], cpu, 1
=======
>>>>>>> 11aee444fe1828aa9ab10ba64b08b77acfe15462
