
silnik-test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003704  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003898  08003898  00004898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038c8  080038c8  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080038c8  080038c8  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080038c8  080038c8  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038c8  080038c8  000048c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080038cc  080038cc  000048cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080038d0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          000000b8  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000c4  200000c4  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009439  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000171c  00000000  00000000  0000e475  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009a8  00000000  00000000  0000fb98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000776  00000000  00000000  00010540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f3e4  00000000  00000000  00010cb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c1da  00000000  00000000  0003009a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c1630  00000000  00000000  0003c274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fd8a4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000027fc  00000000  00000000  000fd8e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001000e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003880 	.word	0x08003880

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08003880 	.word	0x08003880

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001da:	f000 fb97 	bl	800090c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001de:	f000 f879 	bl	80002d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e2:	f000 f9fb 	bl	80005dc <MX_GPIO_Init>
  MX_TIM3_Init();
 80001e6:	f000 f961 	bl	80004ac <MX_TIM3_Init>
  MX_TIM2_Init();
 80001ea:	f000 f8c9 	bl	8000380 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80001ee:	2100      	movs	r1, #0
 80001f0:	4834      	ldr	r0, [pc, #208]	@ (80002c4 <main+0xf0>)
 80001f2:	f002 fb33 	bl	800285c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80001f6:	2104      	movs	r1, #4
 80001f8:	4832      	ldr	r0, [pc, #200]	@ (80002c4 <main+0xf0>)
 80001fa:	f002 fb2f 	bl	800285c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80001fe:	2108      	movs	r1, #8
 8000200:	4830      	ldr	r0, [pc, #192]	@ (80002c4 <main+0xf0>)
 8000202:	f002 fb2b 	bl	800285c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000206:	210c      	movs	r1, #12
 8000208:	482e      	ldr	r0, [pc, #184]	@ (80002c4 <main+0xf0>)
 800020a:	f002 fb27 	bl	800285c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800020e:	2100      	movs	r1, #0
 8000210:	482d      	ldr	r0, [pc, #180]	@ (80002c8 <main+0xf4>)
 8000212:	f002 fb23 	bl	800285c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000216:	2104      	movs	r1, #4
 8000218:	482b      	ldr	r0, [pc, #172]	@ (80002c8 <main+0xf4>)
 800021a:	f002 fb1f 	bl	800285c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800021e:	2108      	movs	r1, #8
 8000220:	4829      	ldr	r0, [pc, #164]	@ (80002c8 <main+0xf4>)
 8000222:	f002 fb1b 	bl	800285c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000226:	210c      	movs	r1, #12
 8000228:	4827      	ldr	r0, [pc, #156]	@ (80002c8 <main+0xf4>)
 800022a:	f002 fb17 	bl	800285c <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN WHILE */

uint8_t stan;
  while (1)
  {
	  if(!HAL_GPIO_ReadPin(Button_GPIO_Port, Button_Pin)){
 800022e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000232:	4826      	ldr	r0, [pc, #152]	@ (80002cc <main+0xf8>)
 8000234:	f000 fe40 	bl	8000eb8 <HAL_GPIO_ReadPin>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d103      	bne.n	8000246 <main+0x72>
		  stan^=1;
 800023e:	79fb      	ldrb	r3, [r7, #7]
 8000240:	f083 0301 	eor.w	r3, r3, #1
 8000244:	71fb      	strb	r3, [r7, #7]
	  }

	  if(stan==0){
 8000246:	79fb      	ldrb	r3, [r7, #7]
 8000248:	2b00      	cmp	r3, #0
 800024a:	d11b      	bne.n	8000284 <main+0xb0>
		  TIM2 -> CCR1 = 100;
 800024c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000250:	2264      	movs	r2, #100	@ 0x64
 8000252:	635a      	str	r2, [r3, #52]	@ 0x34
		  TIM2 -> CCR2 = 100;
 8000254:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000258:	2264      	movs	r2, #100	@ 0x64
 800025a:	639a      	str	r2, [r3, #56]	@ 0x38
		  TIM2 -> CCR3 = 100;
 800025c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000260:	2264      	movs	r2, #100	@ 0x64
 8000262:	63da      	str	r2, [r3, #60]	@ 0x3c
		  TIM2 -> CCR4 = 100;
 8000264:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000268:	2264      	movs	r2, #100	@ 0x64
 800026a:	641a      	str	r2, [r3, #64]	@ 0x40
		  TIM3 -> CCR1 = 100;
 800026c:	4b18      	ldr	r3, [pc, #96]	@ (80002d0 <main+0xfc>)
 800026e:	2264      	movs	r2, #100	@ 0x64
 8000270:	635a      	str	r2, [r3, #52]	@ 0x34
		  TIM3 -> CCR2 = 100;
 8000272:	4b17      	ldr	r3, [pc, #92]	@ (80002d0 <main+0xfc>)
 8000274:	2264      	movs	r2, #100	@ 0x64
 8000276:	639a      	str	r2, [r3, #56]	@ 0x38
		  TIM3 -> CCR3 = 100;
 8000278:	4b15      	ldr	r3, [pc, #84]	@ (80002d0 <main+0xfc>)
 800027a:	2264      	movs	r2, #100	@ 0x64
 800027c:	63da      	str	r2, [r3, #60]	@ 0x3c
		  TIM3 -> CCR4 = 100;
 800027e:	4b14      	ldr	r3, [pc, #80]	@ (80002d0 <main+0xfc>)
 8000280:	2264      	movs	r2, #100	@ 0x64
 8000282:	641a      	str	r2, [r3, #64]	@ 0x40
	  }
	  if(stan==1){
 8000284:	79fb      	ldrb	r3, [r7, #7]
 8000286:	2b01      	cmp	r3, #1
 8000288:	d1d1      	bne.n	800022e <main+0x5a>
		  TIM2 -> CCR1 = 100;
 800028a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800028e:	2264      	movs	r2, #100	@ 0x64
 8000290:	635a      	str	r2, [r3, #52]	@ 0x34
		  TIM2 -> CCR2 = 100 - 100;
 8000292:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000296:	2200      	movs	r2, #0
 8000298:	639a      	str	r2, [r3, #56]	@ 0x38
		  TIM2 -> CCR3 = 100;
 800029a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800029e:	2264      	movs	r2, #100	@ 0x64
 80002a0:	63da      	str	r2, [r3, #60]	@ 0x3c
		  TIM2 -> CCR4 = 100 - 100;
 80002a2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002a6:	2200      	movs	r2, #0
 80002a8:	641a      	str	r2, [r3, #64]	@ 0x40
		  TIM3 -> CCR1 = 100;
 80002aa:	4b09      	ldr	r3, [pc, #36]	@ (80002d0 <main+0xfc>)
 80002ac:	2264      	movs	r2, #100	@ 0x64
 80002ae:	635a      	str	r2, [r3, #52]	@ 0x34
		  TIM3 -> CCR2 = 100 - 100;
 80002b0:	4b07      	ldr	r3, [pc, #28]	@ (80002d0 <main+0xfc>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	639a      	str	r2, [r3, #56]	@ 0x38
		  TIM3 -> CCR3 = 100;
 80002b6:	4b06      	ldr	r3, [pc, #24]	@ (80002d0 <main+0xfc>)
 80002b8:	2264      	movs	r2, #100	@ 0x64
 80002ba:	63da      	str	r2, [r3, #60]	@ 0x3c
		  TIM3 -> CCR4 = 100 - 100;
 80002bc:	4b04      	ldr	r3, [pc, #16]	@ (80002d0 <main+0xfc>)
 80002be:	2200      	movs	r2, #0
 80002c0:	641a      	str	r2, [r3, #64]	@ 0x40
	  if(!HAL_GPIO_ReadPin(Button_GPIO_Port, Button_Pin)){
 80002c2:	e7b4      	b.n	800022e <main+0x5a>
 80002c4:	20000028 	.word	0x20000028
 80002c8:	20000074 	.word	0x20000074
 80002cc:	48000800 	.word	0x48000800
 80002d0:	40000400 	.word	0x40000400

080002d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b0a6      	sub	sp, #152	@ 0x98
 80002d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002da:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80002de:	2228      	movs	r2, #40	@ 0x28
 80002e0:	2100      	movs	r1, #0
 80002e2:	4618      	mov	r0, r3
 80002e4:	f003 faa0 	bl	8003828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80002ec:	2200      	movs	r2, #0
 80002ee:	601a      	str	r2, [r3, #0]
 80002f0:	605a      	str	r2, [r3, #4]
 80002f2:	609a      	str	r2, [r3, #8]
 80002f4:	60da      	str	r2, [r3, #12]
 80002f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002f8:	1d3b      	adds	r3, r7, #4
 80002fa:	2258      	movs	r2, #88	@ 0x58
 80002fc:	2100      	movs	r1, #0
 80002fe:	4618      	mov	r0, r3
 8000300:	f003 fa92 	bl	8003828 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000304:	2302      	movs	r3, #2
 8000306:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000308:	2301      	movs	r3, #1
 800030a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800030c:	2310      	movs	r3, #16
 800030e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000312:	2300      	movs	r3, #0
 8000314:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000318:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800031c:	4618      	mov	r0, r3
 800031e:	f000 fde3 	bl	8000ee8 <HAL_RCC_OscConfig>
 8000322:	4603      	mov	r3, r0
 8000324:	2b00      	cmp	r3, #0
 8000326:	d001      	beq.n	800032c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000328:	f000 f99c 	bl	8000664 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032c:	230f      	movs	r3, #15
 800032e:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000330:	2300      	movs	r3, #0
 8000332:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000334:	2300      	movs	r3, #0
 8000336:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000338:	2300      	movs	r3, #0
 800033a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033c:	2300      	movs	r3, #0
 800033e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000340:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000344:	2100      	movs	r1, #0
 8000346:	4618      	mov	r0, r3
 8000348:	f001 fdf2 	bl	8001f30 <HAL_RCC_ClockConfig>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000352:	f000 f987 	bl	8000664 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34;
 8000356:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800035a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 800035c:	2300      	movs	r3, #0
 800035e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8000360:	2300      	movs	r3, #0
 8000362:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000364:	1d3b      	adds	r3, r7, #4
 8000366:	4618      	mov	r0, r3
 8000368:	f001 ffa4 	bl	80022b4 <HAL_RCCEx_PeriphCLKConfig>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d001      	beq.n	8000376 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000372:	f000 f977 	bl	8000664 <Error_Handler>
  }
}
 8000376:	bf00      	nop
 8000378:	3798      	adds	r7, #152	@ 0x98
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
	...

08000380 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b08e      	sub	sp, #56	@ 0x38
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000386:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000394:	f107 031c 	add.w	r3, r7, #28
 8000398:	2200      	movs	r2, #0
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	605a      	str	r2, [r3, #4]
 800039e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003a0:	463b      	mov	r3, r7
 80003a2:	2200      	movs	r2, #0
 80003a4:	601a      	str	r2, [r3, #0]
 80003a6:	605a      	str	r2, [r3, #4]
 80003a8:	609a      	str	r2, [r3, #8]
 80003aa:	60da      	str	r2, [r3, #12]
 80003ac:	611a      	str	r2, [r3, #16]
 80003ae:	615a      	str	r2, [r3, #20]
 80003b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80003b2:	4b3d      	ldr	r3, [pc, #244]	@ (80004a8 <MX_TIM2_Init+0x128>)
 80003b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4;
 80003ba:	4b3b      	ldr	r3, [pc, #236]	@ (80004a8 <MX_TIM2_Init+0x128>)
 80003bc:	2204      	movs	r2, #4
 80003be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003c0:	4b39      	ldr	r3, [pc, #228]	@ (80004a8 <MX_TIM2_Init+0x128>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 80003c6:	4b38      	ldr	r3, [pc, #224]	@ (80004a8 <MX_TIM2_Init+0x128>)
 80003c8:	2264      	movs	r2, #100	@ 0x64
 80003ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003cc:	4b36      	ldr	r3, [pc, #216]	@ (80004a8 <MX_TIM2_Init+0x128>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003d2:	4b35      	ldr	r3, [pc, #212]	@ (80004a8 <MX_TIM2_Init+0x128>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003d8:	4833      	ldr	r0, [pc, #204]	@ (80004a8 <MX_TIM2_Init+0x128>)
 80003da:	f002 f987 	bl	80026ec <HAL_TIM_Base_Init>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d001      	beq.n	80003e8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80003e4:	f000 f93e 	bl	8000664 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80003f2:	4619      	mov	r1, r3
 80003f4:	482c      	ldr	r0, [pc, #176]	@ (80004a8 <MX_TIM2_Init+0x128>)
 80003f6:	f002 fc51 	bl	8002c9c <HAL_TIM_ConfigClockSource>
 80003fa:	4603      	mov	r3, r0
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d001      	beq.n	8000404 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000400:	f000 f930 	bl	8000664 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000404:	4828      	ldr	r0, [pc, #160]	@ (80004a8 <MX_TIM2_Init+0x128>)
 8000406:	f002 f9c8 	bl	800279a <HAL_TIM_PWM_Init>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000410:	f000 f928 	bl	8000664 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000414:	2300      	movs	r3, #0
 8000416:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000418:	2300      	movs	r3, #0
 800041a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800041c:	f107 031c 	add.w	r3, r7, #28
 8000420:	4619      	mov	r1, r3
 8000422:	4821      	ldr	r0, [pc, #132]	@ (80004a8 <MX_TIM2_Init+0x128>)
 8000424:	f003 f974 	bl	8003710 <HAL_TIMEx_MasterConfigSynchronization>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800042e:	f000 f919 	bl	8000664 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000432:	2360      	movs	r3, #96	@ 0x60
 8000434:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000436:	2300      	movs	r3, #0
 8000438:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800043a:	2300      	movs	r3, #0
 800043c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800043e:	2300      	movs	r3, #0
 8000440:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000442:	463b      	mov	r3, r7
 8000444:	2200      	movs	r2, #0
 8000446:	4619      	mov	r1, r3
 8000448:	4817      	ldr	r0, [pc, #92]	@ (80004a8 <MX_TIM2_Init+0x128>)
 800044a:	f002 fb13 	bl	8002a74 <HAL_TIM_PWM_ConfigChannel>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d001      	beq.n	8000458 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000454:	f000 f906 	bl	8000664 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000458:	463b      	mov	r3, r7
 800045a:	2204      	movs	r2, #4
 800045c:	4619      	mov	r1, r3
 800045e:	4812      	ldr	r0, [pc, #72]	@ (80004a8 <MX_TIM2_Init+0x128>)
 8000460:	f002 fb08 	bl	8002a74 <HAL_TIM_PWM_ConfigChannel>
 8000464:	4603      	mov	r3, r0
 8000466:	2b00      	cmp	r3, #0
 8000468:	d001      	beq.n	800046e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800046a:	f000 f8fb 	bl	8000664 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800046e:	463b      	mov	r3, r7
 8000470:	2208      	movs	r2, #8
 8000472:	4619      	mov	r1, r3
 8000474:	480c      	ldr	r0, [pc, #48]	@ (80004a8 <MX_TIM2_Init+0x128>)
 8000476:	f002 fafd 	bl	8002a74 <HAL_TIM_PWM_ConfigChannel>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d001      	beq.n	8000484 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8000480:	f000 f8f0 	bl	8000664 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000484:	463b      	mov	r3, r7
 8000486:	220c      	movs	r2, #12
 8000488:	4619      	mov	r1, r3
 800048a:	4807      	ldr	r0, [pc, #28]	@ (80004a8 <MX_TIM2_Init+0x128>)
 800048c:	f002 faf2 	bl	8002a74 <HAL_TIM_PWM_ConfigChannel>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d001      	beq.n	800049a <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8000496:	f000 f8e5 	bl	8000664 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800049a:	4803      	ldr	r0, [pc, #12]	@ (80004a8 <MX_TIM2_Init+0x128>)
 800049c:	f000 f93e 	bl	800071c <HAL_TIM_MspPostInit>

}
 80004a0:	bf00      	nop
 80004a2:	3738      	adds	r7, #56	@ 0x38
 80004a4:	46bd      	mov	sp, r7
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	20000028 	.word	0x20000028

080004ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b08e      	sub	sp, #56	@ 0x38
 80004b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	605a      	str	r2, [r3, #4]
 80004bc:	609a      	str	r2, [r3, #8]
 80004be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004c0:	f107 031c 	add.w	r3, r7, #28
 80004c4:	2200      	movs	r2, #0
 80004c6:	601a      	str	r2, [r3, #0]
 80004c8:	605a      	str	r2, [r3, #4]
 80004ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004cc:	463b      	mov	r3, r7
 80004ce:	2200      	movs	r2, #0
 80004d0:	601a      	str	r2, [r3, #0]
 80004d2:	605a      	str	r2, [r3, #4]
 80004d4:	609a      	str	r2, [r3, #8]
 80004d6:	60da      	str	r2, [r3, #12]
 80004d8:	611a      	str	r2, [r3, #16]
 80004da:	615a      	str	r2, [r3, #20]
 80004dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80004de:	4b3d      	ldr	r3, [pc, #244]	@ (80005d4 <MX_TIM3_Init+0x128>)
 80004e0:	4a3d      	ldr	r2, [pc, #244]	@ (80005d8 <MX_TIM3_Init+0x12c>)
 80004e2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 80004e4:	4b3b      	ldr	r3, [pc, #236]	@ (80005d4 <MX_TIM3_Init+0x128>)
 80004e6:	2204      	movs	r2, #4
 80004e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004ea:	4b3a      	ldr	r3, [pc, #232]	@ (80005d4 <MX_TIM3_Init+0x128>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80004f0:	4b38      	ldr	r3, [pc, #224]	@ (80005d4 <MX_TIM3_Init+0x128>)
 80004f2:	2264      	movs	r2, #100	@ 0x64
 80004f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004f6:	4b37      	ldr	r3, [pc, #220]	@ (80005d4 <MX_TIM3_Init+0x128>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004fc:	4b35      	ldr	r3, [pc, #212]	@ (80005d4 <MX_TIM3_Init+0x128>)
 80004fe:	2200      	movs	r2, #0
 8000500:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000502:	4834      	ldr	r0, [pc, #208]	@ (80005d4 <MX_TIM3_Init+0x128>)
 8000504:	f002 f8f2 	bl	80026ec <HAL_TIM_Base_Init>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800050e:	f000 f8a9 	bl	8000664 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000512:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000516:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000518:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800051c:	4619      	mov	r1, r3
 800051e:	482d      	ldr	r0, [pc, #180]	@ (80005d4 <MX_TIM3_Init+0x128>)
 8000520:	f002 fbbc 	bl	8002c9c <HAL_TIM_ConfigClockSource>
 8000524:	4603      	mov	r3, r0
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800052a:	f000 f89b 	bl	8000664 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800052e:	4829      	ldr	r0, [pc, #164]	@ (80005d4 <MX_TIM3_Init+0x128>)
 8000530:	f002 f933 	bl	800279a <HAL_TIM_PWM_Init>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800053a:	f000 f893 	bl	8000664 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800053e:	2300      	movs	r3, #0
 8000540:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000542:	2300      	movs	r3, #0
 8000544:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000546:	f107 031c 	add.w	r3, r7, #28
 800054a:	4619      	mov	r1, r3
 800054c:	4821      	ldr	r0, [pc, #132]	@ (80005d4 <MX_TIM3_Init+0x128>)
 800054e:	f003 f8df 	bl	8003710 <HAL_TIMEx_MasterConfigSynchronization>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000558:	f000 f884 	bl	8000664 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800055c:	2360      	movs	r3, #96	@ 0x60
 800055e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000560:	2300      	movs	r3, #0
 8000562:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000564:	2300      	movs	r3, #0
 8000566:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000568:	2300      	movs	r3, #0
 800056a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800056c:	463b      	mov	r3, r7
 800056e:	2200      	movs	r2, #0
 8000570:	4619      	mov	r1, r3
 8000572:	4818      	ldr	r0, [pc, #96]	@ (80005d4 <MX_TIM3_Init+0x128>)
 8000574:	f002 fa7e 	bl	8002a74 <HAL_TIM_PWM_ConfigChannel>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800057e:	f000 f871 	bl	8000664 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000582:	463b      	mov	r3, r7
 8000584:	2204      	movs	r2, #4
 8000586:	4619      	mov	r1, r3
 8000588:	4812      	ldr	r0, [pc, #72]	@ (80005d4 <MX_TIM3_Init+0x128>)
 800058a:	f002 fa73 	bl	8002a74 <HAL_TIM_PWM_ConfigChannel>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000594:	f000 f866 	bl	8000664 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000598:	463b      	mov	r3, r7
 800059a:	2208      	movs	r2, #8
 800059c:	4619      	mov	r1, r3
 800059e:	480d      	ldr	r0, [pc, #52]	@ (80005d4 <MX_TIM3_Init+0x128>)
 80005a0:	f002 fa68 	bl	8002a74 <HAL_TIM_PWM_ConfigChannel>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80005aa:	f000 f85b 	bl	8000664 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80005ae:	463b      	mov	r3, r7
 80005b0:	220c      	movs	r2, #12
 80005b2:	4619      	mov	r1, r3
 80005b4:	4807      	ldr	r0, [pc, #28]	@ (80005d4 <MX_TIM3_Init+0x128>)
 80005b6:	f002 fa5d 	bl	8002a74 <HAL_TIM_PWM_ConfigChannel>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80005c0:	f000 f850 	bl	8000664 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <MX_TIM3_Init+0x128>)
 80005c6:	f000 f8a9 	bl	800071c <HAL_TIM_MspPostInit>

}
 80005ca:	bf00      	nop
 80005cc:	3738      	adds	r7, #56	@ 0x38
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	20000074 	.word	0x20000074
 80005d8:	40000400 	.word	0x40000400

080005dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b088      	sub	sp, #32
 80005e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e2:	f107 030c 	add.w	r3, r7, #12
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	605a      	str	r2, [r3, #4]
 80005ec:	609a      	str	r2, [r3, #8]
 80005ee:	60da      	str	r2, [r3, #12]
 80005f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f2:	4b1a      	ldr	r3, [pc, #104]	@ (800065c <MX_GPIO_Init+0x80>)
 80005f4:	695b      	ldr	r3, [r3, #20]
 80005f6:	4a19      	ldr	r2, [pc, #100]	@ (800065c <MX_GPIO_Init+0x80>)
 80005f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80005fc:	6153      	str	r3, [r2, #20]
 80005fe:	4b17      	ldr	r3, [pc, #92]	@ (800065c <MX_GPIO_Init+0x80>)
 8000600:	695b      	ldr	r3, [r3, #20]
 8000602:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000606:	60bb      	str	r3, [r7, #8]
 8000608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800060a:	4b14      	ldr	r3, [pc, #80]	@ (800065c <MX_GPIO_Init+0x80>)
 800060c:	695b      	ldr	r3, [r3, #20]
 800060e:	4a13      	ldr	r2, [pc, #76]	@ (800065c <MX_GPIO_Init+0x80>)
 8000610:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000614:	6153      	str	r3, [r2, #20]
 8000616:	4b11      	ldr	r3, [pc, #68]	@ (800065c <MX_GPIO_Init+0x80>)
 8000618:	695b      	ldr	r3, [r3, #20]
 800061a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000622:	4b0e      	ldr	r3, [pc, #56]	@ (800065c <MX_GPIO_Init+0x80>)
 8000624:	695b      	ldr	r3, [r3, #20]
 8000626:	4a0d      	ldr	r2, [pc, #52]	@ (800065c <MX_GPIO_Init+0x80>)
 8000628:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800062c:	6153      	str	r3, [r2, #20]
 800062e:	4b0b      	ldr	r3, [pc, #44]	@ (800065c <MX_GPIO_Init+0x80>)
 8000630:	695b      	ldr	r3, [r3, #20]
 8000632:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000636:	603b      	str	r3, [r7, #0]
 8000638:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 800063a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800063e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000640:	2300      	movs	r3, #0
 8000642:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000644:	2300      	movs	r3, #0
 8000646:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8000648:	f107 030c 	add.w	r3, r7, #12
 800064c:	4619      	mov	r1, r3
 800064e:	4804      	ldr	r0, [pc, #16]	@ (8000660 <MX_GPIO_Init+0x84>)
 8000650:	f000 faa8 	bl	8000ba4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000654:	bf00      	nop
 8000656:	3720      	adds	r7, #32
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40021000 	.word	0x40021000
 8000660:	48000800 	.word	0x48000800

08000664 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000668:	b672      	cpsid	i
}
 800066a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <Error_Handler+0x8>

08000670 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000676:	4b0f      	ldr	r3, [pc, #60]	@ (80006b4 <HAL_MspInit+0x44>)
 8000678:	699b      	ldr	r3, [r3, #24]
 800067a:	4a0e      	ldr	r2, [pc, #56]	@ (80006b4 <HAL_MspInit+0x44>)
 800067c:	f043 0301 	orr.w	r3, r3, #1
 8000680:	6193      	str	r3, [r2, #24]
 8000682:	4b0c      	ldr	r3, [pc, #48]	@ (80006b4 <HAL_MspInit+0x44>)
 8000684:	699b      	ldr	r3, [r3, #24]
 8000686:	f003 0301 	and.w	r3, r3, #1
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800068e:	4b09      	ldr	r3, [pc, #36]	@ (80006b4 <HAL_MspInit+0x44>)
 8000690:	69db      	ldr	r3, [r3, #28]
 8000692:	4a08      	ldr	r2, [pc, #32]	@ (80006b4 <HAL_MspInit+0x44>)
 8000694:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000698:	61d3      	str	r3, [r2, #28]
 800069a:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <HAL_MspInit+0x44>)
 800069c:	69db      	ldr	r3, [r3, #28]
 800069e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a2:	603b      	str	r3, [r7, #0]
 80006a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006a6:	bf00      	nop
 80006a8:	370c      	adds	r7, #12
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	40021000 	.word	0x40021000

080006b8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80006c8:	d10c      	bne.n	80006e4 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006ca:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <HAL_TIM_Base_MspInit+0x5c>)
 80006cc:	69db      	ldr	r3, [r3, #28]
 80006ce:	4a11      	ldr	r2, [pc, #68]	@ (8000714 <HAL_TIM_Base_MspInit+0x5c>)
 80006d0:	f043 0301 	orr.w	r3, r3, #1
 80006d4:	61d3      	str	r3, [r2, #28]
 80006d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000714 <HAL_TIM_Base_MspInit+0x5c>)
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	f003 0301 	and.w	r3, r3, #1
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80006e2:	e010      	b.n	8000706 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000718 <HAL_TIM_Base_MspInit+0x60>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d10b      	bne.n	8000706 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80006ee:	4b09      	ldr	r3, [pc, #36]	@ (8000714 <HAL_TIM_Base_MspInit+0x5c>)
 80006f0:	69db      	ldr	r3, [r3, #28]
 80006f2:	4a08      	ldr	r2, [pc, #32]	@ (8000714 <HAL_TIM_Base_MspInit+0x5c>)
 80006f4:	f043 0302 	orr.w	r3, r3, #2
 80006f8:	61d3      	str	r3, [r2, #28]
 80006fa:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <HAL_TIM_Base_MspInit+0x5c>)
 80006fc:	69db      	ldr	r3, [r3, #28]
 80006fe:	f003 0302 	and.w	r3, r3, #2
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	68bb      	ldr	r3, [r7, #8]
}
 8000706:	bf00      	nop
 8000708:	3714      	adds	r7, #20
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	40021000 	.word	0x40021000
 8000718:	40000400 	.word	0x40000400

0800071c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08a      	sub	sp, #40	@ 0x28
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000724:	f107 0314 	add.w	r3, r7, #20
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800073c:	d14c      	bne.n	80007d8 <HAL_TIM_MspPostInit+0xbc>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800073e:	4b39      	ldr	r3, [pc, #228]	@ (8000824 <HAL_TIM_MspPostInit+0x108>)
 8000740:	695b      	ldr	r3, [r3, #20]
 8000742:	4a38      	ldr	r2, [pc, #224]	@ (8000824 <HAL_TIM_MspPostInit+0x108>)
 8000744:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000748:	6153      	str	r3, [r2, #20]
 800074a:	4b36      	ldr	r3, [pc, #216]	@ (8000824 <HAL_TIM_MspPostInit+0x108>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000752:	613b      	str	r3, [r7, #16]
 8000754:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000756:	4b33      	ldr	r3, [pc, #204]	@ (8000824 <HAL_TIM_MspPostInit+0x108>)
 8000758:	695b      	ldr	r3, [r3, #20]
 800075a:	4a32      	ldr	r2, [pc, #200]	@ (8000824 <HAL_TIM_MspPostInit+0x108>)
 800075c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000760:	6153      	str	r3, [r2, #20]
 8000762:	4b30      	ldr	r3, [pc, #192]	@ (8000824 <HAL_TIM_MspPostInit+0x108>)
 8000764:	695b      	ldr	r3, [r3, #20]
 8000766:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> TIM2_CH3
    PA10     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800076e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000772:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000774:	2302      	movs	r3, #2
 8000776:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000778:	2300      	movs	r3, #0
 800077a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077c:	2300      	movs	r3, #0
 800077e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8000780:	230a      	movs	r3, #10
 8000782:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	4619      	mov	r1, r3
 800078a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800078e:	f000 fa09 	bl	8000ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000792:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000796:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000798:	2302      	movs	r3, #2
 800079a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079c:	2300      	movs	r3, #0
 800079e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a0:	2300      	movs	r3, #0
 80007a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80007a4:	2301      	movs	r3, #1
 80007a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a8:	f107 0314 	add.w	r3, r7, #20
 80007ac:	4619      	mov	r1, r3
 80007ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007b2:	f000 f9f7 	bl	8000ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80007b6:	2308      	movs	r3, #8
 80007b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ba:	2302      	movs	r3, #2
 80007bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	2300      	movs	r3, #0
 80007c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c2:	2300      	movs	r3, #0
 80007c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80007c6:	2301      	movs	r3, #1
 80007c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	4619      	mov	r1, r3
 80007d0:	4815      	ldr	r0, [pc, #84]	@ (8000828 <HAL_TIM_MspPostInit+0x10c>)
 80007d2:	f000 f9e7 	bl	8000ba4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80007d6:	e021      	b.n	800081c <HAL_TIM_MspPostInit+0x100>
  else if(htim->Instance==TIM3)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a13      	ldr	r2, [pc, #76]	@ (800082c <HAL_TIM_MspPostInit+0x110>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d11c      	bne.n	800081c <HAL_TIM_MspPostInit+0x100>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e2:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <HAL_TIM_MspPostInit+0x108>)
 80007e4:	695b      	ldr	r3, [r3, #20]
 80007e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000824 <HAL_TIM_MspPostInit+0x108>)
 80007e8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80007ec:	6153      	str	r3, [r2, #20]
 80007ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000824 <HAL_TIM_MspPostInit+0x108>)
 80007f0:	695b      	ldr	r3, [r3, #20]
 80007f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80007f6:	60bb      	str	r3, [r7, #8]
 80007f8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80007fa:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80007fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000800:	2302      	movs	r3, #2
 8000802:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000808:	2300      	movs	r3, #0
 800080a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800080c:	2302      	movs	r3, #2
 800080e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	4619      	mov	r1, r3
 8000816:	4806      	ldr	r0, [pc, #24]	@ (8000830 <HAL_TIM_MspPostInit+0x114>)
 8000818:	f000 f9c4 	bl	8000ba4 <HAL_GPIO_Init>
}
 800081c:	bf00      	nop
 800081e:	3728      	adds	r7, #40	@ 0x28
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	40021000 	.word	0x40021000
 8000828:	48000400 	.word	0x48000400
 800082c:	40000400 	.word	0x40000400
 8000830:	48000800 	.word	0x48000800

08000834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000838:	bf00      	nop
 800083a:	e7fd      	b.n	8000838 <NMI_Handler+0x4>

0800083c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000840:	bf00      	nop
 8000842:	e7fd      	b.n	8000840 <HardFault_Handler+0x4>

08000844 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000848:	bf00      	nop
 800084a:	e7fd      	b.n	8000848 <MemManage_Handler+0x4>

0800084c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000850:	bf00      	nop
 8000852:	e7fd      	b.n	8000850 <BusFault_Handler+0x4>

08000854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000858:	bf00      	nop
 800085a:	e7fd      	b.n	8000858 <UsageFault_Handler+0x4>

0800085c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000860:	bf00      	nop
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr

0800086a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr

08000886 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800088a:	f000 f885 	bl	8000998 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
	...

08000894 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000898:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <SystemInit+0x20>)
 800089a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800089e:	4a05      	ldr	r2, [pc, #20]	@ (80008b4 <SystemInit+0x20>)
 80008a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008a8:	bf00      	nop
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	e000ed00 	.word	0xe000ed00

080008b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80008f0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80008bc:	f7ff ffea 	bl	8000894 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c0:	480c      	ldr	r0, [pc, #48]	@ (80008f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80008c2:	490d      	ldr	r1, [pc, #52]	@ (80008f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008c4:	4a0d      	ldr	r2, [pc, #52]	@ (80008fc <LoopForever+0xe>)
  movs r3, #0
 80008c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008c8:	e002      	b.n	80008d0 <LoopCopyDataInit>

080008ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ce:	3304      	adds	r3, #4

080008d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d4:	d3f9      	bcc.n	80008ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000900 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000904 <LoopForever+0x16>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008dc:	e001      	b.n	80008e2 <LoopFillZerobss>

080008de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e0:	3204      	adds	r2, #4

080008e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e4:	d3fb      	bcc.n	80008de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008e6:	f002 ffa7 	bl	8003838 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008ea:	f7ff fc73 	bl	80001d4 <main>

080008ee <LoopForever>:

LoopForever:
    b LoopForever
 80008ee:	e7fe      	b.n	80008ee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008f0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80008f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008f8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008fc:	080038d0 	.word	0x080038d0
  ldr r2, =_sbss
 8000900:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000904:	200000c4 	.word	0x200000c4

08000908 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000908:	e7fe      	b.n	8000908 <ADC1_2_IRQHandler>
	...

0800090c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000910:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <HAL_Init+0x28>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a07      	ldr	r2, [pc, #28]	@ (8000934 <HAL_Init+0x28>)
 8000916:	f043 0310 	orr.w	r3, r3, #16
 800091a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800091c:	2003      	movs	r0, #3
 800091e:	f000 f90d 	bl	8000b3c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000922:	200f      	movs	r0, #15
 8000924:	f000 f808 	bl	8000938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000928:	f7ff fea2 	bl	8000670 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800092c:	2300      	movs	r3, #0
}
 800092e:	4618      	mov	r0, r3
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40022000 	.word	0x40022000

08000938 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000940:	4b12      	ldr	r3, [pc, #72]	@ (800098c <HAL_InitTick+0x54>)
 8000942:	681a      	ldr	r2, [r3, #0]
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <HAL_InitTick+0x58>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	4619      	mov	r1, r3
 800094a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800094e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000952:	fbb2 f3f3 	udiv	r3, r2, r3
 8000956:	4618      	mov	r0, r3
 8000958:	f000 f917 	bl	8000b8a <HAL_SYSTICK_Config>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000962:	2301      	movs	r3, #1
 8000964:	e00e      	b.n	8000984 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2b0f      	cmp	r3, #15
 800096a:	d80a      	bhi.n	8000982 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800096c:	2200      	movs	r2, #0
 800096e:	6879      	ldr	r1, [r7, #4]
 8000970:	f04f 30ff 	mov.w	r0, #4294967295
 8000974:	f000 f8ed 	bl	8000b52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000978:	4a06      	ldr	r2, [pc, #24]	@ (8000994 <HAL_InitTick+0x5c>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800097e:	2300      	movs	r3, #0
 8000980:	e000      	b.n	8000984 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000982:	2301      	movs	r3, #1
}
 8000984:	4618      	mov	r0, r3
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20000000 	.word	0x20000000
 8000990:	20000008 	.word	0x20000008
 8000994:	20000004 	.word	0x20000004

08000998 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800099c:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <HAL_IncTick+0x20>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	461a      	mov	r2, r3
 80009a2:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <HAL_IncTick+0x24>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4413      	add	r3, r2
 80009a8:	4a04      	ldr	r2, [pc, #16]	@ (80009bc <HAL_IncTick+0x24>)
 80009aa:	6013      	str	r3, [r2, #0]
}
 80009ac:	bf00      	nop
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	20000008 	.word	0x20000008
 80009bc:	200000c0 	.word	0x200000c0

080009c0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  return uwTick;  
 80009c4:	4b03      	ldr	r3, [pc, #12]	@ (80009d4 <HAL_GetTick+0x14>)
 80009c6:	681b      	ldr	r3, [r3, #0]
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	200000c0 	.word	0x200000c0

080009d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f003 0307 	and.w	r3, r3, #7
 80009e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009e8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <__NVIC_SetPriorityGrouping+0x44>)
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009ee:	68ba      	ldr	r2, [r7, #8]
 80009f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009f4:	4013      	ands	r3, r2
 80009f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a0a:	4a04      	ldr	r2, [pc, #16]	@ (8000a1c <__NVIC_SetPriorityGrouping+0x44>)
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	60d3      	str	r3, [r2, #12]
}
 8000a10:	bf00      	nop
 8000a12:	3714      	adds	r7, #20
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a24:	4b04      	ldr	r3, [pc, #16]	@ (8000a38 <__NVIC_GetPriorityGrouping+0x18>)
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	0a1b      	lsrs	r3, r3, #8
 8000a2a:	f003 0307 	and.w	r3, r3, #7
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	e000ed00 	.word	0xe000ed00

08000a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	6039      	str	r1, [r7, #0]
 8000a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	db0a      	blt.n	8000a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	b2da      	uxtb	r2, r3
 8000a54:	490c      	ldr	r1, [pc, #48]	@ (8000a88 <__NVIC_SetPriority+0x4c>)
 8000a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5a:	0112      	lsls	r2, r2, #4
 8000a5c:	b2d2      	uxtb	r2, r2
 8000a5e:	440b      	add	r3, r1
 8000a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a64:	e00a      	b.n	8000a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	4908      	ldr	r1, [pc, #32]	@ (8000a8c <__NVIC_SetPriority+0x50>)
 8000a6c:	79fb      	ldrb	r3, [r7, #7]
 8000a6e:	f003 030f 	and.w	r3, r3, #15
 8000a72:	3b04      	subs	r3, #4
 8000a74:	0112      	lsls	r2, r2, #4
 8000a76:	b2d2      	uxtb	r2, r2
 8000a78:	440b      	add	r3, r1
 8000a7a:	761a      	strb	r2, [r3, #24]
}
 8000a7c:	bf00      	nop
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	e000e100 	.word	0xe000e100
 8000a8c:	e000ed00 	.word	0xe000ed00

08000a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b089      	sub	sp, #36	@ 0x24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	f003 0307 	and.w	r3, r3, #7
 8000aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	f1c3 0307 	rsb	r3, r3, #7
 8000aaa:	2b04      	cmp	r3, #4
 8000aac:	bf28      	it	cs
 8000aae:	2304      	movcs	r3, #4
 8000ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ab2:	69fb      	ldr	r3, [r7, #28]
 8000ab4:	3304      	adds	r3, #4
 8000ab6:	2b06      	cmp	r3, #6
 8000ab8:	d902      	bls.n	8000ac0 <NVIC_EncodePriority+0x30>
 8000aba:	69fb      	ldr	r3, [r7, #28]
 8000abc:	3b03      	subs	r3, #3
 8000abe:	e000      	b.n	8000ac2 <NVIC_EncodePriority+0x32>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac8:	69bb      	ldr	r3, [r7, #24]
 8000aca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ace:	43da      	mvns	r2, r3
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	401a      	ands	r2, r3
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae2:	43d9      	mvns	r1, r3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae8:	4313      	orrs	r3, r2
         );
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3724      	adds	r7, #36	@ 0x24
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
	...

08000af8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3b01      	subs	r3, #1
 8000b04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b08:	d301      	bcc.n	8000b0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e00f      	b.n	8000b2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b38 <SysTick_Config+0x40>)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	3b01      	subs	r3, #1
 8000b14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b16:	210f      	movs	r1, #15
 8000b18:	f04f 30ff 	mov.w	r0, #4294967295
 8000b1c:	f7ff ff8e 	bl	8000a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b20:	4b05      	ldr	r3, [pc, #20]	@ (8000b38 <SysTick_Config+0x40>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b26:	4b04      	ldr	r3, [pc, #16]	@ (8000b38 <SysTick_Config+0x40>)
 8000b28:	2207      	movs	r2, #7
 8000b2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	e000e010 	.word	0xe000e010

08000b3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b44:	6878      	ldr	r0, [r7, #4]
 8000b46:	f7ff ff47 	bl	80009d8 <__NVIC_SetPriorityGrouping>
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b086      	sub	sp, #24
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	4603      	mov	r3, r0
 8000b5a:	60b9      	str	r1, [r7, #8]
 8000b5c:	607a      	str	r2, [r7, #4]
 8000b5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b60:	2300      	movs	r3, #0
 8000b62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b64:	f7ff ff5c 	bl	8000a20 <__NVIC_GetPriorityGrouping>
 8000b68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b6a:	687a      	ldr	r2, [r7, #4]
 8000b6c:	68b9      	ldr	r1, [r7, #8]
 8000b6e:	6978      	ldr	r0, [r7, #20]
 8000b70:	f7ff ff8e 	bl	8000a90 <NVIC_EncodePriority>
 8000b74:	4602      	mov	r2, r0
 8000b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b7a:	4611      	mov	r1, r2
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff ff5d 	bl	8000a3c <__NVIC_SetPriority>
}
 8000b82:	bf00      	nop
 8000b84:	3718      	adds	r7, #24
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b082      	sub	sp, #8
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f7ff ffb0 	bl	8000af8 <SysTick_Config>
 8000b98:	4603      	mov	r3, r0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b087      	sub	sp, #28
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
 8000bac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bb2:	e160      	b.n	8000e76 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	2101      	movs	r1, #1
 8000bba:	697b      	ldr	r3, [r7, #20]
 8000bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f000 8152 	beq.w	8000e70 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	f003 0303 	and.w	r3, r3, #3
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d005      	beq.n	8000be4 <HAL_GPIO_Init+0x40>
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	f003 0303 	and.w	r3, r3, #3
 8000be0:	2b02      	cmp	r3, #2
 8000be2:	d130      	bne.n	8000c46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	689b      	ldr	r3, [r3, #8]
 8000be8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	2203      	movs	r2, #3
 8000bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf4:	43db      	mvns	r3, r3
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	68da      	ldr	r2, [r3, #12]
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	fa02 f303 	lsl.w	r3, r2, r3
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	43db      	mvns	r3, r3
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	4013      	ands	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	091b      	lsrs	r3, r3, #4
 8000c30:	f003 0201 	and.w	r2, r3, #1
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f003 0303 	and.w	r3, r3, #3
 8000c4e:	2b03      	cmp	r3, #3
 8000c50:	d017      	beq.n	8000c82 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	2203      	movs	r2, #3
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	43db      	mvns	r3, r3
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	4013      	ands	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	689a      	ldr	r2, [r3, #8]
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	fa02 f303 	lsl.w	r3, r2, r3
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f003 0303 	and.w	r3, r3, #3
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d123      	bne.n	8000cd6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	08da      	lsrs	r2, r3, #3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	3208      	adds	r2, #8
 8000c96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	f003 0307 	and.w	r3, r3, #7
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	220f      	movs	r2, #15
 8000ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8000caa:	43db      	mvns	r3, r3
 8000cac:	693a      	ldr	r2, [r7, #16]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	691a      	ldr	r2, [r3, #16]
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	f003 0307 	and.w	r3, r3, #7
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	08da      	lsrs	r2, r3, #3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	3208      	adds	r2, #8
 8000cd0:	6939      	ldr	r1, [r7, #16]
 8000cd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	2203      	movs	r2, #3
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	43db      	mvns	r3, r3
 8000ce8:	693a      	ldr	r2, [r7, #16]
 8000cea:	4013      	ands	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f003 0203 	and.w	r2, r3, #3
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f000 80ac 	beq.w	8000e70 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d18:	4b5e      	ldr	r3, [pc, #376]	@ (8000e94 <HAL_GPIO_Init+0x2f0>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	4a5d      	ldr	r2, [pc, #372]	@ (8000e94 <HAL_GPIO_Init+0x2f0>)
 8000d1e:	f043 0301 	orr.w	r3, r3, #1
 8000d22:	6193      	str	r3, [r2, #24]
 8000d24:	4b5b      	ldr	r3, [pc, #364]	@ (8000e94 <HAL_GPIO_Init+0x2f0>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f003 0301 	and.w	r3, r3, #1
 8000d2c:	60bb      	str	r3, [r7, #8]
 8000d2e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d30:	4a59      	ldr	r2, [pc, #356]	@ (8000e98 <HAL_GPIO_Init+0x2f4>)
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	089b      	lsrs	r3, r3, #2
 8000d36:	3302      	adds	r3, #2
 8000d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	f003 0303 	and.w	r3, r3, #3
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	220f      	movs	r2, #15
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	4013      	ands	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d5a:	d025      	beq.n	8000da8 <HAL_GPIO_Init+0x204>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	4a4f      	ldr	r2, [pc, #316]	@ (8000e9c <HAL_GPIO_Init+0x2f8>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d01f      	beq.n	8000da4 <HAL_GPIO_Init+0x200>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	4a4e      	ldr	r2, [pc, #312]	@ (8000ea0 <HAL_GPIO_Init+0x2fc>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d019      	beq.n	8000da0 <HAL_GPIO_Init+0x1fc>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4a4d      	ldr	r2, [pc, #308]	@ (8000ea4 <HAL_GPIO_Init+0x300>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d013      	beq.n	8000d9c <HAL_GPIO_Init+0x1f8>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	4a4c      	ldr	r2, [pc, #304]	@ (8000ea8 <HAL_GPIO_Init+0x304>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d00d      	beq.n	8000d98 <HAL_GPIO_Init+0x1f4>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a4b      	ldr	r2, [pc, #300]	@ (8000eac <HAL_GPIO_Init+0x308>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d007      	beq.n	8000d94 <HAL_GPIO_Init+0x1f0>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4a4a      	ldr	r2, [pc, #296]	@ (8000eb0 <HAL_GPIO_Init+0x30c>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d101      	bne.n	8000d90 <HAL_GPIO_Init+0x1ec>
 8000d8c:	2306      	movs	r3, #6
 8000d8e:	e00c      	b.n	8000daa <HAL_GPIO_Init+0x206>
 8000d90:	2307      	movs	r3, #7
 8000d92:	e00a      	b.n	8000daa <HAL_GPIO_Init+0x206>
 8000d94:	2305      	movs	r3, #5
 8000d96:	e008      	b.n	8000daa <HAL_GPIO_Init+0x206>
 8000d98:	2304      	movs	r3, #4
 8000d9a:	e006      	b.n	8000daa <HAL_GPIO_Init+0x206>
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	e004      	b.n	8000daa <HAL_GPIO_Init+0x206>
 8000da0:	2302      	movs	r3, #2
 8000da2:	e002      	b.n	8000daa <HAL_GPIO_Init+0x206>
 8000da4:	2301      	movs	r3, #1
 8000da6:	e000      	b.n	8000daa <HAL_GPIO_Init+0x206>
 8000da8:	2300      	movs	r3, #0
 8000daa:	697a      	ldr	r2, [r7, #20]
 8000dac:	f002 0203 	and.w	r2, r2, #3
 8000db0:	0092      	lsls	r2, r2, #2
 8000db2:	4093      	lsls	r3, r2
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000dba:	4937      	ldr	r1, [pc, #220]	@ (8000e98 <HAL_GPIO_Init+0x2f4>)
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	089b      	lsrs	r3, r3, #2
 8000dc0:	3302      	adds	r3, #2
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000dc8:	4b3a      	ldr	r3, [pc, #232]	@ (8000eb4 <HAL_GPIO_Init+0x310>)
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	43db      	mvns	r3, r3
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d003      	beq.n	8000dec <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000dec:	4a31      	ldr	r2, [pc, #196]	@ (8000eb4 <HAL_GPIO_Init+0x310>)
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000df2:	4b30      	ldr	r3, [pc, #192]	@ (8000eb4 <HAL_GPIO_Init+0x310>)
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	43db      	mvns	r3, r3
 8000dfc:	693a      	ldr	r2, [r7, #16]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d003      	beq.n	8000e16 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e16:	4a27      	ldr	r2, [pc, #156]	@ (8000eb4 <HAL_GPIO_Init+0x310>)
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000e1c:	4b25      	ldr	r3, [pc, #148]	@ (8000eb4 <HAL_GPIO_Init+0x310>)
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	43db      	mvns	r3, r3
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d003      	beq.n	8000e40 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e40:	4a1c      	ldr	r2, [pc, #112]	@ (8000eb4 <HAL_GPIO_Init+0x310>)
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e46:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb4 <HAL_GPIO_Init+0x310>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	43db      	mvns	r3, r3
 8000e50:	693a      	ldr	r2, [r7, #16]
 8000e52:	4013      	ands	r3, r2
 8000e54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d003      	beq.n	8000e6a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e6a:	4a12      	ldr	r2, [pc, #72]	@ (8000eb4 <HAL_GPIO_Init+0x310>)
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	3301      	adds	r3, #1
 8000e74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	f47f ae97 	bne.w	8000bb4 <HAL_GPIO_Init+0x10>
  }
}
 8000e86:	bf00      	nop
 8000e88:	bf00      	nop
 8000e8a:	371c      	adds	r7, #28
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	40021000 	.word	0x40021000
 8000e98:	40010000 	.word	0x40010000
 8000e9c:	48000400 	.word	0x48000400
 8000ea0:	48000800 	.word	0x48000800
 8000ea4:	48000c00 	.word	0x48000c00
 8000ea8:	48001000 	.word	0x48001000
 8000eac:	48001400 	.word	0x48001400
 8000eb0:	48001800 	.word	0x48001800
 8000eb4:	40010400 	.word	0x40010400

08000eb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	691a      	ldr	r2, [r3, #16]
 8000ec8:	887b      	ldrh	r3, [r7, #2]
 8000eca:	4013      	ands	r3, r2
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d002      	beq.n	8000ed6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	73fb      	strb	r3, [r7, #15]
 8000ed4:	e001      	b.n	8000eda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3714      	adds	r7, #20
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ef4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ef8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000efa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000efe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d102      	bne.n	8000f0e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	f001 b80a 	b.w	8001f22 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f12:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	f000 8161 	beq.w	80011e6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f24:	4bae      	ldr	r3, [pc, #696]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 030c 	and.w	r3, r3, #12
 8000f2c:	2b04      	cmp	r3, #4
 8000f2e:	d00c      	beq.n	8000f4a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f30:	4bab      	ldr	r3, [pc, #684]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 030c 	and.w	r3, r3, #12
 8000f38:	2b08      	cmp	r3, #8
 8000f3a:	d157      	bne.n	8000fec <HAL_RCC_OscConfig+0x104>
 8000f3c:	4ba8      	ldr	r3, [pc, #672]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000f44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f48:	d150      	bne.n	8000fec <HAL_RCC_OscConfig+0x104>
 8000f4a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f4e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f52:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000f56:	fa93 f3a3 	rbit	r3, r3
 8000f5a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f5e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f62:	fab3 f383 	clz	r3, r3
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f6a:	d802      	bhi.n	8000f72 <HAL_RCC_OscConfig+0x8a>
 8000f6c:	4b9c      	ldr	r3, [pc, #624]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	e015      	b.n	8000f9e <HAL_RCC_OscConfig+0xb6>
 8000f72:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f76:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f7a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000f7e:	fa93 f3a3 	rbit	r3, r3
 8000f82:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000f86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f8a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000f8e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000f92:	fa93 f3a3 	rbit	r3, r3
 8000f96:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000f9a:	4b91      	ldr	r3, [pc, #580]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8000f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f9e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000fa2:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8000fa6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8000faa:	fa92 f2a2 	rbit	r2, r2
 8000fae:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8000fb2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000fb6:	fab2 f282 	clz	r2, r2
 8000fba:	b2d2      	uxtb	r2, r2
 8000fbc:	f042 0220 	orr.w	r2, r2, #32
 8000fc0:	b2d2      	uxtb	r2, r2
 8000fc2:	f002 021f 	and.w	r2, r2, #31
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fcc:	4013      	ands	r3, r2
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f000 8108 	beq.w	80011e4 <HAL_RCC_OscConfig+0x2fc>
 8000fd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000fd8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f040 80ff 	bne.w	80011e4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	f000 bf9b 	b.w	8001f22 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ff0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ffc:	d106      	bne.n	800100c <HAL_RCC_OscConfig+0x124>
 8000ffe:	4b78      	ldr	r3, [pc, #480]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a77      	ldr	r2, [pc, #476]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8001004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001008:	6013      	str	r3, [r2, #0]
 800100a:	e036      	b.n	800107a <HAL_RCC_OscConfig+0x192>
 800100c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001010:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d10c      	bne.n	8001036 <HAL_RCC_OscConfig+0x14e>
 800101c:	4b70      	ldr	r3, [pc, #448]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a6f      	ldr	r2, [pc, #444]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8001022:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	4b6d      	ldr	r3, [pc, #436]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a6c      	ldr	r2, [pc, #432]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 800102e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	e021      	b.n	800107a <HAL_RCC_OscConfig+0x192>
 8001036:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800103a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001046:	d10c      	bne.n	8001062 <HAL_RCC_OscConfig+0x17a>
 8001048:	4b65      	ldr	r3, [pc, #404]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a64      	ldr	r2, [pc, #400]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 800104e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001052:	6013      	str	r3, [r2, #0]
 8001054:	4b62      	ldr	r3, [pc, #392]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a61      	ldr	r2, [pc, #388]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 800105a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800105e:	6013      	str	r3, [r2, #0]
 8001060:	e00b      	b.n	800107a <HAL_RCC_OscConfig+0x192>
 8001062:	4b5f      	ldr	r3, [pc, #380]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a5e      	ldr	r2, [pc, #376]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8001068:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800106c:	6013      	str	r3, [r2, #0]
 800106e:	4b5c      	ldr	r3, [pc, #368]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a5b      	ldr	r2, [pc, #364]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8001074:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001078:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800107a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800107e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d054      	beq.n	8001134 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800108a:	f7ff fc99 	bl	80009c0 <HAL_GetTick>
 800108e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001092:	e00a      	b.n	80010aa <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001094:	f7ff fc94 	bl	80009c0 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	2b64      	cmp	r3, #100	@ 0x64
 80010a2:	d902      	bls.n	80010aa <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	f000 bf3c 	b.w	8001f22 <HAL_RCC_OscConfig+0x103a>
 80010aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010ae:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80010b6:	fa93 f3a3 	rbit	r3, r3
 80010ba:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80010be:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010c2:	fab3 f383 	clz	r3, r3
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80010ca:	d802      	bhi.n	80010d2 <HAL_RCC_OscConfig+0x1ea>
 80010cc:	4b44      	ldr	r3, [pc, #272]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	e015      	b.n	80010fe <HAL_RCC_OscConfig+0x216>
 80010d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010d6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010da:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80010de:	fa93 f3a3 	rbit	r3, r3
 80010e2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80010e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010ea:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80010ee:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80010f2:	fa93 f3a3 	rbit	r3, r3
 80010f6:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80010fa:	4b39      	ldr	r3, [pc, #228]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 80010fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001102:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001106:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800110a:	fa92 f2a2 	rbit	r2, r2
 800110e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8001112:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001116:	fab2 f282 	clz	r2, r2
 800111a:	b2d2      	uxtb	r2, r2
 800111c:	f042 0220 	orr.w	r2, r2, #32
 8001120:	b2d2      	uxtb	r2, r2
 8001122:	f002 021f 	and.w	r2, r2, #31
 8001126:	2101      	movs	r1, #1
 8001128:	fa01 f202 	lsl.w	r2, r1, r2
 800112c:	4013      	ands	r3, r2
 800112e:	2b00      	cmp	r3, #0
 8001130:	d0b0      	beq.n	8001094 <HAL_RCC_OscConfig+0x1ac>
 8001132:	e058      	b.n	80011e6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001134:	f7ff fc44 	bl	80009c0 <HAL_GetTick>
 8001138:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800113c:	e00a      	b.n	8001154 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800113e:	f7ff fc3f 	bl	80009c0 <HAL_GetTick>
 8001142:	4602      	mov	r2, r0
 8001144:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b64      	cmp	r3, #100	@ 0x64
 800114c:	d902      	bls.n	8001154 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	f000 bee7 	b.w	8001f22 <HAL_RCC_OscConfig+0x103a>
 8001154:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001158:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001160:	fa93 f3a3 	rbit	r3, r3
 8001164:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001168:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800116c:	fab3 f383 	clz	r3, r3
 8001170:	b2db      	uxtb	r3, r3
 8001172:	2b3f      	cmp	r3, #63	@ 0x3f
 8001174:	d802      	bhi.n	800117c <HAL_RCC_OscConfig+0x294>
 8001176:	4b1a      	ldr	r3, [pc, #104]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	e015      	b.n	80011a8 <HAL_RCC_OscConfig+0x2c0>
 800117c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001180:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001184:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001188:	fa93 f3a3 	rbit	r3, r3
 800118c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001190:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001194:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001198:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800119c:	fa93 f3a3 	rbit	r3, r3
 80011a0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80011a4:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <HAL_RCC_OscConfig+0x2f8>)
 80011a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80011ac:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80011b0:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80011b4:	fa92 f2a2 	rbit	r2, r2
 80011b8:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80011bc:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80011c0:	fab2 f282 	clz	r2, r2
 80011c4:	b2d2      	uxtb	r2, r2
 80011c6:	f042 0220 	orr.w	r2, r2, #32
 80011ca:	b2d2      	uxtb	r2, r2
 80011cc:	f002 021f 	and.w	r2, r2, #31
 80011d0:	2101      	movs	r1, #1
 80011d2:	fa01 f202 	lsl.w	r2, r1, r2
 80011d6:	4013      	ands	r3, r2
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1b0      	bne.n	800113e <HAL_RCC_OscConfig+0x256>
 80011dc:	e003      	b.n	80011e6 <HAL_RCC_OscConfig+0x2fe>
 80011de:	bf00      	nop
 80011e0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	f000 816d 	beq.w	80014d6 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80011fc:	4bcd      	ldr	r3, [pc, #820]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f003 030c 	and.w	r3, r3, #12
 8001204:	2b00      	cmp	r3, #0
 8001206:	d00c      	beq.n	8001222 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001208:	4bca      	ldr	r3, [pc, #808]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f003 030c 	and.w	r3, r3, #12
 8001210:	2b08      	cmp	r3, #8
 8001212:	d16e      	bne.n	80012f2 <HAL_RCC_OscConfig+0x40a>
 8001214:	4bc7      	ldr	r3, [pc, #796]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800121c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001220:	d167      	bne.n	80012f2 <HAL_RCC_OscConfig+0x40a>
 8001222:	2302      	movs	r3, #2
 8001224:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001228:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800122c:	fa93 f3a3 	rbit	r3, r3
 8001230:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001234:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001238:	fab3 f383 	clz	r3, r3
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001240:	d802      	bhi.n	8001248 <HAL_RCC_OscConfig+0x360>
 8001242:	4bbc      	ldr	r3, [pc, #752]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	e013      	b.n	8001270 <HAL_RCC_OscConfig+0x388>
 8001248:	2302      	movs	r3, #2
 800124a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800124e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001252:	fa93 f3a3 	rbit	r3, r3
 8001256:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800125a:	2302      	movs	r3, #2
 800125c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001260:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001264:	fa93 f3a3 	rbit	r3, r3
 8001268:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800126c:	4bb1      	ldr	r3, [pc, #708]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 800126e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001270:	2202      	movs	r2, #2
 8001272:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001276:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800127a:	fa92 f2a2 	rbit	r2, r2
 800127e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8001282:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001286:	fab2 f282 	clz	r2, r2
 800128a:	b2d2      	uxtb	r2, r2
 800128c:	f042 0220 	orr.w	r2, r2, #32
 8001290:	b2d2      	uxtb	r2, r2
 8001292:	f002 021f 	and.w	r2, r2, #31
 8001296:	2101      	movs	r1, #1
 8001298:	fa01 f202 	lsl.w	r2, r1, r2
 800129c:	4013      	ands	r3, r2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d00a      	beq.n	80012b8 <HAL_RCC_OscConfig+0x3d0>
 80012a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012a6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d002      	beq.n	80012b8 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	f000 be35 	b.w	8001f22 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b8:	4b9e      	ldr	r3, [pc, #632]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	691b      	ldr	r3, [r3, #16]
 80012cc:	21f8      	movs	r1, #248	@ 0xf8
 80012ce:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012d2:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80012d6:	fa91 f1a1 	rbit	r1, r1
 80012da:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80012de:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80012e2:	fab1 f181 	clz	r1, r1
 80012e6:	b2c9      	uxtb	r1, r1
 80012e8:	408b      	lsls	r3, r1
 80012ea:	4992      	ldr	r1, [pc, #584]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 80012ec:	4313      	orrs	r3, r2
 80012ee:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012f0:	e0f1      	b.n	80014d6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	68db      	ldr	r3, [r3, #12]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	f000 8083 	beq.w	800140a <HAL_RCC_OscConfig+0x522>
 8001304:	2301      	movs	r3, #1
 8001306:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800130a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800130e:	fa93 f3a3 	rbit	r3, r3
 8001312:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001316:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800131a:	fab3 f383 	clz	r3, r3
 800131e:	b2db      	uxtb	r3, r3
 8001320:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001324:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	461a      	mov	r2, r3
 800132c:	2301      	movs	r3, #1
 800132e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001330:	f7ff fb46 	bl	80009c0 <HAL_GetTick>
 8001334:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001338:	e00a      	b.n	8001350 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800133a:	f7ff fb41 	bl	80009c0 <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d902      	bls.n	8001350 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	f000 bde9 	b.w	8001f22 <HAL_RCC_OscConfig+0x103a>
 8001350:	2302      	movs	r3, #2
 8001352:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001356:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800135a:	fa93 f3a3 	rbit	r3, r3
 800135e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8001362:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001366:	fab3 f383 	clz	r3, r3
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2b3f      	cmp	r3, #63	@ 0x3f
 800136e:	d802      	bhi.n	8001376 <HAL_RCC_OscConfig+0x48e>
 8001370:	4b70      	ldr	r3, [pc, #448]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	e013      	b.n	800139e <HAL_RCC_OscConfig+0x4b6>
 8001376:	2302      	movs	r3, #2
 8001378:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800137c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001380:	fa93 f3a3 	rbit	r3, r3
 8001384:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001388:	2302      	movs	r3, #2
 800138a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800138e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001392:	fa93 f3a3 	rbit	r3, r3
 8001396:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800139a:	4b66      	ldr	r3, [pc, #408]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 800139c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800139e:	2202      	movs	r2, #2
 80013a0:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80013a4:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80013a8:	fa92 f2a2 	rbit	r2, r2
 80013ac:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80013b0:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80013b4:	fab2 f282 	clz	r2, r2
 80013b8:	b2d2      	uxtb	r2, r2
 80013ba:	f042 0220 	orr.w	r2, r2, #32
 80013be:	b2d2      	uxtb	r2, r2
 80013c0:	f002 021f 	and.w	r2, r2, #31
 80013c4:	2101      	movs	r1, #1
 80013c6:	fa01 f202 	lsl.w	r2, r1, r2
 80013ca:	4013      	ands	r3, r2
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d0b4      	beq.n	800133a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d0:	4b58      	ldr	r3, [pc, #352]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013dc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	691b      	ldr	r3, [r3, #16]
 80013e4:	21f8      	movs	r1, #248	@ 0xf8
 80013e6:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ea:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80013ee:	fa91 f1a1 	rbit	r1, r1
 80013f2:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80013f6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80013fa:	fab1 f181 	clz	r1, r1
 80013fe:	b2c9      	uxtb	r1, r1
 8001400:	408b      	lsls	r3, r1
 8001402:	494c      	ldr	r1, [pc, #304]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 8001404:	4313      	orrs	r3, r2
 8001406:	600b      	str	r3, [r1, #0]
 8001408:	e065      	b.n	80014d6 <HAL_RCC_OscConfig+0x5ee>
 800140a:	2301      	movs	r3, #1
 800140c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001410:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001414:	fa93 f3a3 	rbit	r3, r3
 8001418:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 800141c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001420:	fab3 f383 	clz	r3, r3
 8001424:	b2db      	uxtb	r3, r3
 8001426:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800142a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	461a      	mov	r2, r3
 8001432:	2300      	movs	r3, #0
 8001434:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001436:	f7ff fac3 	bl	80009c0 <HAL_GetTick>
 800143a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800143e:	e00a      	b.n	8001456 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001440:	f7ff fabe 	bl	80009c0 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b02      	cmp	r3, #2
 800144e:	d902      	bls.n	8001456 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	f000 bd66 	b.w	8001f22 <HAL_RCC_OscConfig+0x103a>
 8001456:	2302      	movs	r3, #2
 8001458:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800145c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001460:	fa93 f3a3 	rbit	r3, r3
 8001464:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8001468:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800146c:	fab3 f383 	clz	r3, r3
 8001470:	b2db      	uxtb	r3, r3
 8001472:	2b3f      	cmp	r3, #63	@ 0x3f
 8001474:	d802      	bhi.n	800147c <HAL_RCC_OscConfig+0x594>
 8001476:	4b2f      	ldr	r3, [pc, #188]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	e013      	b.n	80014a4 <HAL_RCC_OscConfig+0x5bc>
 800147c:	2302      	movs	r3, #2
 800147e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001482:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001486:	fa93 f3a3 	rbit	r3, r3
 800148a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800148e:	2302      	movs	r3, #2
 8001490:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001494:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001498:	fa93 f3a3 	rbit	r3, r3
 800149c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80014a0:	4b24      	ldr	r3, [pc, #144]	@ (8001534 <HAL_RCC_OscConfig+0x64c>)
 80014a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a4:	2202      	movs	r2, #2
 80014a6:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80014aa:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80014ae:	fa92 f2a2 	rbit	r2, r2
 80014b2:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80014b6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80014ba:	fab2 f282 	clz	r2, r2
 80014be:	b2d2      	uxtb	r2, r2
 80014c0:	f042 0220 	orr.w	r2, r2, #32
 80014c4:	b2d2      	uxtb	r2, r2
 80014c6:	f002 021f 	and.w	r2, r2, #31
 80014ca:	2101      	movs	r1, #1
 80014cc:	fa01 f202 	lsl.w	r2, r1, r2
 80014d0:	4013      	ands	r3, r2
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1b4      	bne.n	8001440 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0308 	and.w	r3, r3, #8
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	f000 8119 	beq.w	800171e <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014f0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	695b      	ldr	r3, [r3, #20]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f000 8082 	beq.w	8001602 <HAL_RCC_OscConfig+0x71a>
 80014fe:	2301      	movs	r3, #1
 8001500:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001508:	fa93 f3a3 	rbit	r3, r3
 800150c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8001510:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001514:	fab3 f383 	clz	r3, r3
 8001518:	b2db      	uxtb	r3, r3
 800151a:	461a      	mov	r2, r3
 800151c:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <HAL_RCC_OscConfig+0x650>)
 800151e:	4413      	add	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	461a      	mov	r2, r3
 8001524:	2301      	movs	r3, #1
 8001526:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001528:	f7ff fa4a 	bl	80009c0 <HAL_GetTick>
 800152c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001530:	e00f      	b.n	8001552 <HAL_RCC_OscConfig+0x66a>
 8001532:	bf00      	nop
 8001534:	40021000 	.word	0x40021000
 8001538:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800153c:	f7ff fa40 	bl	80009c0 <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b02      	cmp	r3, #2
 800154a:	d902      	bls.n	8001552 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	f000 bce8 	b.w	8001f22 <HAL_RCC_OscConfig+0x103a>
 8001552:	2302      	movs	r3, #2
 8001554:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001558:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800155c:	fa93 f2a3 	rbit	r2, r3
 8001560:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001564:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800156e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001572:	2202      	movs	r2, #2
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800157a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	fa93 f2a3 	rbit	r2, r3
 8001584:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001588:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001592:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001596:	2202      	movs	r2, #2
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800159e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	fa93 f2a3 	rbit	r2, r3
 80015a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015ac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80015b0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015b2:	4bb0      	ldr	r3, [pc, #704]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 80015b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80015be:	2102      	movs	r1, #2
 80015c0:	6019      	str	r1, [r3, #0]
 80015c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015c6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	fa93 f1a3 	rbit	r1, r3
 80015d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015d4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80015d8:	6019      	str	r1, [r3, #0]
  return result;
 80015da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015de:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	fab3 f383 	clz	r3, r3
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	f003 031f 	and.w	r3, r3, #31
 80015f4:	2101      	movs	r1, #1
 80015f6:	fa01 f303 	lsl.w	r3, r1, r3
 80015fa:	4013      	ands	r3, r2
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d09d      	beq.n	800153c <HAL_RCC_OscConfig+0x654>
 8001600:	e08d      	b.n	800171e <HAL_RCC_OscConfig+0x836>
 8001602:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001606:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800160a:	2201      	movs	r2, #1
 800160c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001612:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	fa93 f2a3 	rbit	r2, r3
 800161c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001620:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001624:	601a      	str	r2, [r3, #0]
  return result;
 8001626:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800162a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800162e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001630:	fab3 f383 	clz	r3, r3
 8001634:	b2db      	uxtb	r3, r3
 8001636:	461a      	mov	r2, r3
 8001638:	4b8f      	ldr	r3, [pc, #572]	@ (8001878 <HAL_RCC_OscConfig+0x990>)
 800163a:	4413      	add	r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	461a      	mov	r2, r3
 8001640:	2300      	movs	r3, #0
 8001642:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001644:	f7ff f9bc 	bl	80009c0 <HAL_GetTick>
 8001648:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800164c:	e00a      	b.n	8001664 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800164e:	f7ff f9b7 	bl	80009c0 <HAL_GetTick>
 8001652:	4602      	mov	r2, r0
 8001654:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d902      	bls.n	8001664 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	f000 bc5f 	b.w	8001f22 <HAL_RCC_OscConfig+0x103a>
 8001664:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001668:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800166c:	2202      	movs	r2, #2
 800166e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001670:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001674:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	fa93 f2a3 	rbit	r2, r3
 800167e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001682:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800168c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001690:	2202      	movs	r2, #2
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001698:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	fa93 f2a3 	rbit	r2, r3
 80016a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016a6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80016b4:	2202      	movs	r2, #2
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	fa93 f2a3 	rbit	r2, r3
 80016c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016ca:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80016ce:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d0:	4b68      	ldr	r3, [pc, #416]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 80016d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016d8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80016dc:	2102      	movs	r1, #2
 80016de:	6019      	str	r1, [r3, #0]
 80016e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016e4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	fa93 f1a3 	rbit	r1, r3
 80016ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016f2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80016f6:	6019      	str	r1, [r3, #0]
  return result;
 80016f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016fc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	fab3 f383 	clz	r3, r3
 8001706:	b2db      	uxtb	r3, r3
 8001708:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800170c:	b2db      	uxtb	r3, r3
 800170e:	f003 031f 	and.w	r3, r3, #31
 8001712:	2101      	movs	r1, #1
 8001714:	fa01 f303 	lsl.w	r3, r1, r3
 8001718:	4013      	ands	r3, r2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d197      	bne.n	800164e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800171e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001722:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0304 	and.w	r3, r3, #4
 800172e:	2b00      	cmp	r3, #0
 8001730:	f000 819c 	beq.w	8001a6c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001734:	2300      	movs	r3, #0
 8001736:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800173a:	4b4e      	ldr	r3, [pc, #312]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 800173c:	69db      	ldr	r3, [r3, #28]
 800173e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d116      	bne.n	8001774 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001746:	4b4b      	ldr	r3, [pc, #300]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	4a4a      	ldr	r2, [pc, #296]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 800174c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001750:	61d3      	str	r3, [r2, #28]
 8001752:	4b48      	ldr	r3, [pc, #288]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800175a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800175e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001768:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800176c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800176e:	2301      	movs	r3, #1
 8001770:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001774:	4b41      	ldr	r3, [pc, #260]	@ (800187c <HAL_RCC_OscConfig+0x994>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800177c:	2b00      	cmp	r3, #0
 800177e:	d11a      	bne.n	80017b6 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001780:	4b3e      	ldr	r3, [pc, #248]	@ (800187c <HAL_RCC_OscConfig+0x994>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a3d      	ldr	r2, [pc, #244]	@ (800187c <HAL_RCC_OscConfig+0x994>)
 8001786:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800178a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800178c:	f7ff f918 	bl	80009c0 <HAL_GetTick>
 8001790:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001794:	e009      	b.n	80017aa <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001796:	f7ff f913 	bl	80009c0 <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b64      	cmp	r3, #100	@ 0x64
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e3bb      	b.n	8001f22 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017aa:	4b34      	ldr	r3, [pc, #208]	@ (800187c <HAL_RCC_OscConfig+0x994>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d0ef      	beq.n	8001796 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d106      	bne.n	80017d4 <HAL_RCC_OscConfig+0x8ec>
 80017c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 80017c8:	6a1b      	ldr	r3, [r3, #32]
 80017ca:	4a2a      	ldr	r2, [pc, #168]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	6213      	str	r3, [r2, #32]
 80017d2:	e035      	b.n	8001840 <HAL_RCC_OscConfig+0x958>
 80017d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017d8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d10c      	bne.n	80017fe <HAL_RCC_OscConfig+0x916>
 80017e4:	4b23      	ldr	r3, [pc, #140]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 80017e6:	6a1b      	ldr	r3, [r3, #32]
 80017e8:	4a22      	ldr	r2, [pc, #136]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 80017ea:	f023 0301 	bic.w	r3, r3, #1
 80017ee:	6213      	str	r3, [r2, #32]
 80017f0:	4b20      	ldr	r3, [pc, #128]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	4a1f      	ldr	r2, [pc, #124]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 80017f6:	f023 0304 	bic.w	r3, r3, #4
 80017fa:	6213      	str	r3, [r2, #32]
 80017fc:	e020      	b.n	8001840 <HAL_RCC_OscConfig+0x958>
 80017fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001802:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	2b05      	cmp	r3, #5
 800180c:	d10c      	bne.n	8001828 <HAL_RCC_OscConfig+0x940>
 800180e:	4b19      	ldr	r3, [pc, #100]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 8001810:	6a1b      	ldr	r3, [r3, #32]
 8001812:	4a18      	ldr	r2, [pc, #96]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 8001814:	f043 0304 	orr.w	r3, r3, #4
 8001818:	6213      	str	r3, [r2, #32]
 800181a:	4b16      	ldr	r3, [pc, #88]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 800181c:	6a1b      	ldr	r3, [r3, #32]
 800181e:	4a15      	ldr	r2, [pc, #84]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	6213      	str	r3, [r2, #32]
 8001826:	e00b      	b.n	8001840 <HAL_RCC_OscConfig+0x958>
 8001828:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 800182a:	6a1b      	ldr	r3, [r3, #32]
 800182c:	4a11      	ldr	r2, [pc, #68]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 800182e:	f023 0301 	bic.w	r3, r3, #1
 8001832:	6213      	str	r3, [r2, #32]
 8001834:	4b0f      	ldr	r3, [pc, #60]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 8001836:	6a1b      	ldr	r3, [r3, #32]
 8001838:	4a0e      	ldr	r2, [pc, #56]	@ (8001874 <HAL_RCC_OscConfig+0x98c>)
 800183a:	f023 0304 	bic.w	r3, r3, #4
 800183e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001840:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001844:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 8085 	beq.w	800195c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001852:	f7ff f8b5 	bl	80009c0 <HAL_GetTick>
 8001856:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800185a:	e011      	b.n	8001880 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800185c:	f7ff f8b0 	bl	80009c0 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	f241 3288 	movw	r2, #5000	@ 0x1388
 800186c:	4293      	cmp	r3, r2
 800186e:	d907      	bls.n	8001880 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e356      	b.n	8001f22 <HAL_RCC_OscConfig+0x103a>
 8001874:	40021000 	.word	0x40021000
 8001878:	10908120 	.word	0x10908120
 800187c:	40007000 	.word	0x40007000
 8001880:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001884:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001888:	2202      	movs	r2, #2
 800188a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001890:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	fa93 f2a3 	rbit	r2, r3
 800189a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800189e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018a8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80018ac:	2202      	movs	r2, #2
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018b4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	fa93 f2a3 	rbit	r2, r3
 80018be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018c2:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80018c6:	601a      	str	r2, [r3, #0]
  return result;
 80018c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018cc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80018d0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d2:	fab3 f383 	clz	r3, r3
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d102      	bne.n	80018e8 <HAL_RCC_OscConfig+0xa00>
 80018e2:	4b98      	ldr	r3, [pc, #608]	@ (8001b44 <HAL_RCC_OscConfig+0xc5c>)
 80018e4:	6a1b      	ldr	r3, [r3, #32]
 80018e6:	e013      	b.n	8001910 <HAL_RCC_OscConfig+0xa28>
 80018e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ec:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80018f0:	2202      	movs	r2, #2
 80018f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018f8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	fa93 f2a3 	rbit	r2, r3
 8001902:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001906:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	4b8d      	ldr	r3, [pc, #564]	@ (8001b44 <HAL_RCC_OscConfig+0xc5c>)
 800190e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001910:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001914:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001918:	2102      	movs	r1, #2
 800191a:	6011      	str	r1, [r2, #0]
 800191c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001920:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001924:	6812      	ldr	r2, [r2, #0]
 8001926:	fa92 f1a2 	rbit	r1, r2
 800192a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800192e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001932:	6011      	str	r1, [r2, #0]
  return result;
 8001934:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001938:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800193c:	6812      	ldr	r2, [r2, #0]
 800193e:	fab2 f282 	clz	r2, r2
 8001942:	b2d2      	uxtb	r2, r2
 8001944:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	f002 021f 	and.w	r2, r2, #31
 800194e:	2101      	movs	r1, #1
 8001950:	fa01 f202 	lsl.w	r2, r1, r2
 8001954:	4013      	ands	r3, r2
 8001956:	2b00      	cmp	r3, #0
 8001958:	d080      	beq.n	800185c <HAL_RCC_OscConfig+0x974>
 800195a:	e07d      	b.n	8001a58 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800195c:	f7ff f830 	bl	80009c0 <HAL_GetTick>
 8001960:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001964:	e00b      	b.n	800197e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001966:	f7ff f82b 	bl	80009c0 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001976:	4293      	cmp	r3, r2
 8001978:	d901      	bls.n	800197e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e2d1      	b.n	8001f22 <HAL_RCC_OscConfig+0x103a>
 800197e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001982:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001986:	2202      	movs	r2, #2
 8001988:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800198a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800198e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	fa93 f2a3 	rbit	r2, r3
 8001998:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800199c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019a6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80019aa:	2202      	movs	r2, #2
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019b2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	fa93 f2a3 	rbit	r2, r3
 80019bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019c0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80019c4:	601a      	str	r2, [r3, #0]
  return result;
 80019c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019ca:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80019ce:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019d0:	fab3 f383 	clz	r3, r3
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d102      	bne.n	80019e6 <HAL_RCC_OscConfig+0xafe>
 80019e0:	4b58      	ldr	r3, [pc, #352]	@ (8001b44 <HAL_RCC_OscConfig+0xc5c>)
 80019e2:	6a1b      	ldr	r3, [r3, #32]
 80019e4:	e013      	b.n	8001a0e <HAL_RCC_OscConfig+0xb26>
 80019e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019ea:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80019ee:	2202      	movs	r2, #2
 80019f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019f6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	fa93 f2a3 	rbit	r2, r3
 8001a00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a04:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	4b4e      	ldr	r3, [pc, #312]	@ (8001b44 <HAL_RCC_OscConfig+0xc5c>)
 8001a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a0e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a12:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001a16:	2102      	movs	r1, #2
 8001a18:	6011      	str	r1, [r2, #0]
 8001a1a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a1e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001a22:	6812      	ldr	r2, [r2, #0]
 8001a24:	fa92 f1a2 	rbit	r1, r2
 8001a28:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a2c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001a30:	6011      	str	r1, [r2, #0]
  return result;
 8001a32:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a36:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001a3a:	6812      	ldr	r2, [r2, #0]
 8001a3c:	fab2 f282 	clz	r2, r2
 8001a40:	b2d2      	uxtb	r2, r2
 8001a42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	f002 021f 	and.w	r2, r2, #31
 8001a4c:	2101      	movs	r1, #1
 8001a4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a52:	4013      	ands	r3, r2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d186      	bne.n	8001966 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a58:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d105      	bne.n	8001a6c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a60:	4b38      	ldr	r3, [pc, #224]	@ (8001b44 <HAL_RCC_OscConfig+0xc5c>)
 8001a62:	69db      	ldr	r3, [r3, #28]
 8001a64:	4a37      	ldr	r2, [pc, #220]	@ (8001b44 <HAL_RCC_OscConfig+0xc5c>)
 8001a66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a6a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a70:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	f000 8251 	beq.w	8001f20 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a7e:	4b31      	ldr	r3, [pc, #196]	@ (8001b44 <HAL_RCC_OscConfig+0xc5c>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f003 030c 	and.w	r3, r3, #12
 8001a86:	2b08      	cmp	r3, #8
 8001a88:	f000 820f 	beq.w	8001eaa <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a90:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	f040 8165 	bne.w	8001d68 <HAL_RCC_OscConfig+0xe80>
 8001a9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aa2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001aa6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001aaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ab0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	fa93 f2a3 	rbit	r2, r3
 8001aba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001abe:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001ac2:	601a      	str	r2, [r3, #0]
  return result;
 8001ac4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ac8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001acc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ace:	fab3 f383 	clz	r3, r3
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001ad8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	461a      	mov	r2, r3
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae4:	f7fe ff6c 	bl	80009c0 <HAL_GetTick>
 8001ae8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aec:	e009      	b.n	8001b02 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aee:	f7fe ff67 	bl	80009c0 <HAL_GetTick>
 8001af2:	4602      	mov	r2, r0
 8001af4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e20f      	b.n	8001f22 <HAL_RCC_OscConfig+0x103a>
 8001b02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b06:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b0a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b14:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	fa93 f2a3 	rbit	r2, r3
 8001b1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b22:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001b26:	601a      	str	r2, [r3, #0]
  return result;
 8001b28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b2c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001b30:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b32:	fab3 f383 	clz	r3, r3
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b3a:	d805      	bhi.n	8001b48 <HAL_RCC_OscConfig+0xc60>
 8001b3c:	4b01      	ldr	r3, [pc, #4]	@ (8001b44 <HAL_RCC_OscConfig+0xc5c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	e02a      	b.n	8001b98 <HAL_RCC_OscConfig+0xcb0>
 8001b42:	bf00      	nop
 8001b44:	40021000 	.word	0x40021000
 8001b48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b4c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001b50:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b5a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	fa93 f2a3 	rbit	r2, r3
 8001b64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b68:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b72:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001b76:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b80:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	fa93 f2a3 	rbit	r2, r3
 8001b8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b8e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	4bca      	ldr	r3, [pc, #808]	@ (8001ec0 <HAL_RCC_OscConfig+0xfd8>)
 8001b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b98:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b9c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001ba0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001ba4:	6011      	str	r1, [r2, #0]
 8001ba6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001baa:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001bae:	6812      	ldr	r2, [r2, #0]
 8001bb0:	fa92 f1a2 	rbit	r1, r2
 8001bb4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bb8:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001bbc:	6011      	str	r1, [r2, #0]
  return result;
 8001bbe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bc2:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001bc6:	6812      	ldr	r2, [r2, #0]
 8001bc8:	fab2 f282 	clz	r2, r2
 8001bcc:	b2d2      	uxtb	r2, r2
 8001bce:	f042 0220 	orr.w	r2, r2, #32
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	f002 021f 	and.w	r2, r2, #31
 8001bd8:	2101      	movs	r1, #1
 8001bda:	fa01 f202 	lsl.w	r2, r1, r2
 8001bde:	4013      	ands	r3, r2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d184      	bne.n	8001aee <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001be4:	4bb6      	ldr	r3, [pc, #728]	@ (8001ec0 <HAL_RCC_OscConfig+0xfd8>)
 8001be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be8:	f023 020f 	bic.w	r2, r3, #15
 8001bec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bf0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf8:	49b1      	ldr	r1, [pc, #708]	@ (8001ec0 <HAL_RCC_OscConfig+0xfd8>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001bfe:	4bb0      	ldr	r3, [pc, #704]	@ (8001ec0 <HAL_RCC_OscConfig+0xfd8>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001c06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c0a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	6a19      	ldr	r1, [r3, #32]
 8001c12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c16:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	430b      	orrs	r3, r1
 8001c20:	49a7      	ldr	r1, [pc, #668]	@ (8001ec0 <HAL_RCC_OscConfig+0xfd8>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	604b      	str	r3, [r1, #4]
 8001c26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c2a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001c2e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c38:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	fa93 f2a3 	rbit	r2, r3
 8001c42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c46:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001c4a:	601a      	str	r2, [r3, #0]
  return result;
 8001c4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c50:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001c54:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c56:	fab3 f383 	clz	r3, r3
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c60:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	461a      	mov	r2, r3
 8001c68:	2301      	movs	r3, #1
 8001c6a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6c:	f7fe fea8 	bl	80009c0 <HAL_GetTick>
 8001c70:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c74:	e009      	b.n	8001c8a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c76:	f7fe fea3 	bl	80009c0 <HAL_GetTick>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e14b      	b.n	8001f22 <HAL_RCC_OscConfig+0x103a>
 8001c8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c8e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001c92:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c9c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	fa93 f2a3 	rbit	r2, r3
 8001ca6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001caa:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001cae:	601a      	str	r2, [r3, #0]
  return result;
 8001cb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cb4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001cb8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cba:	fab3 f383 	clz	r3, r3
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cc2:	d802      	bhi.n	8001cca <HAL_RCC_OscConfig+0xde2>
 8001cc4:	4b7e      	ldr	r3, [pc, #504]	@ (8001ec0 <HAL_RCC_OscConfig+0xfd8>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	e027      	b.n	8001d1a <HAL_RCC_OscConfig+0xe32>
 8001cca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cce:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001cd2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cdc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	fa93 f2a3 	rbit	r2, r3
 8001ce6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cea:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cf4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001cf8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d02:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	fa93 f2a3 	rbit	r2, r3
 8001d0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d10:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	4b6a      	ldr	r3, [pc, #424]	@ (8001ec0 <HAL_RCC_OscConfig+0xfd8>)
 8001d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d1e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001d22:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001d26:	6011      	str	r1, [r2, #0]
 8001d28:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d2c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001d30:	6812      	ldr	r2, [r2, #0]
 8001d32:	fa92 f1a2 	rbit	r1, r2
 8001d36:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d3a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001d3e:	6011      	str	r1, [r2, #0]
  return result;
 8001d40:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d44:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001d48:	6812      	ldr	r2, [r2, #0]
 8001d4a:	fab2 f282 	clz	r2, r2
 8001d4e:	b2d2      	uxtb	r2, r2
 8001d50:	f042 0220 	orr.w	r2, r2, #32
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	f002 021f 	and.w	r2, r2, #31
 8001d5a:	2101      	movs	r1, #1
 8001d5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d60:	4013      	ands	r3, r2
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d087      	beq.n	8001c76 <HAL_RCC_OscConfig+0xd8e>
 8001d66:	e0db      	b.n	8001f20 <HAL_RCC_OscConfig+0x1038>
 8001d68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d6c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001d70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001d74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d7a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	fa93 f2a3 	rbit	r2, r3
 8001d84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d88:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001d8c:	601a      	str	r2, [r3, #0]
  return result;
 8001d8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d92:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001d96:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d98:	fab3 f383 	clz	r3, r3
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001da2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	461a      	mov	r2, r3
 8001daa:	2300      	movs	r3, #0
 8001dac:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dae:	f7fe fe07 	bl	80009c0 <HAL_GetTick>
 8001db2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001db6:	e009      	b.n	8001dcc <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001db8:	f7fe fe02 	bl	80009c0 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e0aa      	b.n	8001f22 <HAL_RCC_OscConfig+0x103a>
 8001dcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dd0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001dd4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001dd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dde:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	fa93 f2a3 	rbit	r2, r3
 8001de8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dec:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001df0:	601a      	str	r2, [r3, #0]
  return result;
 8001df2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001df6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001dfa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dfc:	fab3 f383 	clz	r3, r3
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e04:	d802      	bhi.n	8001e0c <HAL_RCC_OscConfig+0xf24>
 8001e06:	4b2e      	ldr	r3, [pc, #184]	@ (8001ec0 <HAL_RCC_OscConfig+0xfd8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	e027      	b.n	8001e5c <HAL_RCC_OscConfig+0xf74>
 8001e0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e10:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001e14:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e1e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	fa93 f2a3 	rbit	r2, r3
 8001e28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e2c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e36:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001e3a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e44:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	fa93 f2a3 	rbit	r2, r3
 8001e4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e52:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	4b19      	ldr	r3, [pc, #100]	@ (8001ec0 <HAL_RCC_OscConfig+0xfd8>)
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e5c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e60:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001e64:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001e68:	6011      	str	r1, [r2, #0]
 8001e6a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e6e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001e72:	6812      	ldr	r2, [r2, #0]
 8001e74:	fa92 f1a2 	rbit	r1, r2
 8001e78:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e7c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001e80:	6011      	str	r1, [r2, #0]
  return result;
 8001e82:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e86:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001e8a:	6812      	ldr	r2, [r2, #0]
 8001e8c:	fab2 f282 	clz	r2, r2
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	f042 0220 	orr.w	r2, r2, #32
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	f002 021f 	and.w	r2, r2, #31
 8001e9c:	2101      	movs	r1, #1
 8001e9e:	fa01 f202 	lsl.w	r2, r1, r2
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d187      	bne.n	8001db8 <HAL_RCC_OscConfig+0xed0>
 8001ea8:	e03a      	b.n	8001f20 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d104      	bne.n	8001ec4 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e031      	b.n	8001f22 <HAL_RCC_OscConfig+0x103a>
 8001ebe:	bf00      	nop
 8001ec0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ec4:	4b19      	ldr	r3, [pc, #100]	@ (8001f2c <HAL_RCC_OscConfig+0x1044>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001ecc:	4b17      	ldr	r3, [pc, #92]	@ (8001f2c <HAL_RCC_OscConfig+0x1044>)
 8001ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ed4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001ed8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8001edc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ee0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d117      	bne.n	8001f1c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001eec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001ef0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ef4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ef8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d10b      	bne.n	8001f1c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001f04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f08:	f003 020f 	and.w	r2, r3, #15
 8001f0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d001      	beq.n	8001f20 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e000      	b.n	8001f22 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40021000 	.word	0x40021000

08001f30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b09e      	sub	sp, #120	@ 0x78
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e154      	b.n	80021f2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f48:	4b89      	ldr	r3, [pc, #548]	@ (8002170 <HAL_RCC_ClockConfig+0x240>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0307 	and.w	r3, r3, #7
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d910      	bls.n	8001f78 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f56:	4b86      	ldr	r3, [pc, #536]	@ (8002170 <HAL_RCC_ClockConfig+0x240>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f023 0207 	bic.w	r2, r3, #7
 8001f5e:	4984      	ldr	r1, [pc, #528]	@ (8002170 <HAL_RCC_ClockConfig+0x240>)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f66:	4b82      	ldr	r3, [pc, #520]	@ (8002170 <HAL_RCC_ClockConfig+0x240>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d001      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e13c      	b.n	80021f2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d008      	beq.n	8001f96 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f84:	4b7b      	ldr	r3, [pc, #492]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	4978      	ldr	r1, [pc, #480]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 80cd 	beq.w	800213e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d137      	bne.n	800201c <HAL_RCC_ClockConfig+0xec>
 8001fac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fb0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001fb4:	fa93 f3a3 	rbit	r3, r3
 8001fb8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001fba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fbc:	fab3 f383 	clz	r3, r3
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fc4:	d802      	bhi.n	8001fcc <HAL_RCC_ClockConfig+0x9c>
 8001fc6:	4b6b      	ldr	r3, [pc, #428]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	e00f      	b.n	8001fec <HAL_RCC_ClockConfig+0xbc>
 8001fcc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fd0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001fd4:	fa93 f3a3 	rbit	r3, r3
 8001fd8:	667b      	str	r3, [r7, #100]	@ 0x64
 8001fda:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fde:	663b      	str	r3, [r7, #96]	@ 0x60
 8001fe0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001fe2:	fa93 f3a3 	rbit	r3, r3
 8001fe6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001fe8:	4b62      	ldr	r3, [pc, #392]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 8001fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ff0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001ff2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001ff4:	fa92 f2a2 	rbit	r2, r2
 8001ff8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001ffa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001ffc:	fab2 f282 	clz	r2, r2
 8002000:	b2d2      	uxtb	r2, r2
 8002002:	f042 0220 	orr.w	r2, r2, #32
 8002006:	b2d2      	uxtb	r2, r2
 8002008:	f002 021f 	and.w	r2, r2, #31
 800200c:	2101      	movs	r1, #1
 800200e:	fa01 f202 	lsl.w	r2, r1, r2
 8002012:	4013      	ands	r3, r2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d171      	bne.n	80020fc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e0ea      	b.n	80021f2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	2b02      	cmp	r3, #2
 8002022:	d137      	bne.n	8002094 <HAL_RCC_ClockConfig+0x164>
 8002024:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002028:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800202c:	fa93 f3a3 	rbit	r3, r3
 8002030:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002032:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002034:	fab3 f383 	clz	r3, r3
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2b3f      	cmp	r3, #63	@ 0x3f
 800203c:	d802      	bhi.n	8002044 <HAL_RCC_ClockConfig+0x114>
 800203e:	4b4d      	ldr	r3, [pc, #308]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	e00f      	b.n	8002064 <HAL_RCC_ClockConfig+0x134>
 8002044:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002048:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800204c:	fa93 f3a3 	rbit	r3, r3
 8002050:	647b      	str	r3, [r7, #68]	@ 0x44
 8002052:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002056:	643b      	str	r3, [r7, #64]	@ 0x40
 8002058:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800205a:	fa93 f3a3 	rbit	r3, r3
 800205e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002060:	4b44      	ldr	r3, [pc, #272]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 8002062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002064:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002068:	63ba      	str	r2, [r7, #56]	@ 0x38
 800206a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800206c:	fa92 f2a2 	rbit	r2, r2
 8002070:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002072:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002074:	fab2 f282 	clz	r2, r2
 8002078:	b2d2      	uxtb	r2, r2
 800207a:	f042 0220 	orr.w	r2, r2, #32
 800207e:	b2d2      	uxtb	r2, r2
 8002080:	f002 021f 	and.w	r2, r2, #31
 8002084:	2101      	movs	r1, #1
 8002086:	fa01 f202 	lsl.w	r2, r1, r2
 800208a:	4013      	ands	r3, r2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d135      	bne.n	80020fc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e0ae      	b.n	80021f2 <HAL_RCC_ClockConfig+0x2c2>
 8002094:	2302      	movs	r3, #2
 8002096:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800209a:	fa93 f3a3 	rbit	r3, r3
 800209e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80020a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a2:	fab3 f383 	clz	r3, r3
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80020aa:	d802      	bhi.n	80020b2 <HAL_RCC_ClockConfig+0x182>
 80020ac:	4b31      	ldr	r3, [pc, #196]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	e00d      	b.n	80020ce <HAL_RCC_ClockConfig+0x19e>
 80020b2:	2302      	movs	r3, #2
 80020b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b8:	fa93 f3a3 	rbit	r3, r3
 80020bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80020be:	2302      	movs	r3, #2
 80020c0:	623b      	str	r3, [r7, #32]
 80020c2:	6a3b      	ldr	r3, [r7, #32]
 80020c4:	fa93 f3a3 	rbit	r3, r3
 80020c8:	61fb      	str	r3, [r7, #28]
 80020ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 80020cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ce:	2202      	movs	r2, #2
 80020d0:	61ba      	str	r2, [r7, #24]
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	fa92 f2a2 	rbit	r2, r2
 80020d8:	617a      	str	r2, [r7, #20]
  return result;
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	fab2 f282 	clz	r2, r2
 80020e0:	b2d2      	uxtb	r2, r2
 80020e2:	f042 0220 	orr.w	r2, r2, #32
 80020e6:	b2d2      	uxtb	r2, r2
 80020e8:	f002 021f 	and.w	r2, r2, #31
 80020ec:	2101      	movs	r1, #1
 80020ee:	fa01 f202 	lsl.w	r2, r1, r2
 80020f2:	4013      	ands	r3, r2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d101      	bne.n	80020fc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e07a      	b.n	80021f2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f023 0203 	bic.w	r2, r3, #3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	491a      	ldr	r1, [pc, #104]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 800210a:	4313      	orrs	r3, r2
 800210c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800210e:	f7fe fc57 	bl	80009c0 <HAL_GetTick>
 8002112:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002114:	e00a      	b.n	800212c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002116:	f7fe fc53 	bl	80009c0 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002124:	4293      	cmp	r3, r2
 8002126:	d901      	bls.n	800212c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e062      	b.n	80021f2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800212c:	4b11      	ldr	r3, [pc, #68]	@ (8002174 <HAL_RCC_ClockConfig+0x244>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 020c 	and.w	r2, r3, #12
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	429a      	cmp	r2, r3
 800213c:	d1eb      	bne.n	8002116 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800213e:	4b0c      	ldr	r3, [pc, #48]	@ (8002170 <HAL_RCC_ClockConfig+0x240>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	429a      	cmp	r2, r3
 800214a:	d215      	bcs.n	8002178 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800214c:	4b08      	ldr	r3, [pc, #32]	@ (8002170 <HAL_RCC_ClockConfig+0x240>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f023 0207 	bic.w	r2, r3, #7
 8002154:	4906      	ldr	r1, [pc, #24]	@ (8002170 <HAL_RCC_ClockConfig+0x240>)
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	4313      	orrs	r3, r2
 800215a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800215c:	4b04      	ldr	r3, [pc, #16]	@ (8002170 <HAL_RCC_ClockConfig+0x240>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0307 	and.w	r3, r3, #7
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	429a      	cmp	r2, r3
 8002168:	d006      	beq.n	8002178 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e041      	b.n	80021f2 <HAL_RCC_ClockConfig+0x2c2>
 800216e:	bf00      	nop
 8002170:	40022000 	.word	0x40022000
 8002174:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0304 	and.w	r3, r3, #4
 8002180:	2b00      	cmp	r3, #0
 8002182:	d008      	beq.n	8002196 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002184:	4b1d      	ldr	r3, [pc, #116]	@ (80021fc <HAL_RCC_ClockConfig+0x2cc>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	491a      	ldr	r1, [pc, #104]	@ (80021fc <HAL_RCC_ClockConfig+0x2cc>)
 8002192:	4313      	orrs	r3, r2
 8002194:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0308 	and.w	r3, r3, #8
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d009      	beq.n	80021b6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021a2:	4b16      	ldr	r3, [pc, #88]	@ (80021fc <HAL_RCC_ClockConfig+0x2cc>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4912      	ldr	r1, [pc, #72]	@ (80021fc <HAL_RCC_ClockConfig+0x2cc>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80021b6:	f000 f829 	bl	800220c <HAL_RCC_GetSysClockFreq>
 80021ba:	4601      	mov	r1, r0
 80021bc:	4b0f      	ldr	r3, [pc, #60]	@ (80021fc <HAL_RCC_ClockConfig+0x2cc>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021c4:	22f0      	movs	r2, #240	@ 0xf0
 80021c6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	fa92 f2a2 	rbit	r2, r2
 80021ce:	60fa      	str	r2, [r7, #12]
  return result;
 80021d0:	68fa      	ldr	r2, [r7, #12]
 80021d2:	fab2 f282 	clz	r2, r2
 80021d6:	b2d2      	uxtb	r2, r2
 80021d8:	40d3      	lsrs	r3, r2
 80021da:	4a09      	ldr	r2, [pc, #36]	@ (8002200 <HAL_RCC_ClockConfig+0x2d0>)
 80021dc:	5cd3      	ldrb	r3, [r2, r3]
 80021de:	fa21 f303 	lsr.w	r3, r1, r3
 80021e2:	4a08      	ldr	r2, [pc, #32]	@ (8002204 <HAL_RCC_ClockConfig+0x2d4>)
 80021e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80021e6:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <HAL_RCC_ClockConfig+0x2d8>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe fba4 	bl	8000938 <HAL_InitTick>
  
  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3778      	adds	r7, #120	@ 0x78
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40021000 	.word	0x40021000
 8002200:	08003898 	.word	0x08003898
 8002204:	20000000 	.word	0x20000000
 8002208:	20000004 	.word	0x20000004

0800220c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800220c:	b480      	push	{r7}
 800220e:	b087      	sub	sp, #28
 8002210:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002212:	2300      	movs	r3, #0
 8002214:	60fb      	str	r3, [r7, #12]
 8002216:	2300      	movs	r3, #0
 8002218:	60bb      	str	r3, [r7, #8]
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]
 800221e:	2300      	movs	r3, #0
 8002220:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002226:	4b1f      	ldr	r3, [pc, #124]	@ (80022a4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f003 030c 	and.w	r3, r3, #12
 8002232:	2b04      	cmp	r3, #4
 8002234:	d002      	beq.n	800223c <HAL_RCC_GetSysClockFreq+0x30>
 8002236:	2b08      	cmp	r3, #8
 8002238:	d003      	beq.n	8002242 <HAL_RCC_GetSysClockFreq+0x36>
 800223a:	e029      	b.n	8002290 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800223c:	4b1a      	ldr	r3, [pc, #104]	@ (80022a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800223e:	613b      	str	r3, [r7, #16]
      break;
 8002240:	e029      	b.n	8002296 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	0c9b      	lsrs	r3, r3, #18
 8002246:	f003 030f 	and.w	r3, r3, #15
 800224a:	4a18      	ldr	r2, [pc, #96]	@ (80022ac <HAL_RCC_GetSysClockFreq+0xa0>)
 800224c:	5cd3      	ldrb	r3, [r2, r3]
 800224e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002250:	4b14      	ldr	r3, [pc, #80]	@ (80022a4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002254:	f003 030f 	and.w	r3, r3, #15
 8002258:	4a15      	ldr	r2, [pc, #84]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800225a:	5cd3      	ldrb	r3, [r2, r3]
 800225c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d008      	beq.n	800227a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002268:	4a0f      	ldr	r2, [pc, #60]	@ (80022a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	fb02 f303 	mul.w	r3, r2, r3
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	e007      	b.n	800228a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800227a:	4a0b      	ldr	r2, [pc, #44]	@ (80022a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	fb02 f303 	mul.w	r3, r2, r3
 8002288:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	613b      	str	r3, [r7, #16]
      break;
 800228e:	e002      	b.n	8002296 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002290:	4b05      	ldr	r3, [pc, #20]	@ (80022a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002292:	613b      	str	r3, [r7, #16]
      break;
 8002294:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002296:	693b      	ldr	r3, [r7, #16]
}
 8002298:	4618      	mov	r0, r3
 800229a:	371c      	adds	r7, #28
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	40021000 	.word	0x40021000
 80022a8:	007a1200 	.word	0x007a1200
 80022ac:	080038a8 	.word	0x080038a8
 80022b0:	080038b8 	.word	0x080038b8

080022b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b092      	sub	sp, #72	@ 0x48
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022bc:	2300      	movs	r3, #0
 80022be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80022c0:	2300      	movs	r3, #0
 80022c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80022c4:	2300      	movs	r3, #0
 80022c6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f000 80d2 	beq.w	800247c <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022d8:	4b4d      	ldr	r3, [pc, #308]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d10e      	bne.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e4:	4b4a      	ldr	r3, [pc, #296]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80022e6:	69db      	ldr	r3, [r3, #28]
 80022e8:	4a49      	ldr	r2, [pc, #292]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80022ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022ee:	61d3      	str	r3, [r2, #28]
 80022f0:	4b47      	ldr	r3, [pc, #284]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80022f2:	69db      	ldr	r3, [r3, #28]
 80022f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022fc:	2301      	movs	r3, #1
 80022fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002302:	4b44      	ldr	r3, [pc, #272]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800230a:	2b00      	cmp	r3, #0
 800230c:	d118      	bne.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800230e:	4b41      	ldr	r3, [pc, #260]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a40      	ldr	r2, [pc, #256]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002314:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002318:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800231a:	f7fe fb51 	bl	80009c0 <HAL_GetTick>
 800231e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002320:	e008      	b.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002322:	f7fe fb4d 	bl	80009c0 <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	2b64      	cmp	r3, #100	@ 0x64
 800232e:	d901      	bls.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e1d4      	b.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002334:	4b37      	ldr	r3, [pc, #220]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800233c:	2b00      	cmp	r3, #0
 800233e:	d0f0      	beq.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002340:	4b33      	ldr	r3, [pc, #204]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002342:	6a1b      	ldr	r3, [r3, #32]
 8002344:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002348:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800234a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800234c:	2b00      	cmp	r3, #0
 800234e:	f000 8082 	beq.w	8002456 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800235a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800235c:	429a      	cmp	r2, r3
 800235e:	d07a      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002360:	4b2b      	ldr	r3, [pc, #172]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002368:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800236a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800236e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002372:	fa93 f3a3 	rbit	r3, r3
 8002376:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800237a:	fab3 f383 	clz	r3, r3
 800237e:	b2db      	uxtb	r3, r3
 8002380:	461a      	mov	r2, r3
 8002382:	4b25      	ldr	r3, [pc, #148]	@ (8002418 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002384:	4413      	add	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	461a      	mov	r2, r3
 800238a:	2301      	movs	r3, #1
 800238c:	6013      	str	r3, [r2, #0]
 800238e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002392:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002396:	fa93 f3a3 	rbit	r3, r3
 800239a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800239c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800239e:	fab3 f383 	clz	r3, r3
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002418 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023a8:	4413      	add	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	461a      	mov	r2, r3
 80023ae:	2300      	movs	r3, #0
 80023b0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80023b2:	4a17      	ldr	r2, [pc, #92]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80023b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023b6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80023b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d049      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c2:	f7fe fafd 	bl	80009c0 <HAL_GetTick>
 80023c6:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c8:	e00a      	b.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ca:	f7fe faf9 	bl	80009c0 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023d8:	4293      	cmp	r3, r2
 80023da:	d901      	bls.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e17e      	b.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80023e0:	2302      	movs	r3, #2
 80023e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023e6:	fa93 f3a3 	rbit	r3, r3
 80023ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80023ec:	2302      	movs	r3, #2
 80023ee:	623b      	str	r3, [r7, #32]
 80023f0:	6a3b      	ldr	r3, [r7, #32]
 80023f2:	fa93 f3a3 	rbit	r3, r3
 80023f6:	61fb      	str	r3, [r7, #28]
  return result;
 80023f8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023fa:	fab3 f383 	clz	r3, r3
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b00      	cmp	r3, #0
 8002408:	d108      	bne.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800240a:	4b01      	ldr	r3, [pc, #4]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800240c:	6a1b      	ldr	r3, [r3, #32]
 800240e:	e00d      	b.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002410:	40021000 	.word	0x40021000
 8002414:	40007000 	.word	0x40007000
 8002418:	10908100 	.word	0x10908100
 800241c:	2302      	movs	r3, #2
 800241e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	fa93 f3a3 	rbit	r3, r3
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	4b9a      	ldr	r3, [pc, #616]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800242a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242c:	2202      	movs	r2, #2
 800242e:	613a      	str	r2, [r7, #16]
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	fa92 f2a2 	rbit	r2, r2
 8002436:	60fa      	str	r2, [r7, #12]
  return result;
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	fab2 f282 	clz	r2, r2
 800243e:	b2d2      	uxtb	r2, r2
 8002440:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002444:	b2d2      	uxtb	r2, r2
 8002446:	f002 021f 	and.w	r2, r2, #31
 800244a:	2101      	movs	r1, #1
 800244c:	fa01 f202 	lsl.w	r2, r1, r2
 8002450:	4013      	ands	r3, r2
 8002452:	2b00      	cmp	r3, #0
 8002454:	d0b9      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002456:	4b8f      	ldr	r3, [pc, #572]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002458:	6a1b      	ldr	r3, [r3, #32]
 800245a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	498c      	ldr	r1, [pc, #560]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002464:	4313      	orrs	r3, r2
 8002466:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002468:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800246c:	2b01      	cmp	r3, #1
 800246e:	d105      	bne.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002470:	4b88      	ldr	r3, [pc, #544]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	4a87      	ldr	r2, [pc, #540]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002476:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800247a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d008      	beq.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002488:	4b82      	ldr	r3, [pc, #520]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800248a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248c:	f023 0203 	bic.w	r2, r3, #3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	497f      	ldr	r1, [pc, #508]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002496:	4313      	orrs	r3, r2
 8002498:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d008      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80024a6:	4b7b      	ldr	r3, [pc, #492]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024aa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	4978      	ldr	r1, [pc, #480]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0304 	and.w	r3, r3, #4
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d008      	beq.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80024c4:	4b73      	ldr	r3, [pc, #460]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	4970      	ldr	r1, [pc, #448]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0320 	and.w	r3, r3, #32
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d008      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024e2:	4b6c      	ldr	r3, [pc, #432]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	f023 0210 	bic.w	r2, r3, #16
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	4969      	ldr	r1, [pc, #420]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d008      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002500:	4b64      	ldr	r3, [pc, #400]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250c:	4961      	ldr	r1, [pc, #388]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800250e:	4313      	orrs	r3, r2
 8002510:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800251a:	2b00      	cmp	r3, #0
 800251c:	d008      	beq.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800251e:	4b5d      	ldr	r3, [pc, #372]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002522:	f023 0220 	bic.w	r2, r3, #32
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a1b      	ldr	r3, [r3, #32]
 800252a:	495a      	ldr	r1, [pc, #360]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800252c:	4313      	orrs	r3, r2
 800252e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d008      	beq.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800253c:	4b55      	ldr	r3, [pc, #340]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800253e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002540:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002548:	4952      	ldr	r1, [pc, #328]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800254a:	4313      	orrs	r3, r2
 800254c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b00      	cmp	r3, #0
 8002558:	d008      	beq.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800255a:	4b4e      	ldr	r3, [pc, #312]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	494b      	ldr	r1, [pc, #300]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002568:	4313      	orrs	r3, r2
 800256a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0310 	and.w	r3, r3, #16
 8002574:	2b00      	cmp	r3, #0
 8002576:	d008      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002578:	4b46      	ldr	r3, [pc, #280]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800257a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	4943      	ldr	r1, [pc, #268]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002586:	4313      	orrs	r3, r2
 8002588:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002592:	2b00      	cmp	r3, #0
 8002594:	d008      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002596:	4b3f      	ldr	r3, [pc, #252]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a2:	493c      	ldr	r1, [pc, #240]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d008      	beq.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80025b4:	4b37      	ldr	r3, [pc, #220]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b8:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c0:	4934      	ldr	r1, [pc, #208]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d008      	beq.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80025d2:	4b30      	ldr	r3, [pc, #192]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d6:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025de:	492d      	ldr	r1, [pc, #180]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d008      	beq.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80025f0:	4b28      	ldr	r3, [pc, #160]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025fc:	4925      	ldr	r1, [pc, #148]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025fe:	4313      	orrs	r3, r2
 8002600:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d008      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800260e:	4b21      	ldr	r3, [pc, #132]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002612:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261a:	491e      	ldr	r1, [pc, #120]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800261c:	4313      	orrs	r3, r2
 800261e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d008      	beq.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800262c:	4b19      	ldr	r3, [pc, #100]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800262e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002630:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002638:	4916      	ldr	r1, [pc, #88]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800263a:	4313      	orrs	r3, r2
 800263c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d008      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800264a:	4b12      	ldr	r3, [pc, #72]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002656:	490f      	ldr	r1, [pc, #60]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002658:	4313      	orrs	r3, r2
 800265a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d008      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002668:	4b0a      	ldr	r3, [pc, #40]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800266a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002674:	4907      	ldr	r1, [pc, #28]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002676:	4313      	orrs	r3, r2
 8002678:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00c      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002686:	4b03      	ldr	r3, [pc, #12]	@ (8002694 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	e002      	b.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002692:	bf00      	nop
 8002694:	40021000 	.word	0x40021000
 8002698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800269a:	4913      	ldr	r1, [pc, #76]	@ (80026e8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800269c:	4313      	orrs	r3, r2
 800269e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d008      	beq.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80026ac:	4b0e      	ldr	r3, [pc, #56]	@ (80026e8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80026ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b8:	490b      	ldr	r1, [pc, #44]	@ (80026e8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d008      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80026ca:	4b07      	ldr	r3, [pc, #28]	@ (80026e8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ce:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026d6:	4904      	ldr	r1, [pc, #16]	@ (80026e8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3748      	adds	r7, #72	@ 0x48
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40021000 	.word	0x40021000

080026ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e049      	b.n	8002792 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d106      	bne.n	8002718 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7fd ffd0 	bl	80006b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2202      	movs	r2, #2
 800271c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	3304      	adds	r3, #4
 8002728:	4619      	mov	r1, r3
 800272a:	4610      	mov	r0, r2
 800272c:	f000 fb80 	bl	8002e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2201      	movs	r2, #1
 8002774:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b082      	sub	sp, #8
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d101      	bne.n	80027ac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e049      	b.n	8002840 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d106      	bne.n	80027c6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f000 f841 	bl	8002848 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2202      	movs	r2, #2
 80027ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	3304      	adds	r3, #4
 80027d6:	4619      	mov	r1, r3
 80027d8:	4610      	mov	r0, r2
 80027da:	f000 fb29 	bl	8002e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2201      	movs	r2, #1
 8002812:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2201      	movs	r2, #1
 8002822:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2201      	movs	r2, #1
 800283a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	3708      	adds	r7, #8
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d109      	bne.n	8002880 <HAL_TIM_PWM_Start+0x24>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b01      	cmp	r3, #1
 8002876:	bf14      	ite	ne
 8002878:	2301      	movne	r3, #1
 800287a:	2300      	moveq	r3, #0
 800287c:	b2db      	uxtb	r3, r3
 800287e:	e03c      	b.n	80028fa <HAL_TIM_PWM_Start+0x9e>
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	2b04      	cmp	r3, #4
 8002884:	d109      	bne.n	800289a <HAL_TIM_PWM_Start+0x3e>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b01      	cmp	r3, #1
 8002890:	bf14      	ite	ne
 8002892:	2301      	movne	r3, #1
 8002894:	2300      	moveq	r3, #0
 8002896:	b2db      	uxtb	r3, r3
 8002898:	e02f      	b.n	80028fa <HAL_TIM_PWM_Start+0x9e>
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	2b08      	cmp	r3, #8
 800289e:	d109      	bne.n	80028b4 <HAL_TIM_PWM_Start+0x58>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	bf14      	ite	ne
 80028ac:	2301      	movne	r3, #1
 80028ae:	2300      	moveq	r3, #0
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	e022      	b.n	80028fa <HAL_TIM_PWM_Start+0x9e>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	2b0c      	cmp	r3, #12
 80028b8:	d109      	bne.n	80028ce <HAL_TIM_PWM_Start+0x72>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	bf14      	ite	ne
 80028c6:	2301      	movne	r3, #1
 80028c8:	2300      	moveq	r3, #0
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	e015      	b.n	80028fa <HAL_TIM_PWM_Start+0x9e>
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	2b10      	cmp	r3, #16
 80028d2:	d109      	bne.n	80028e8 <HAL_TIM_PWM_Start+0x8c>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b01      	cmp	r3, #1
 80028de:	bf14      	ite	ne
 80028e0:	2301      	movne	r3, #1
 80028e2:	2300      	moveq	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	e008      	b.n	80028fa <HAL_TIM_PWM_Start+0x9e>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	bf14      	ite	ne
 80028f4:	2301      	movne	r3, #1
 80028f6:	2300      	moveq	r3, #0
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e0a1      	b.n	8002a46 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d104      	bne.n	8002912 <HAL_TIM_PWM_Start+0xb6>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2202      	movs	r2, #2
 800290c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002910:	e023      	b.n	800295a <HAL_TIM_PWM_Start+0xfe>
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	2b04      	cmp	r3, #4
 8002916:	d104      	bne.n	8002922 <HAL_TIM_PWM_Start+0xc6>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2202      	movs	r2, #2
 800291c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002920:	e01b      	b.n	800295a <HAL_TIM_PWM_Start+0xfe>
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	2b08      	cmp	r3, #8
 8002926:	d104      	bne.n	8002932 <HAL_TIM_PWM_Start+0xd6>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2202      	movs	r2, #2
 800292c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002930:	e013      	b.n	800295a <HAL_TIM_PWM_Start+0xfe>
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	2b0c      	cmp	r3, #12
 8002936:	d104      	bne.n	8002942 <HAL_TIM_PWM_Start+0xe6>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2202      	movs	r2, #2
 800293c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002940:	e00b      	b.n	800295a <HAL_TIM_PWM_Start+0xfe>
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	2b10      	cmp	r3, #16
 8002946:	d104      	bne.n	8002952 <HAL_TIM_PWM_Start+0xf6>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2202      	movs	r2, #2
 800294c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002950:	e003      	b.n	800295a <HAL_TIM_PWM_Start+0xfe>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2202      	movs	r2, #2
 8002956:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2201      	movs	r2, #1
 8002960:	6839      	ldr	r1, [r7, #0]
 8002962:	4618      	mov	r0, r3
 8002964:	f000 feae 	bl	80036c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a38      	ldr	r2, [pc, #224]	@ (8002a50 <HAL_TIM_PWM_Start+0x1f4>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d018      	beq.n	80029a4 <HAL_TIM_PWM_Start+0x148>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a37      	ldr	r2, [pc, #220]	@ (8002a54 <HAL_TIM_PWM_Start+0x1f8>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d013      	beq.n	80029a4 <HAL_TIM_PWM_Start+0x148>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a35      	ldr	r2, [pc, #212]	@ (8002a58 <HAL_TIM_PWM_Start+0x1fc>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d00e      	beq.n	80029a4 <HAL_TIM_PWM_Start+0x148>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a34      	ldr	r2, [pc, #208]	@ (8002a5c <HAL_TIM_PWM_Start+0x200>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d009      	beq.n	80029a4 <HAL_TIM_PWM_Start+0x148>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a32      	ldr	r2, [pc, #200]	@ (8002a60 <HAL_TIM_PWM_Start+0x204>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d004      	beq.n	80029a4 <HAL_TIM_PWM_Start+0x148>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a31      	ldr	r2, [pc, #196]	@ (8002a64 <HAL_TIM_PWM_Start+0x208>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d101      	bne.n	80029a8 <HAL_TIM_PWM_Start+0x14c>
 80029a4:	2301      	movs	r3, #1
 80029a6:	e000      	b.n	80029aa <HAL_TIM_PWM_Start+0x14e>
 80029a8:	2300      	movs	r3, #0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d007      	beq.n	80029be <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a23      	ldr	r2, [pc, #140]	@ (8002a50 <HAL_TIM_PWM_Start+0x1f4>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d01d      	beq.n	8002a04 <HAL_TIM_PWM_Start+0x1a8>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029d0:	d018      	beq.n	8002a04 <HAL_TIM_PWM_Start+0x1a8>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a24      	ldr	r2, [pc, #144]	@ (8002a68 <HAL_TIM_PWM_Start+0x20c>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d013      	beq.n	8002a04 <HAL_TIM_PWM_Start+0x1a8>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a22      	ldr	r2, [pc, #136]	@ (8002a6c <HAL_TIM_PWM_Start+0x210>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d00e      	beq.n	8002a04 <HAL_TIM_PWM_Start+0x1a8>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002a54 <HAL_TIM_PWM_Start+0x1f8>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d009      	beq.n	8002a04 <HAL_TIM_PWM_Start+0x1a8>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a18      	ldr	r2, [pc, #96]	@ (8002a58 <HAL_TIM_PWM_Start+0x1fc>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d004      	beq.n	8002a04 <HAL_TIM_PWM_Start+0x1a8>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a19      	ldr	r2, [pc, #100]	@ (8002a64 <HAL_TIM_PWM_Start+0x208>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d115      	bne.n	8002a30 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689a      	ldr	r2, [r3, #8]
 8002a0a:	4b19      	ldr	r3, [pc, #100]	@ (8002a70 <HAL_TIM_PWM_Start+0x214>)
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2b06      	cmp	r3, #6
 8002a14:	d015      	beq.n	8002a42 <HAL_TIM_PWM_Start+0x1e6>
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a1c:	d011      	beq.n	8002a42 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f042 0201 	orr.w	r2, r2, #1
 8002a2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a2e:	e008      	b.n	8002a42 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f042 0201 	orr.w	r2, r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	e000      	b.n	8002a44 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a42:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40012c00 	.word	0x40012c00
 8002a54:	40013400 	.word	0x40013400
 8002a58:	40014000 	.word	0x40014000
 8002a5c:	40014400 	.word	0x40014400
 8002a60:	40014800 	.word	0x40014800
 8002a64:	40015000 	.word	0x40015000
 8002a68:	40000400 	.word	0x40000400
 8002a6c:	40000800 	.word	0x40000800
 8002a70:	00010007 	.word	0x00010007

08002a74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a80:	2300      	movs	r3, #0
 8002a82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d101      	bne.n	8002a92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002a8e:	2302      	movs	r3, #2
 8002a90:	e0ff      	b.n	8002c92 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2b14      	cmp	r3, #20
 8002a9e:	f200 80f0 	bhi.w	8002c82 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa8:	08002afd 	.word	0x08002afd
 8002aac:	08002c83 	.word	0x08002c83
 8002ab0:	08002c83 	.word	0x08002c83
 8002ab4:	08002c83 	.word	0x08002c83
 8002ab8:	08002b3d 	.word	0x08002b3d
 8002abc:	08002c83 	.word	0x08002c83
 8002ac0:	08002c83 	.word	0x08002c83
 8002ac4:	08002c83 	.word	0x08002c83
 8002ac8:	08002b7f 	.word	0x08002b7f
 8002acc:	08002c83 	.word	0x08002c83
 8002ad0:	08002c83 	.word	0x08002c83
 8002ad4:	08002c83 	.word	0x08002c83
 8002ad8:	08002bbf 	.word	0x08002bbf
 8002adc:	08002c83 	.word	0x08002c83
 8002ae0:	08002c83 	.word	0x08002c83
 8002ae4:	08002c83 	.word	0x08002c83
 8002ae8:	08002c01 	.word	0x08002c01
 8002aec:	08002c83 	.word	0x08002c83
 8002af0:	08002c83 	.word	0x08002c83
 8002af4:	08002c83 	.word	0x08002c83
 8002af8:	08002c41 	.word	0x08002c41
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68b9      	ldr	r1, [r7, #8]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f000 fa3e 	bl	8002f84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	699a      	ldr	r2, [r3, #24]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f042 0208 	orr.w	r2, r2, #8
 8002b16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	699a      	ldr	r2, [r3, #24]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0204 	bic.w	r2, r2, #4
 8002b26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6999      	ldr	r1, [r3, #24]
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	691a      	ldr	r2, [r3, #16]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	619a      	str	r2, [r3, #24]
      break;
 8002b3a:	e0a5      	b.n	8002c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68b9      	ldr	r1, [r7, #8]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f000 fab8 	bl	80030b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	699a      	ldr	r2, [r3, #24]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	699a      	ldr	r2, [r3, #24]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	6999      	ldr	r1, [r3, #24]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	021a      	lsls	r2, r3, #8
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	619a      	str	r2, [r3, #24]
      break;
 8002b7c:	e084      	b.n	8002c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68b9      	ldr	r1, [r7, #8]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f000 fb2b 	bl	80031e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	69da      	ldr	r2, [r3, #28]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f042 0208 	orr.w	r2, r2, #8
 8002b98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	69da      	ldr	r2, [r3, #28]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0204 	bic.w	r2, r2, #4
 8002ba8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	69d9      	ldr	r1, [r3, #28]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	691a      	ldr	r2, [r3, #16]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	61da      	str	r2, [r3, #28]
      break;
 8002bbc:	e064      	b.n	8002c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68b9      	ldr	r1, [r7, #8]
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f000 fb9d 	bl	8003304 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	69da      	ldr	r2, [r3, #28]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	69da      	ldr	r2, [r3, #28]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002be8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	69d9      	ldr	r1, [r3, #28]
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	691b      	ldr	r3, [r3, #16]
 8002bf4:	021a      	lsls	r2, r3, #8
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	61da      	str	r2, [r3, #28]
      break;
 8002bfe:	e043      	b.n	8002c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68b9      	ldr	r1, [r7, #8]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f000 fbec 	bl	80033e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f042 0208 	orr.w	r2, r2, #8
 8002c1a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f022 0204 	bic.w	r2, r2, #4
 8002c2a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	691a      	ldr	r2, [r3, #16]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002c3e:	e023      	b.n	8002c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f000 fc36 	bl	80034b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c5a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c6a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	021a      	lsls	r2, r3, #8
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002c80:	e002      	b.n	8002c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	75fb      	strb	r3, [r7, #23]
      break;
 8002c86:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3718      	adds	r7, #24
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop

08002c9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d101      	bne.n	8002cb8 <HAL_TIM_ConfigClockSource+0x1c>
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	e0b6      	b.n	8002e26 <HAL_TIM_ConfigClockSource+0x18a>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cd6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002cda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002ce2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cf4:	d03e      	beq.n	8002d74 <HAL_TIM_ConfigClockSource+0xd8>
 8002cf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cfa:	f200 8087 	bhi.w	8002e0c <HAL_TIM_ConfigClockSource+0x170>
 8002cfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d02:	f000 8086 	beq.w	8002e12 <HAL_TIM_ConfigClockSource+0x176>
 8002d06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d0a:	d87f      	bhi.n	8002e0c <HAL_TIM_ConfigClockSource+0x170>
 8002d0c:	2b70      	cmp	r3, #112	@ 0x70
 8002d0e:	d01a      	beq.n	8002d46 <HAL_TIM_ConfigClockSource+0xaa>
 8002d10:	2b70      	cmp	r3, #112	@ 0x70
 8002d12:	d87b      	bhi.n	8002e0c <HAL_TIM_ConfigClockSource+0x170>
 8002d14:	2b60      	cmp	r3, #96	@ 0x60
 8002d16:	d050      	beq.n	8002dba <HAL_TIM_ConfigClockSource+0x11e>
 8002d18:	2b60      	cmp	r3, #96	@ 0x60
 8002d1a:	d877      	bhi.n	8002e0c <HAL_TIM_ConfigClockSource+0x170>
 8002d1c:	2b50      	cmp	r3, #80	@ 0x50
 8002d1e:	d03c      	beq.n	8002d9a <HAL_TIM_ConfigClockSource+0xfe>
 8002d20:	2b50      	cmp	r3, #80	@ 0x50
 8002d22:	d873      	bhi.n	8002e0c <HAL_TIM_ConfigClockSource+0x170>
 8002d24:	2b40      	cmp	r3, #64	@ 0x40
 8002d26:	d058      	beq.n	8002dda <HAL_TIM_ConfigClockSource+0x13e>
 8002d28:	2b40      	cmp	r3, #64	@ 0x40
 8002d2a:	d86f      	bhi.n	8002e0c <HAL_TIM_ConfigClockSource+0x170>
 8002d2c:	2b30      	cmp	r3, #48	@ 0x30
 8002d2e:	d064      	beq.n	8002dfa <HAL_TIM_ConfigClockSource+0x15e>
 8002d30:	2b30      	cmp	r3, #48	@ 0x30
 8002d32:	d86b      	bhi.n	8002e0c <HAL_TIM_ConfigClockSource+0x170>
 8002d34:	2b20      	cmp	r3, #32
 8002d36:	d060      	beq.n	8002dfa <HAL_TIM_ConfigClockSource+0x15e>
 8002d38:	2b20      	cmp	r3, #32
 8002d3a:	d867      	bhi.n	8002e0c <HAL_TIM_ConfigClockSource+0x170>
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d05c      	beq.n	8002dfa <HAL_TIM_ConfigClockSource+0x15e>
 8002d40:	2b10      	cmp	r3, #16
 8002d42:	d05a      	beq.n	8002dfa <HAL_TIM_ConfigClockSource+0x15e>
 8002d44:	e062      	b.n	8002e0c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002d56:	f000 fc95 	bl	8003684 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002d68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	609a      	str	r2, [r3, #8]
      break;
 8002d72:	e04f      	b.n	8002e14 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002d84:	f000 fc7e 	bl	8003684 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689a      	ldr	r2, [r3, #8]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d96:	609a      	str	r2, [r3, #8]
      break;
 8002d98:	e03c      	b.n	8002e14 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002da6:	461a      	mov	r2, r3
 8002da8:	f000 fbf2 	bl	8003590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2150      	movs	r1, #80	@ 0x50
 8002db2:	4618      	mov	r0, r3
 8002db4:	f000 fc4b 	bl	800364e <TIM_ITRx_SetConfig>
      break;
 8002db8:	e02c      	b.n	8002e14 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	f000 fc11 	bl	80035ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2160      	movs	r1, #96	@ 0x60
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 fc3b 	bl	800364e <TIM_ITRx_SetConfig>
      break;
 8002dd8:	e01c      	b.n	8002e14 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002de6:	461a      	mov	r2, r3
 8002de8:	f000 fbd2 	bl	8003590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2140      	movs	r1, #64	@ 0x40
 8002df2:	4618      	mov	r0, r3
 8002df4:	f000 fc2b 	bl	800364e <TIM_ITRx_SetConfig>
      break;
 8002df8:	e00c      	b.n	8002e14 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4619      	mov	r1, r3
 8002e04:	4610      	mov	r0, r2
 8002e06:	f000 fc22 	bl	800364e <TIM_ITRx_SetConfig>
      break;
 8002e0a:	e003      	b.n	8002e14 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e10:	e000      	b.n	8002e14 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002e12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3710      	adds	r7, #16
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
	...

08002e30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b085      	sub	sp, #20
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a48      	ldr	r2, [pc, #288]	@ (8002f64 <TIM_Base_SetConfig+0x134>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d013      	beq.n	8002e70 <TIM_Base_SetConfig+0x40>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e4e:	d00f      	beq.n	8002e70 <TIM_Base_SetConfig+0x40>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4a45      	ldr	r2, [pc, #276]	@ (8002f68 <TIM_Base_SetConfig+0x138>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d00b      	beq.n	8002e70 <TIM_Base_SetConfig+0x40>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a44      	ldr	r2, [pc, #272]	@ (8002f6c <TIM_Base_SetConfig+0x13c>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d007      	beq.n	8002e70 <TIM_Base_SetConfig+0x40>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a43      	ldr	r2, [pc, #268]	@ (8002f70 <TIM_Base_SetConfig+0x140>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d003      	beq.n	8002e70 <TIM_Base_SetConfig+0x40>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a42      	ldr	r2, [pc, #264]	@ (8002f74 <TIM_Base_SetConfig+0x144>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d108      	bne.n	8002e82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	68fa      	ldr	r2, [r7, #12]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a37      	ldr	r2, [pc, #220]	@ (8002f64 <TIM_Base_SetConfig+0x134>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d01f      	beq.n	8002eca <TIM_Base_SetConfig+0x9a>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e90:	d01b      	beq.n	8002eca <TIM_Base_SetConfig+0x9a>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a34      	ldr	r2, [pc, #208]	@ (8002f68 <TIM_Base_SetConfig+0x138>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d017      	beq.n	8002eca <TIM_Base_SetConfig+0x9a>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a33      	ldr	r2, [pc, #204]	@ (8002f6c <TIM_Base_SetConfig+0x13c>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d013      	beq.n	8002eca <TIM_Base_SetConfig+0x9a>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a32      	ldr	r2, [pc, #200]	@ (8002f70 <TIM_Base_SetConfig+0x140>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d00f      	beq.n	8002eca <TIM_Base_SetConfig+0x9a>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a32      	ldr	r2, [pc, #200]	@ (8002f78 <TIM_Base_SetConfig+0x148>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d00b      	beq.n	8002eca <TIM_Base_SetConfig+0x9a>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a31      	ldr	r2, [pc, #196]	@ (8002f7c <TIM_Base_SetConfig+0x14c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d007      	beq.n	8002eca <TIM_Base_SetConfig+0x9a>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a30      	ldr	r2, [pc, #192]	@ (8002f80 <TIM_Base_SetConfig+0x150>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d003      	beq.n	8002eca <TIM_Base_SetConfig+0x9a>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a2b      	ldr	r2, [pc, #172]	@ (8002f74 <TIM_Base_SetConfig+0x144>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d108      	bne.n	8002edc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ed0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	695b      	ldr	r3, [r3, #20]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	689a      	ldr	r2, [r3, #8]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a18      	ldr	r2, [pc, #96]	@ (8002f64 <TIM_Base_SetConfig+0x134>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d013      	beq.n	8002f30 <TIM_Base_SetConfig+0x100>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a19      	ldr	r2, [pc, #100]	@ (8002f70 <TIM_Base_SetConfig+0x140>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d00f      	beq.n	8002f30 <TIM_Base_SetConfig+0x100>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a19      	ldr	r2, [pc, #100]	@ (8002f78 <TIM_Base_SetConfig+0x148>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d00b      	beq.n	8002f30 <TIM_Base_SetConfig+0x100>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a18      	ldr	r2, [pc, #96]	@ (8002f7c <TIM_Base_SetConfig+0x14c>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d007      	beq.n	8002f30 <TIM_Base_SetConfig+0x100>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a17      	ldr	r2, [pc, #92]	@ (8002f80 <TIM_Base_SetConfig+0x150>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d003      	beq.n	8002f30 <TIM_Base_SetConfig+0x100>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a12      	ldr	r2, [pc, #72]	@ (8002f74 <TIM_Base_SetConfig+0x144>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d103      	bne.n	8002f38 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	691a      	ldr	r2, [r3, #16]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d105      	bne.n	8002f56 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	f023 0201 	bic.w	r2, r3, #1
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	611a      	str	r2, [r3, #16]
  }
}
 8002f56:	bf00      	nop
 8002f58:	3714      	adds	r7, #20
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	40012c00 	.word	0x40012c00
 8002f68:	40000400 	.word	0x40000400
 8002f6c:	40000800 	.word	0x40000800
 8002f70:	40013400 	.word	0x40013400
 8002f74:	40015000 	.word	0x40015000
 8002f78:	40014000 	.word	0x40014000
 8002f7c:	40014400 	.word	0x40014400
 8002f80:	40014800 	.word	0x40014800

08002f84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	f023 0201 	bic.w	r2, r3, #1
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	699b      	ldr	r3, [r3, #24]
 8002faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f023 0303 	bic.w	r3, r3, #3
 8002fbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	f023 0302 	bic.w	r3, r3, #2
 8002fd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a30      	ldr	r2, [pc, #192]	@ (80030a0 <TIM_OC1_SetConfig+0x11c>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d013      	beq.n	800300c <TIM_OC1_SetConfig+0x88>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a2f      	ldr	r2, [pc, #188]	@ (80030a4 <TIM_OC1_SetConfig+0x120>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d00f      	beq.n	800300c <TIM_OC1_SetConfig+0x88>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a2e      	ldr	r2, [pc, #184]	@ (80030a8 <TIM_OC1_SetConfig+0x124>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d00b      	beq.n	800300c <TIM_OC1_SetConfig+0x88>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a2d      	ldr	r2, [pc, #180]	@ (80030ac <TIM_OC1_SetConfig+0x128>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d007      	beq.n	800300c <TIM_OC1_SetConfig+0x88>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a2c      	ldr	r2, [pc, #176]	@ (80030b0 <TIM_OC1_SetConfig+0x12c>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d003      	beq.n	800300c <TIM_OC1_SetConfig+0x88>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a2b      	ldr	r2, [pc, #172]	@ (80030b4 <TIM_OC1_SetConfig+0x130>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d10c      	bne.n	8003026 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	f023 0308 	bic.w	r3, r3, #8
 8003012:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	4313      	orrs	r3, r2
 800301c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f023 0304 	bic.w	r3, r3, #4
 8003024:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a1d      	ldr	r2, [pc, #116]	@ (80030a0 <TIM_OC1_SetConfig+0x11c>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d013      	beq.n	8003056 <TIM_OC1_SetConfig+0xd2>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a1c      	ldr	r2, [pc, #112]	@ (80030a4 <TIM_OC1_SetConfig+0x120>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d00f      	beq.n	8003056 <TIM_OC1_SetConfig+0xd2>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a1b      	ldr	r2, [pc, #108]	@ (80030a8 <TIM_OC1_SetConfig+0x124>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d00b      	beq.n	8003056 <TIM_OC1_SetConfig+0xd2>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a1a      	ldr	r2, [pc, #104]	@ (80030ac <TIM_OC1_SetConfig+0x128>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d007      	beq.n	8003056 <TIM_OC1_SetConfig+0xd2>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a19      	ldr	r2, [pc, #100]	@ (80030b0 <TIM_OC1_SetConfig+0x12c>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d003      	beq.n	8003056 <TIM_OC1_SetConfig+0xd2>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a18      	ldr	r2, [pc, #96]	@ (80030b4 <TIM_OC1_SetConfig+0x130>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d111      	bne.n	800307a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800305c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003064:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	693a      	ldr	r2, [r7, #16]
 800306c:	4313      	orrs	r3, r2
 800306e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	4313      	orrs	r3, r2
 8003078:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685a      	ldr	r2, [r3, #4]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	697a      	ldr	r2, [r7, #20]
 8003092:	621a      	str	r2, [r3, #32]
}
 8003094:	bf00      	nop
 8003096:	371c      	adds	r7, #28
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	40012c00 	.word	0x40012c00
 80030a4:	40013400 	.word	0x40013400
 80030a8:	40014000 	.word	0x40014000
 80030ac:	40014400 	.word	0x40014400
 80030b0:	40014800 	.word	0x40014800
 80030b4:	40015000 	.word	0x40015000

080030b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b087      	sub	sp, #28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	f023 0210 	bic.w	r2, r3, #16
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	021b      	lsls	r3, r3, #8
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	f023 0320 	bic.w	r3, r3, #32
 8003106:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	011b      	lsls	r3, r3, #4
 800310e:	697a      	ldr	r2, [r7, #20]
 8003110:	4313      	orrs	r3, r2
 8003112:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a2c      	ldr	r2, [pc, #176]	@ (80031c8 <TIM_OC2_SetConfig+0x110>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d007      	beq.n	800312c <TIM_OC2_SetConfig+0x74>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a2b      	ldr	r2, [pc, #172]	@ (80031cc <TIM_OC2_SetConfig+0x114>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d003      	beq.n	800312c <TIM_OC2_SetConfig+0x74>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a2a      	ldr	r2, [pc, #168]	@ (80031d0 <TIM_OC2_SetConfig+0x118>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d10d      	bne.n	8003148 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003132:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	011b      	lsls	r3, r3, #4
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	4313      	orrs	r3, r2
 800313e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003146:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	4a1f      	ldr	r2, [pc, #124]	@ (80031c8 <TIM_OC2_SetConfig+0x110>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d013      	beq.n	8003178 <TIM_OC2_SetConfig+0xc0>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a1e      	ldr	r2, [pc, #120]	@ (80031cc <TIM_OC2_SetConfig+0x114>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d00f      	beq.n	8003178 <TIM_OC2_SetConfig+0xc0>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a1e      	ldr	r2, [pc, #120]	@ (80031d4 <TIM_OC2_SetConfig+0x11c>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d00b      	beq.n	8003178 <TIM_OC2_SetConfig+0xc0>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a1d      	ldr	r2, [pc, #116]	@ (80031d8 <TIM_OC2_SetConfig+0x120>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d007      	beq.n	8003178 <TIM_OC2_SetConfig+0xc0>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a1c      	ldr	r2, [pc, #112]	@ (80031dc <TIM_OC2_SetConfig+0x124>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d003      	beq.n	8003178 <TIM_OC2_SetConfig+0xc0>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a17      	ldr	r2, [pc, #92]	@ (80031d0 <TIM_OC2_SetConfig+0x118>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d113      	bne.n	80031a0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800317e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003186:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	4313      	orrs	r3, r2
 8003192:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	693a      	ldr	r2, [r7, #16]
 800319c:	4313      	orrs	r3, r2
 800319e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685a      	ldr	r2, [r3, #4]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	697a      	ldr	r2, [r7, #20]
 80031b8:	621a      	str	r2, [r3, #32]
}
 80031ba:	bf00      	nop
 80031bc:	371c      	adds	r7, #28
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	40012c00 	.word	0x40012c00
 80031cc:	40013400 	.word	0x40013400
 80031d0:	40015000 	.word	0x40015000
 80031d4:	40014000 	.word	0x40014000
 80031d8:	40014400 	.word	0x40014400
 80031dc:	40014800 	.word	0x40014800

080031e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b087      	sub	sp, #28
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800320e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003212:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f023 0303 	bic.w	r3, r3, #3
 800321a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68fa      	ldr	r2, [r7, #12]
 8003222:	4313      	orrs	r3, r2
 8003224:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800322c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	021b      	lsls	r3, r3, #8
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	4313      	orrs	r3, r2
 8003238:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a2b      	ldr	r2, [pc, #172]	@ (80032ec <TIM_OC3_SetConfig+0x10c>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d007      	beq.n	8003252 <TIM_OC3_SetConfig+0x72>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a2a      	ldr	r2, [pc, #168]	@ (80032f0 <TIM_OC3_SetConfig+0x110>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d003      	beq.n	8003252 <TIM_OC3_SetConfig+0x72>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a29      	ldr	r2, [pc, #164]	@ (80032f4 <TIM_OC3_SetConfig+0x114>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d10d      	bne.n	800326e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003258:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	021b      	lsls	r3, r3, #8
 8003260:	697a      	ldr	r2, [r7, #20]
 8003262:	4313      	orrs	r3, r2
 8003264:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800326c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a1e      	ldr	r2, [pc, #120]	@ (80032ec <TIM_OC3_SetConfig+0x10c>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d013      	beq.n	800329e <TIM_OC3_SetConfig+0xbe>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a1d      	ldr	r2, [pc, #116]	@ (80032f0 <TIM_OC3_SetConfig+0x110>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d00f      	beq.n	800329e <TIM_OC3_SetConfig+0xbe>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a1d      	ldr	r2, [pc, #116]	@ (80032f8 <TIM_OC3_SetConfig+0x118>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d00b      	beq.n	800329e <TIM_OC3_SetConfig+0xbe>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a1c      	ldr	r2, [pc, #112]	@ (80032fc <TIM_OC3_SetConfig+0x11c>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d007      	beq.n	800329e <TIM_OC3_SetConfig+0xbe>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a1b      	ldr	r2, [pc, #108]	@ (8003300 <TIM_OC3_SetConfig+0x120>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d003      	beq.n	800329e <TIM_OC3_SetConfig+0xbe>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a16      	ldr	r2, [pc, #88]	@ (80032f4 <TIM_OC3_SetConfig+0x114>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d113      	bne.n	80032c6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80032ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	011b      	lsls	r3, r3, #4
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	693a      	ldr	r2, [r7, #16]
 80032ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685a      	ldr	r2, [r3, #4]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	621a      	str	r2, [r3, #32]
}
 80032e0:	bf00      	nop
 80032e2:	371c      	adds	r7, #28
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	40012c00 	.word	0x40012c00
 80032f0:	40013400 	.word	0x40013400
 80032f4:	40015000 	.word	0x40015000
 80032f8:	40014000 	.word	0x40014000
 80032fc:	40014400 	.word	0x40014400
 8003300:	40014800 	.word	0x40014800

08003304 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003304:	b480      	push	{r7}
 8003306:	b087      	sub	sp, #28
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a1b      	ldr	r3, [r3, #32]
 8003312:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003332:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800333e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	021b      	lsls	r3, r3, #8
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	4313      	orrs	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003352:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	031b      	lsls	r3, r3, #12
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	4313      	orrs	r3, r2
 800335e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a1a      	ldr	r2, [pc, #104]	@ (80033cc <TIM_OC4_SetConfig+0xc8>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d013      	beq.n	8003390 <TIM_OC4_SetConfig+0x8c>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a19      	ldr	r2, [pc, #100]	@ (80033d0 <TIM_OC4_SetConfig+0xcc>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d00f      	beq.n	8003390 <TIM_OC4_SetConfig+0x8c>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4a18      	ldr	r2, [pc, #96]	@ (80033d4 <TIM_OC4_SetConfig+0xd0>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d00b      	beq.n	8003390 <TIM_OC4_SetConfig+0x8c>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a17      	ldr	r2, [pc, #92]	@ (80033d8 <TIM_OC4_SetConfig+0xd4>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d007      	beq.n	8003390 <TIM_OC4_SetConfig+0x8c>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a16      	ldr	r2, [pc, #88]	@ (80033dc <TIM_OC4_SetConfig+0xd8>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d003      	beq.n	8003390 <TIM_OC4_SetConfig+0x8c>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a15      	ldr	r2, [pc, #84]	@ (80033e0 <TIM_OC4_SetConfig+0xdc>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d109      	bne.n	80033a4 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003396:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	695b      	ldr	r3, [r3, #20]
 800339c:	019b      	lsls	r3, r3, #6
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	621a      	str	r2, [r3, #32]
}
 80033be:	bf00      	nop
 80033c0:	371c      	adds	r7, #28
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	40012c00 	.word	0x40012c00
 80033d0:	40013400 	.word	0x40013400
 80033d4:	40014000 	.word	0x40014000
 80033d8:	40014400 	.word	0x40014400
 80033dc:	40014800 	.word	0x40014800
 80033e0:	40015000 	.word	0x40015000

080033e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b087      	sub	sp, #28
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800340a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003416:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	4313      	orrs	r3, r2
 8003420:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003428:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	041b      	lsls	r3, r3, #16
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	4313      	orrs	r3, r2
 8003434:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a19      	ldr	r2, [pc, #100]	@ (80034a0 <TIM_OC5_SetConfig+0xbc>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d013      	beq.n	8003466 <TIM_OC5_SetConfig+0x82>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a18      	ldr	r2, [pc, #96]	@ (80034a4 <TIM_OC5_SetConfig+0xc0>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00f      	beq.n	8003466 <TIM_OC5_SetConfig+0x82>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a17      	ldr	r2, [pc, #92]	@ (80034a8 <TIM_OC5_SetConfig+0xc4>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d00b      	beq.n	8003466 <TIM_OC5_SetConfig+0x82>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a16      	ldr	r2, [pc, #88]	@ (80034ac <TIM_OC5_SetConfig+0xc8>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d007      	beq.n	8003466 <TIM_OC5_SetConfig+0x82>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a15      	ldr	r2, [pc, #84]	@ (80034b0 <TIM_OC5_SetConfig+0xcc>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d003      	beq.n	8003466 <TIM_OC5_SetConfig+0x82>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a14      	ldr	r2, [pc, #80]	@ (80034b4 <TIM_OC5_SetConfig+0xd0>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d109      	bne.n	800347a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800346c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	021b      	lsls	r3, r3, #8
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	4313      	orrs	r3, r2
 8003478:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	693a      	ldr	r2, [r7, #16]
 8003492:	621a      	str	r2, [r3, #32]
}
 8003494:	bf00      	nop
 8003496:	371c      	adds	r7, #28
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	40012c00 	.word	0x40012c00
 80034a4:	40013400 	.word	0x40013400
 80034a8:	40014000 	.word	0x40014000
 80034ac:	40014400 	.word	0x40014400
 80034b0:	40014800 	.word	0x40014800
 80034b4:	40015000 	.word	0x40015000

080034b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	021b      	lsls	r3, r3, #8
 80034f2:	68fa      	ldr	r2, [r7, #12]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80034fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	051b      	lsls	r3, r3, #20
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	4313      	orrs	r3, r2
 800350a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a1a      	ldr	r2, [pc, #104]	@ (8003578 <TIM_OC6_SetConfig+0xc0>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d013      	beq.n	800353c <TIM_OC6_SetConfig+0x84>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a19      	ldr	r2, [pc, #100]	@ (800357c <TIM_OC6_SetConfig+0xc4>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d00f      	beq.n	800353c <TIM_OC6_SetConfig+0x84>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	4a18      	ldr	r2, [pc, #96]	@ (8003580 <TIM_OC6_SetConfig+0xc8>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d00b      	beq.n	800353c <TIM_OC6_SetConfig+0x84>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a17      	ldr	r2, [pc, #92]	@ (8003584 <TIM_OC6_SetConfig+0xcc>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d007      	beq.n	800353c <TIM_OC6_SetConfig+0x84>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a16      	ldr	r2, [pc, #88]	@ (8003588 <TIM_OC6_SetConfig+0xd0>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d003      	beq.n	800353c <TIM_OC6_SetConfig+0x84>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a15      	ldr	r2, [pc, #84]	@ (800358c <TIM_OC6_SetConfig+0xd4>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d109      	bne.n	8003550 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003542:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	695b      	ldr	r3, [r3, #20]
 8003548:	029b      	lsls	r3, r3, #10
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	4313      	orrs	r3, r2
 800354e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	68fa      	ldr	r2, [r7, #12]
 800355a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	621a      	str	r2, [r3, #32]
}
 800356a:	bf00      	nop
 800356c:	371c      	adds	r7, #28
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	40012c00 	.word	0x40012c00
 800357c:	40013400 	.word	0x40013400
 8003580:	40014000 	.word	0x40014000
 8003584:	40014400 	.word	0x40014400
 8003588:	40014800 	.word	0x40014800
 800358c:	40015000 	.word	0x40015000

08003590 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003590:	b480      	push	{r7}
 8003592:	b087      	sub	sp, #28
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6a1b      	ldr	r3, [r3, #32]
 80035a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	f023 0201 	bic.w	r2, r3, #1
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	011b      	lsls	r3, r3, #4
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f023 030a 	bic.w	r3, r3, #10
 80035cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	621a      	str	r2, [r3, #32]
}
 80035e2:	bf00      	nop
 80035e4:	371c      	adds	r7, #28
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr

080035ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035ee:	b480      	push	{r7}
 80035f0:	b087      	sub	sp, #28
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	60f8      	str	r0, [r7, #12]
 80035f6:	60b9      	str	r1, [r7, #8]
 80035f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	f023 0210 	bic.w	r2, r3, #16
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003618:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	031b      	lsls	r3, r3, #12
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4313      	orrs	r3, r2
 8003622:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800362a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	011b      	lsls	r3, r3, #4
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	4313      	orrs	r3, r2
 8003634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	621a      	str	r2, [r3, #32]
}
 8003642:	bf00      	nop
 8003644:	371c      	adds	r7, #28
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr

0800364e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800364e:	b480      	push	{r7}
 8003650:	b085      	sub	sp, #20
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
 8003656:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003664:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	4313      	orrs	r3, r2
 800366c:	f043 0307 	orr.w	r3, r3, #7
 8003670:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	609a      	str	r2, [r3, #8]
}
 8003678:	bf00      	nop
 800367a:	3714      	adds	r7, #20
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003684:	b480      	push	{r7}
 8003686:	b087      	sub	sp, #28
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
 8003690:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800369e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	021a      	lsls	r2, r3, #8
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	431a      	orrs	r2, r3
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	697a      	ldr	r2, [r7, #20]
 80036b6:	609a      	str	r2, [r3, #8]
}
 80036b8:	bf00      	nop
 80036ba:	371c      	adds	r7, #28
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b087      	sub	sp, #28
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	f003 031f 	and.w	r3, r3, #31
 80036d6:	2201      	movs	r2, #1
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6a1a      	ldr	r2, [r3, #32]
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	43db      	mvns	r3, r3
 80036e6:	401a      	ands	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6a1a      	ldr	r2, [r3, #32]
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	f003 031f 	and.w	r3, r3, #31
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	fa01 f303 	lsl.w	r3, r1, r3
 80036fc:	431a      	orrs	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	621a      	str	r2, [r3, #32]
}
 8003702:	bf00      	nop
 8003704:	371c      	adds	r7, #28
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
	...

08003710 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003720:	2b01      	cmp	r3, #1
 8003722:	d101      	bne.n	8003728 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003724:	2302      	movs	r3, #2
 8003726:	e06d      	b.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2202      	movs	r2, #2
 8003734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a30      	ldr	r2, [pc, #192]	@ (8003810 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d009      	beq.n	8003766 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a2f      	ldr	r2, [pc, #188]	@ (8003814 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d004      	beq.n	8003766 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a2d      	ldr	r2, [pc, #180]	@ (8003818 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d108      	bne.n	8003778 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800376c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	4313      	orrs	r3, r2
 8003776:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800377e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	4313      	orrs	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a1e      	ldr	r2, [pc, #120]	@ (8003810 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d01d      	beq.n	80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037a4:	d018      	beq.n	80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a1c      	ldr	r2, [pc, #112]	@ (800381c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d013      	beq.n	80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a1a      	ldr	r2, [pc, #104]	@ (8003820 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d00e      	beq.n	80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a15      	ldr	r2, [pc, #84]	@ (8003814 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d009      	beq.n	80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a16      	ldr	r2, [pc, #88]	@ (8003824 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d004      	beq.n	80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a11      	ldr	r2, [pc, #68]	@ (8003818 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d10c      	bne.n	80037f2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037de:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68ba      	ldr	r2, [r7, #8]
 80037f0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003802:	2300      	movs	r3, #0
}
 8003804:	4618      	mov	r0, r3
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	40012c00 	.word	0x40012c00
 8003814:	40013400 	.word	0x40013400
 8003818:	40015000 	.word	0x40015000
 800381c:	40000400 	.word	0x40000400
 8003820:	40000800 	.word	0x40000800
 8003824:	40014000 	.word	0x40014000

08003828 <memset>:
 8003828:	4402      	add	r2, r0
 800382a:	4603      	mov	r3, r0
 800382c:	4293      	cmp	r3, r2
 800382e:	d100      	bne.n	8003832 <memset+0xa>
 8003830:	4770      	bx	lr
 8003832:	f803 1b01 	strb.w	r1, [r3], #1
 8003836:	e7f9      	b.n	800382c <memset+0x4>

08003838 <__libc_init_array>:
 8003838:	b570      	push	{r4, r5, r6, lr}
 800383a:	4d0d      	ldr	r5, [pc, #52]	@ (8003870 <__libc_init_array+0x38>)
 800383c:	4c0d      	ldr	r4, [pc, #52]	@ (8003874 <__libc_init_array+0x3c>)
 800383e:	1b64      	subs	r4, r4, r5
 8003840:	10a4      	asrs	r4, r4, #2
 8003842:	2600      	movs	r6, #0
 8003844:	42a6      	cmp	r6, r4
 8003846:	d109      	bne.n	800385c <__libc_init_array+0x24>
 8003848:	4d0b      	ldr	r5, [pc, #44]	@ (8003878 <__libc_init_array+0x40>)
 800384a:	4c0c      	ldr	r4, [pc, #48]	@ (800387c <__libc_init_array+0x44>)
 800384c:	f000 f818 	bl	8003880 <_init>
 8003850:	1b64      	subs	r4, r4, r5
 8003852:	10a4      	asrs	r4, r4, #2
 8003854:	2600      	movs	r6, #0
 8003856:	42a6      	cmp	r6, r4
 8003858:	d105      	bne.n	8003866 <__libc_init_array+0x2e>
 800385a:	bd70      	pop	{r4, r5, r6, pc}
 800385c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003860:	4798      	blx	r3
 8003862:	3601      	adds	r6, #1
 8003864:	e7ee      	b.n	8003844 <__libc_init_array+0xc>
 8003866:	f855 3b04 	ldr.w	r3, [r5], #4
 800386a:	4798      	blx	r3
 800386c:	3601      	adds	r6, #1
 800386e:	e7f2      	b.n	8003856 <__libc_init_array+0x1e>
 8003870:	080038c8 	.word	0x080038c8
 8003874:	080038c8 	.word	0x080038c8
 8003878:	080038c8 	.word	0x080038c8
 800387c:	080038cc 	.word	0x080038cc

08003880 <_init>:
 8003880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003882:	bf00      	nop
 8003884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003886:	bc08      	pop	{r3}
 8003888:	469e      	mov	lr, r3
 800388a:	4770      	bx	lr

0800388c <_fini>:
 800388c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800388e:	bf00      	nop
 8003890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003892:	bc08      	pop	{r3}
 8003894:	469e      	mov	lr, r3
 8003896:	4770      	bx	lr
