[03/23 21:49:31      0s] 
[03/23 21:49:31      0s] Cadence Innovus(TM) Implementation System.
[03/23 21:49:31      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/23 21:49:31      0s] 
[03/23 21:49:31      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[03/23 21:49:31      0s] Options:	
[03/23 21:49:31      0s] Date:		Thu Mar 23 21:49:31 2023
[03/23 21:49:31      0s] Host:		eecs2420p06.engin.umich.edu (x86_64 w/Linux 4.18.0-425.13.1.el8_7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) E-2136 CPU @ 3.30GHz 12288KB)
[03/23 21:49:31      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[03/23 21:49:32      0s] 
[03/23 21:49:32      0s] License:
[03/23 21:49:32      0s] 		[21:49:32.185259] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

[03/23 21:49:32      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/23 21:49:32      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/23 21:49:59     10s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[03/23 21:50:08     12s] @(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[03/23 21:50:08     12s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[03/23 21:50:08     12s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 21:50:08     12s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[03/23 21:50:08     12s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[03/23 21:50:08     12s] @(#)CDS: CPE v21.14-s062
[03/23 21:50:08     12s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 21:50:08     12s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[03/23 21:50:08     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/23 21:50:08     12s] @(#)CDS: RCDB 11.15.0
[03/23 21:50:08     12s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[03/23 21:50:08     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7.

[03/23 21:50:08     12s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/23 21:50:11     14s] 
[03/23 21:50:11     14s] **INFO:  MMMC transition support version v31-84 
[03/23 21:50:11     14s] 
[03/23 21:50:11     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/23 21:50:11     14s] <CMD> suppressMessage ENCEXT-2799
[03/23 21:50:11     14s] <CMD> win
[03/23 21:50:26     15s] <CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
[03/23 21:50:26     15s] <CMD> set defHierChar /
[03/23 21:50:26     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 21:50:26     15s] <CMD> set locv_inter_clock_use_worst_derate false
[03/23 21:50:26     15s] <CMD> set init_oa_search_lib {}
[03/23 21:50:26     15s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v
[03/23 21:50:26     15s] <CMD> set init_design_netlisttype Verilog
[03/23 21:50:26     15s] <CMD> set init_pwr_net VDD
[03/23 21:50:26     15s] <CMD> set init_top_cell PE_top
[03/23 21:50:26     15s] <CMD> set init_gnd_net VSS
[03/23 21:50:26     15s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 21:50:26     15s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[03/23 21:50:26     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 21:50:26     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 21:50:26     15s] <CMD> set timing_case_analysis_for_icg_propagation false
[03/23 21:50:26     15s] <CMD> init_design
[03/23 21:50:26     15s] #% Begin Load MMMC data ... (date=03/23 21:50:26, mem=960.2M)
[03/23 21:50:26     15s] #% End Load MMMC data ... (date=03/23 21:50:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=961.4M, current mem=961.4M)
[03/23 21:50:26     15s] 
[03/23 21:50:26     15s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...
[03/23 21:50:26     15s] 
[03/23 21:50:26     15s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
[03/23 21:50:26     15s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/23 21:50:26     15s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/23 21:50:26     15s] Set DBUPerIGU to M2 pitch 400.
[03/23 21:50:26     16s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 21:50:26     16s] Type 'man IMPLF-201' for more detail.
[03/23 21:50:26     16s] 
[03/23 21:50:26     16s] viaInitial starts at Thu Mar 23 21:50:26 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[03/23 21:50:26     16s] Type 'man IMPPP-557' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[03/23 21:50:26     16s] Type 'man IMPPP-557' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[03/23 21:50:26     16s] Type 'man IMPPP-557' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[03/23 21:50:26     16s] Type 'man IMPPP-557' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[03/23 21:50:26     16s] Type 'man IMPPP-557' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[03/23 21:50:26     16s] Type 'man IMPPP-557' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[03/23 21:50:26     16s] Type 'man IMPPP-557' for more detail.
[03/23 21:50:26     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[03/23 21:50:26     16s] Type 'man IMPPP-557' for more detail.
[03/23 21:50:26     16s] viaInitial ends at Thu Mar 23 21:50:26 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/23 21:50:26     16s] Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 21:50:27     16s] Starting library reading in 'Multi-threaded flow' (with '6' threads)
[03/23 21:50:27     17s] Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
[03/23 21:50:27     17s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
[03/23 21:50:27     17s] Read 527 cells in library typical.
[03/23 21:50:27     17s] Library reading multithread flow ended.
[03/23 21:50:27     17s] Ending "PreSetAnalysisView" (total cpu=0:00:01.3, real=0:00:01.0, peak res=1090.9M, current mem=988.5M)
[03/23 21:50:27     17s] *** End library_loading (cpu=0.02min, real=0.02min, mem=161.0M, fe_cpu=0.29min, fe_real=0.93min, fe_mem=1067.4M) ***
[03/23 21:50:27     17s] #% Begin Load netlist data ... (date=03/23 21:50:27, mem=987.5M)
[03/23 21:50:27     17s] *** Begin netlist parsing (mem=1067.4M) ***
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 21:50:27     17s] Type 'man IMPVL-159' for more detail.
[03/23 21:50:27     17s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/23 21:50:27     17s] To increase the message display limit, refer to the product command reference manual.
[03/23 21:50:27     17s] Created 527 new cells from 1 timing libraries.
[03/23 21:50:27     17s] Reading netlist ...
[03/23 21:50:27     17s] Backslashed names will retain backslash and a trailing blank character.
[03/23 21:50:27     17s] Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v'
[03/23 21:50:27     17s] 
[03/23 21:50:27     17s] *** Memory Usage v#1 (Current mem = 1067.414M, initial mem = 397.922M) ***
[03/23 21:50:27     17s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1067.4M) ***
[03/23 21:50:27     17s] #% End Load netlist data ... (date=03/23 21:50:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.3M, current mem=1000.3M)
[03/23 21:50:27     17s] Set top cell to PE_top.
[03/23 21:50:27     17s] Hooked 527 DB cells to tlib cells.
[03/23 21:50:27     17s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1006.9M, current mem=1006.9M)
[03/23 21:50:27     17s] Starting recursive module instantiation check.
[03/23 21:50:27     17s] No recursion found.
[03/23 21:50:27     17s] Building hierarchical netlist for Cell PE_top ...
[03/23 21:50:27     17s] *** Netlist is unique.
[03/23 21:50:27     17s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/23 21:50:27     17s] ** info: there are 551 modules.
[03/23 21:50:27     17s] ** info: there are 2647 stdCell insts.
[03/23 21:50:27     17s] 
[03/23 21:50:27     17s] *** Memory Usage v#1 (Current mem = 1085.828M, initial mem = 397.922M) ***
[03/23 21:50:27     17s] Start create_tracks
[03/23 21:50:28     17s] Extraction setup Started 
[03/23 21:50:28     17s] 
[03/23 21:50:28     17s] Trim Metal Layers:
[03/23 21:50:28     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/23 21:50:28     17s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/23 21:50:28     17s] __QRC_SADV_USE_LE__ is set 0
[03/23 21:50:28     18s] Metal Layer Id 1 is M1 
[03/23 21:50:28     18s] Metal Layer Id 2 is M2 
[03/23 21:50:28     18s] Metal Layer Id 3 is M3 
[03/23 21:50:28     18s] Metal Layer Id 4 is M4 
[03/23 21:50:28     18s] Metal Layer Id 5 is M5 
[03/23 21:50:28     18s] Metal Layer Id 6 is M6 
[03/23 21:50:28     18s] Metal Layer Id 7 is MQ 
[03/23 21:50:28     18s] Metal Layer Id 8 is LM 
[03/23 21:50:28     18s] Via Layer Id 33 is CA 
[03/23 21:50:28     18s] Via Layer Id 34 is V1 
[03/23 21:50:28     18s] Via Layer Id 35 is V2 
[03/23 21:50:28     18s] Via Layer Id 36 is V3 
[03/23 21:50:28     18s] Via Layer Id 37 is V4 
[03/23 21:50:28     18s] Via Layer Id 38 is V5 
[03/23 21:50:28     18s] Via Layer Id 39 is VL 
[03/23 21:50:28     18s] Via Layer Id 40 is VQ 
[03/23 21:50:28     18s] 
[03/23 21:50:28     18s] Trim Metal Layers:
[03/23 21:50:28     18s] Generating auto layer map file.
[03/23 21:50:28     18s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 21:50:28     18s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 21:50:28     18s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 21:50:28     18s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 21:50:28     18s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 21:50:28     18s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 21:50:28     18s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 21:50:28     18s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 21:50:28     18s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 21:50:28     18s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 21:50:28     18s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 21:50:28     18s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 21:50:28     18s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 21:50:28     18s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 21:50:28     18s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 21:50:28     18s] Metal Layer Id 1 mapped to 9 
[03/23 21:50:28     18s] Via Layer Id 1 mapped to 10 
[03/23 21:50:28     18s] Metal Layer Id 2 mapped to 11 
[03/23 21:50:28     18s] Via Layer Id 2 mapped to 12 
[03/23 21:50:28     18s] Metal Layer Id 3 mapped to 13 
[03/23 21:50:28     18s] Via Layer Id 3 mapped to 14 
[03/23 21:50:28     18s] Metal Layer Id 4 mapped to 15 
[03/23 21:50:28     18s] Via Layer Id 4 mapped to 16 
[03/23 21:50:28     18s] Metal Layer Id 5 mapped to 17 
[03/23 21:50:28     18s] Via Layer Id 5 mapped to 18 
[03/23 21:50:28     18s] Metal Layer Id 6 mapped to 19 
[03/23 21:50:28     18s] Via Layer Id 6 mapped to 20 
[03/23 21:50:28     18s] Metal Layer Id 7 mapped to 21 
[03/23 21:50:28     18s] Via Layer Id 7 mapped to 22 
[03/23 21:50:28     18s] Metal Layer Id 8 mapped to 23 
[03/23 21:50:28     18s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[03/23 21:50:28     18s] eee: Reading patterns meta data.
[03/23 21:50:28     18s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[03/23 21:50:28     18s] Restore PreRoute Pattern Extraction data failed.
[03/23 21:50:28     18s] Importing multi-corner technology file(s) for preRoute extraction...
[03/23 21:50:28     18s] /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:50:28     18s] Metal Layer Id 1 is M1 
[03/23 21:50:28     18s] Metal Layer Id 2 is M2 
[03/23 21:50:28     18s] Metal Layer Id 3 is M3 
[03/23 21:50:28     18s] Metal Layer Id 4 is M4 
[03/23 21:50:28     18s] Metal Layer Id 5 is M5 
[03/23 21:50:28     18s] Metal Layer Id 6 is M6 
[03/23 21:50:28     18s] Metal Layer Id 7 is MQ 
[03/23 21:50:28     18s] Metal Layer Id 8 is LM 
[03/23 21:50:28     18s] Via Layer Id 33 is CA 
[03/23 21:50:28     18s] Via Layer Id 34 is V1 
[03/23 21:50:28     18s] Via Layer Id 35 is V2 
[03/23 21:50:28     18s] Via Layer Id 36 is V3 
[03/23 21:50:28     18s] Via Layer Id 37 is V4 
[03/23 21:50:28     18s] Via Layer Id 38 is V5 
[03/23 21:50:28     18s] Via Layer Id 39 is VL 
[03/23 21:50:28     18s] Via Layer Id 40 is VQ 
[03/23 21:50:28     18s] 
[03/23 21:50:28     18s] Trim Metal Layers:
[03/23 21:50:28     18s] Generating auto layer map file.
[03/23 21:50:28     18s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 21:50:28     18s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 21:50:28     18s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 21:50:28     18s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 21:50:28     18s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 21:50:28     18s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 21:50:28     18s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 21:50:28     18s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 21:50:28     18s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 21:50:28     18s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 21:50:28     18s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 21:50:28     18s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 21:50:28     18s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 21:50:28     18s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 21:50:28     18s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 21:50:28     18s] Metal Layer Id 1 mapped to 9 
[03/23 21:50:28     18s] Via Layer Id 1 mapped to 10 
[03/23 21:50:28     18s] Metal Layer Id 2 mapped to 11 
[03/23 21:50:28     18s] Via Layer Id 2 mapped to 12 
[03/23 21:50:28     18s] Metal Layer Id 3 mapped to 13 
[03/23 21:50:28     18s] Via Layer Id 3 mapped to 14 
[03/23 21:50:28     18s] Metal Layer Id 4 mapped to 15 
[03/23 21:50:28     18s] Via Layer Id 4 mapped to 16 
[03/23 21:50:28     18s] Metal Layer Id 5 mapped to 17 
[03/23 21:50:28     18s] Via Layer Id 5 mapped to 18 
[03/23 21:50:28     18s] Metal Layer Id 6 mapped to 19 
[03/23 21:50:28     18s] Via Layer Id 6 mapped to 20 
[03/23 21:50:28     18s] Metal Layer Id 7 mapped to 21 
[03/23 21:50:28     18s] Via Layer Id 7 mapped to 22 
[03/23 21:50:28     18s] Metal Layer Id 8 mapped to 23 
[03/23 21:50:29     19s] Completed (cpu: 0:00:01.9 real: 0:00:01.0)
[03/23 21:50:29     19s] Set Shrink Factor to 1.00000
[03/23 21:50:29     19s] Summary of Active RC-Corners : 
[03/23 21:50:29     19s]  
[03/23 21:50:29     19s]  Analysis View: setupAnalysis
[03/23 21:50:29     19s]     RC-Corner Name        : rc-typ
[03/23 21:50:29     19s]     RC-Corner Index       : 0
[03/23 21:50:29     19s]     RC-Corner Temperature : 25 Celsius
[03/23 21:50:29     19s]     RC-Corner Cap Table   : ''
[03/23 21:50:29     19s]     RC-Corner PreRoute Res Factor         : 1
[03/23 21:50:29     19s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 21:50:29     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 21:50:29     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 21:50:29     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 21:50:29     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 21:50:29     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 21:50:29     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 21:50:29     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 21:50:29     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 21:50:29     19s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 21:50:29     19s]  
[03/23 21:50:29     19s]  Analysis View: holdAnalysis
[03/23 21:50:29     19s]     RC-Corner Name        : rc-typ
[03/23 21:50:29     19s]     RC-Corner Index       : 0
[03/23 21:50:29     19s]     RC-Corner Temperature : 25 Celsius
[03/23 21:50:29     19s]     RC-Corner Cap Table   : ''
[03/23 21:50:29     19s]     RC-Corner PreRoute Res Factor         : 1
[03/23 21:50:29     19s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 21:50:29     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 21:50:29     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 21:50:29     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 21:50:29     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 21:50:29     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 21:50:29     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 21:50:29     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 21:50:29     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 21:50:29     19s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 21:50:29     19s] 
[03/23 21:50:29     19s] Trim Metal Layers:
[03/23 21:50:29     19s] LayerId::1 widthSet size::1
[03/23 21:50:29     19s] LayerId::2 widthSet size::1
[03/23 21:50:29     19s] LayerId::3 widthSet size::1
[03/23 21:50:29     19s] LayerId::4 widthSet size::1
[03/23 21:50:29     19s] LayerId::5 widthSet size::1
[03/23 21:50:29     19s] LayerId::6 widthSet size::1
[03/23 21:50:29     19s] LayerId::7 widthSet size::1
[03/23 21:50:29     19s] LayerId::8 widthSet size::1
[03/23 21:50:29     19s] Updating RC grid for preRoute extraction ...
[03/23 21:50:29     19s] eee: pegSigSF::1.070000
[03/23 21:50:29     19s] Initializing multi-corner resistance tables ...
[03/23 21:50:29     19s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:50:29     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:50:29     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:50:29     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:50:29     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:50:29     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:50:29     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:50:29     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:50:29     19s] {RT rc-typ 0 8 8 {7 0} 1}
[03/23 21:50:29     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.666700 newSi=0.000000 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:50:29     19s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[03/23 21:50:29     19s] *Info: initialize multi-corner CTS.
[03/23 21:50:30     19s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1275.7M, current mem=1074.2M)
[03/23 21:50:30     19s] Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc' ...
[03/23 21:50:30     19s] Current (total cpu=0:00:20.0, real=0:00:59.0, peak res=1335.3M, current mem=1335.3M)
[03/23 21:50:30     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 8).
[03/23 21:50:30     19s] 
[03/23 21:50:30     19s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 9).
[03/23 21:50:30     19s] 
[03/23 21:50:30     19s] INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc completed, with 2 WARNING
[03/23 21:50:30     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1353.6M, current mem=1353.6M)
[03/23 21:50:30     20s] Current (total cpu=0:00:20.0, real=0:00:59.0, peak res=1353.6M, current mem=1353.6M)
[03/23 21:50:30     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:50:30     20s] 
[03/23 21:50:30     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/23 21:50:30     20s] Summary for sequential cells identification: 
[03/23 21:50:30     20s]   Identified SBFF number: 112
[03/23 21:50:30     20s]   Identified MBFF number: 0
[03/23 21:50:30     20s]   Identified SB Latch number: 0
[03/23 21:50:30     20s]   Identified MB Latch number: 0
[03/23 21:50:30     20s]   Not identified SBFF number: 8
[03/23 21:50:30     20s]   Not identified MBFF number: 0
[03/23 21:50:30     20s]   Not identified SB Latch number: 0
[03/23 21:50:30     20s]   Not identified MB Latch number: 0
[03/23 21:50:30     20s]   Number of sequential cells which are not FFs: 34
[03/23 21:50:30     20s] Total number of combinational cells: 363
[03/23 21:50:30     20s] Total number of sequential cells: 154
[03/23 21:50:30     20s] Total number of tristate cells: 10
[03/23 21:50:30     20s] Total number of level shifter cells: 0
[03/23 21:50:30     20s] Total number of power gating cells: 0
[03/23 21:50:30     20s] Total number of isolation cells: 0
[03/23 21:50:30     20s] Total number of power switch cells: 0
[03/23 21:50:30     20s] Total number of pulse generator cells: 0
[03/23 21:50:30     20s] Total number of always on buffers: 0
[03/23 21:50:30     20s] Total number of retention cells: 0
[03/23 21:50:30     20s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/23 21:50:30     20s] Total number of usable buffers: 16
[03/23 21:50:30     20s] List of unusable buffers:
[03/23 21:50:30     20s] Total number of unusable buffers: 0
[03/23 21:50:30     20s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/23 21:50:30     20s] Total number of usable inverters: 19
[03/23 21:50:30     20s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/23 21:50:30     20s] Total number of unusable inverters: 3
[03/23 21:50:30     20s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/23 21:50:30     20s] Total number of identified usable delay cells: 8
[03/23 21:50:30     20s] List of identified unusable delay cells:
[03/23 21:50:30     20s] Total number of identified unusable delay cells: 0
[03/23 21:50:30     20s] 
[03/23 21:50:30     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/23 21:50:30     20s] 
[03/23 21:50:30     20s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:50:30     20s] 
[03/23 21:50:30     20s] TimeStamp Deleting Cell Server End ...
[03/23 21:50:30     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1374.5M, current mem=1374.4M)
[03/23 21:50:30     20s] 
[03/23 21:50:30     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:50:30     20s] Summary for sequential cells identification: 
[03/23 21:50:30     20s]   Identified SBFF number: 112
[03/23 21:50:30     20s]   Identified MBFF number: 0
[03/23 21:50:30     20s]   Identified SB Latch number: 0
[03/23 21:50:30     20s]   Identified MB Latch number: 0
[03/23 21:50:30     20s]   Not identified SBFF number: 8
[03/23 21:50:30     20s]   Not identified MBFF number: 0
[03/23 21:50:30     20s]   Not identified SB Latch number: 0
[03/23 21:50:30     20s]   Not identified MB Latch number: 0
[03/23 21:50:30     20s]   Number of sequential cells which are not FFs: 34
[03/23 21:50:30     20s]  Visiting view : setupAnalysis
[03/23 21:50:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:50:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:50:30     20s]  Visiting view : holdAnalysis
[03/23 21:50:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:50:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:50:30     20s] TLC MultiMap info (StdDelay):
[03/23 21:50:30     20s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:50:30     20s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:50:30     20s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:50:30     20s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:50:30     20s]  Setting StdDelay to: 22.7ps
[03/23 21:50:30     20s] 
[03/23 21:50:30     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:50:30     20s] #% Begin Load MMMC data post ... (date=03/23 21:50:30, mem=1375.2M)
[03/23 21:50:30     20s] #% End Load MMMC data post ... (date=03/23 21:50:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1375.2M, current mem=1375.2M)
[03/23 21:50:30     20s] 
[03/23 21:50:30     20s] *** Summary of all messages that are not suppressed in this session:
[03/23 21:50:30     20s] Severity  ID               Count  Summary                                  
[03/23 21:50:30     20s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 21:50:30     20s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 21:50:30     20s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 21:50:30     20s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 21:50:30     20s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 21:50:30     20s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 21:50:30     20s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 21:50:30     20s] *** Message Summary: 1080 warning(s), 0 error(s)
[03/23 21:50:30     20s] 
[03/23 21:50:30     20s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io
[03/23 21:50:30     20s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io" ...
[03/23 21:50:30     20s] <CMD> floorPlan -noSnapToGrid -s 286 386 7 7 7 7
[03/23 21:50:30     20s] Start create_tracks
[03/23 21:50:30     20s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/23 21:50:30     20s] <CMD> saveDesign db/PE_top_floor_planned.enc
[03/23 21:50:30     20s] #% Begin save design ... (date=03/23 21:50:30, mem=1382.0M)
[03/23 21:50:30     20s] % Begin Save ccopt configuration ... (date=03/23 21:50:30, mem=1382.0M)
[03/23 21:50:30     20s] % End Save ccopt configuration ... (date=03/23 21:50:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1382.5M, current mem=1382.5M)
[03/23 21:50:30     20s] % Begin Save netlist data ... (date=03/23 21:50:30, mem=1383.8M)
[03/23 21:50:30     20s] Writing Binary DB to db/PE_top_floor_planned.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:50:30     20s] % End Save netlist data ... (date=03/23 21:50:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1411.1M, current mem=1384.5M)
[03/23 21:50:30     20s] Saving symbol-table file in separate thread ...
[03/23 21:50:30     20s] Saving congestion map file in separate thread ...
[03/23 21:50:30     20s] Saving congestion map file db/PE_top_floor_planned.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:50:30     20s] % Begin Save AAE data ... (date=03/23 21:50:30, mem=1385.0M)
[03/23 21:50:30     20s] Saving AAE Data ...
[03/23 21:50:30     20s] % End Save AAE data ... (date=03/23 21:50:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.0M, current mem=1385.0M)
[03/23 21:50:31     20s] Saving preference file db/PE_top_floor_planned.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:50:31     20s] Saving mode setting ...
[03/23 21:50:31     20s] Saving global file ...
[03/23 21:50:31     20s] Saving Drc markers ...
[03/23 21:50:31     20s] ... No Drc file written since there is no markers found.
[03/23 21:50:31     20s] % Begin Save routing data ... (date=03/23 21:50:31, mem=1389.8M)
[03/23 21:50:31     20s] Saving route file ...
[03/23 21:50:31     20s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1440.4M) ***
[03/23 21:50:31     20s] % End Save routing data ... (date=03/23 21:50:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1390.0M, current mem=1390.0M)
[03/23 21:50:31     20s] Saving special route data file in separate thread ...
[03/23 21:50:31     20s] Saving PG Conn data in separate thread ...
[03/23 21:50:31     20s] Saving placement file in separate thread ...
[03/23 21:50:31     20s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:50:31     20s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:50:31     20s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:31     20s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:31     20s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1456.4M) ***
[03/23 21:50:31     20s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:32     20s] Saving property file db/PE_top_floor_planned.enc.dat.tmp/PE_top.prop
[03/23 21:50:32     20s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1456.4M) ***
[03/23 21:50:32     20s] Saving preRoute extracted patterns in file 'db/PE_top_floor_planned.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:50:32     20s] Saving preRoute extraction data in directory 'db/PE_top_floor_planned.enc.dat.tmp/extraction/' ...
[03/23 21:50:32     20s] Checksum of RCGrid density data::96
[03/23 21:50:32     20s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:50:32     20s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:50:32     20s] % Begin Save power constraints data ... (date=03/23 21:50:32, mem=1392.2M)
[03/23 21:50:32     20s] % End Save power constraints data ... (date=03/23 21:50:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1392.2M, current mem=1392.2M)
[03/23 21:50:32     20s] Generated self-contained design PE_top_floor_planned.enc.dat.tmp
[03/23 21:50:32     20s] #% End save design ... (date=03/23 21:50:32, total cpu=0:00:00.6, real=0:00:02.0, peak res=1420.3M, current mem=1394.9M)
[03/23 21:50:32     20s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:50:32     20s] 
[03/23 21:50:32     20s] <CMD> saveDesign db/PE_top_insts_placed.enc
[03/23 21:50:32     20s] #% Begin save design ... (date=03/23 21:50:32, mem=1394.9M)
[03/23 21:50:32     20s] % Begin Save ccopt configuration ... (date=03/23 21:50:32, mem=1394.9M)
[03/23 21:50:32     20s] % End Save ccopt configuration ... (date=03/23 21:50:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.9M, current mem=1394.9M)
[03/23 21:50:32     20s] % Begin Save netlist data ... (date=03/23 21:50:32, mem=1394.9M)
[03/23 21:50:32     20s] Writing Binary DB to db/PE_top_insts_placed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:50:32     20s] % End Save netlist data ... (date=03/23 21:50:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1396.2M, current mem=1396.2M)
[03/23 21:50:32     20s] Saving symbol-table file in separate thread ...
[03/23 21:50:32     20s] Saving congestion map file in separate thread ...
[03/23 21:50:32     20s] Saving congestion map file db/PE_top_insts_placed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:50:32     20s] % Begin Save AAE data ... (date=03/23 21:50:32, mem=1396.2M)
[03/23 21:50:32     20s] Saving AAE Data ...
[03/23 21:50:32     21s] % End Save AAE data ... (date=03/23 21:50:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.2M, current mem=1396.2M)
[03/23 21:50:33     21s] Saving preference file db/PE_top_insts_placed.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:50:33     21s] Saving mode setting ...
[03/23 21:50:33     21s] Saving global file ...
[03/23 21:50:33     21s] Saving Drc markers ...
[03/23 21:50:33     21s] ... No Drc file written since there is no markers found.
[03/23 21:50:33     21s] % Begin Save routing data ... (date=03/23 21:50:33, mem=1396.4M)
[03/23 21:50:33     21s] Saving route file ...
[03/23 21:50:33     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1480.3M) ***
[03/23 21:50:33     21s] % End Save routing data ... (date=03/23 21:50:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.4M, current mem=1396.4M)
[03/23 21:50:33     21s] Saving special route data file in separate thread ...
[03/23 21:50:33     21s] Saving PG Conn data in separate thread ...
[03/23 21:50:33     21s] Saving placement file in separate thread ...
[03/23 21:50:33     21s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:50:33     21s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:50:33     21s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:33     21s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:33     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1494.3M) ***
[03/23 21:50:33     21s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:34     21s] Saving property file db/PE_top_insts_placed.enc.dat.tmp/PE_top.prop
[03/23 21:50:34     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1494.3M) ***
[03/23 21:50:34     21s] Saving preRoute extracted patterns in file 'db/PE_top_insts_placed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:50:34     21s] Saving preRoute extraction data in directory 'db/PE_top_insts_placed.enc.dat.tmp/extraction/' ...
[03/23 21:50:34     21s] Checksum of RCGrid density data::96
[03/23 21:50:34     21s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:50:34     21s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:50:34     21s] % Begin Save power constraints data ... (date=03/23 21:50:34, mem=1396.7M)
[03/23 21:50:34     21s] % End Save power constraints data ... (date=03/23 21:50:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.7M, current mem=1396.7M)
[03/23 21:50:34     21s] Generated self-contained design PE_top_insts_placed.enc.dat.tmp
[03/23 21:50:34     21s] #% End save design ... (date=03/23 21:50:34, total cpu=0:00:00.5, real=0:00:02.0, peak res=1426.8M, current mem=1397.0M)
[03/23 21:50:34     21s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:50:34     21s] 
[03/23 21:50:34     21s] <CMD> clearGlobalNets
[03/23 21:50:34     21s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 21:50:34     21s] 2647 new gnd-pin connections were made to global net 'VSS'.
[03/23 21:50:34     21s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 21:50:34     21s] 2647 new pwr-pin connections were made to global net 'VDD'.
[03/23 21:50:34     21s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 21:50:34     21s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 21:50:34     21s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/23 21:50:34     21s] 
[03/23 21:50:34     21s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.4M)
[03/23 21:50:34     21s] Ring generation is complete.
[03/23 21:50:34     21s] vias are now being generated.
[03/23 21:50:34     21s] addRing created 8 wires.
[03/23 21:50:34     21s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 21:50:34     21s] +--------+----------------+----------------+
[03/23 21:50:34     21s] |  Layer |     Created    |     Deleted    |
[03/23 21:50:34     21s] +--------+----------------+----------------+
[03/23 21:50:34     21s] |   M2   |        4       |       NA       |
[03/23 21:50:34     21s] |   V2   |        8       |        0       |
[03/23 21:50:34     21s] |   M3   |        4       |       NA       |
[03/23 21:50:34     21s] +--------+----------------+----------------+
[03/23 21:50:34     21s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M4 bottom M4 left M3 right M3} -rectangle 1
[03/23 21:50:34     21s] 
[03/23 21:50:34     21s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.4M)
[03/23 21:50:34     21s] Ring generation is complete.
[03/23 21:50:34     21s] vias are now being generated.
[03/23 21:50:34     21s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (296.00, 6.00).
[03/23 21:50:34     21s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 393.60) (296.00, 395.60).
[03/23 21:50:34     21s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (299.00, 3.00).
[03/23 21:50:34     21s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 396.60) (299.00, 398.60).
[03/23 21:50:34     21s] addRing created 4 wires.
[03/23 21:50:34     21s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 21:50:34     21s] +--------+----------------+----------------+
[03/23 21:50:34     21s] |  Layer |     Created    |     Deleted    |
[03/23 21:50:34     21s] +--------+----------------+----------------+
[03/23 21:50:34     21s] |   V3   |        8       |        0       |
[03/23 21:50:34     21s] |   M4   |        4       |       NA       |
[03/23 21:50:34     21s] +--------+----------------+----------------+
[03/23 21:50:34     21s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 21:50:34     21s] #% Begin save design ... (date=03/23 21:50:34, mem=1399.9M)
[03/23 21:50:34     21s] % Begin Save ccopt configuration ... (date=03/23 21:50:34, mem=1399.9M)
[03/23 21:50:34     21s] % End Save ccopt configuration ... (date=03/23 21:50:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1399.9M, current mem=1399.9M)
[03/23 21:50:34     21s] % Begin Save netlist data ... (date=03/23 21:50:34, mem=1399.9M)
[03/23 21:50:34     21s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:50:34     21s] % End Save netlist data ... (date=03/23 21:50:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1400.1M, current mem=1400.1M)
[03/23 21:50:34     21s] Saving symbol-table file in separate thread ...
[03/23 21:50:34     21s] Saving congestion map file in separate thread ...
[03/23 21:50:34     21s] % Begin Save AAE data ... (date=03/23 21:50:34, mem=1400.2M)
[03/23 21:50:34     21s] Saving AAE Data ...
[03/23 21:50:34     21s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:50:34     21s] % End Save AAE data ... (date=03/23 21:50:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.2M, current mem=1400.1M)
[03/23 21:50:35     21s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:50:35     21s] Saving mode setting ...
[03/23 21:50:35     21s] Saving global file ...
[03/23 21:50:35     21s] Saving Drc markers ...
[03/23 21:50:35     21s] ... No Drc file written since there is no markers found.
[03/23 21:50:35     21s] % Begin Save routing data ... (date=03/23 21:50:35, mem=1400.1M)
[03/23 21:50:35     21s] Saving route file ...
[03/23 21:50:35     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1489.9M) ***
[03/23 21:50:35     21s] % End Save routing data ... (date=03/23 21:50:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.1M, current mem=1400.1M)
[03/23 21:50:35     21s] Saving special route data file in separate thread ...
[03/23 21:50:35     21s] Saving PG file in separate thread ...
[03/23 21:50:35     21s] Saving placement file in separate thread ...
[03/23 21:50:35     21s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:50:35     21s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:50:35     21s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:35     21s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:50:35 2023)
[03/23 21:50:35     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1503.9M) ***
[03/23 21:50:36     21s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1503.9M) ***
[03/23 21:50:36     21s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:50:36     21s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:36     21s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 21:50:36     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1503.9M) ***
[03/23 21:50:36     21s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:50:36     21s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 21:50:36     21s] Checksum of RCGrid density data::96
[03/23 21:50:36     21s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:50:36     21s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:50:36     21s] % Begin Save power constraints data ... (date=03/23 21:50:36, mem=1400.7M)
[03/23 21:50:36     21s] % End Save power constraints data ... (date=03/23 21:50:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.7M, current mem=1400.7M)
[03/23 21:50:36     21s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 21:50:36     21s] #% End save design ... (date=03/23 21:50:36, total cpu=0:00:00.5, real=0:00:02.0, peak res=1430.9M, current mem=1400.8M)
[03/23 21:50:36     21s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:50:36     21s] 
[03/23 21:50:36     21s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 21:50:36     21s] #% Begin sroute (date=03/23 21:50:36, mem=1400.8M)
[03/23 21:50:36     21s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 21:50:36     21s] *** Begin SPECIAL ROUTE on Thu Mar 23 21:50:36 2023 ***
[03/23 21:50:36     21s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 21:50:36     21s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 4.00Ghz)
[03/23 21:50:36     21s] 
[03/23 21:50:36     21s] Begin option processing ...
[03/23 21:50:36     21s] srouteConnectPowerBump set to false
[03/23 21:50:36     21s] routeSelectNet set to "VSS VDD"
[03/23 21:50:36     21s] routeSpecial set to true
[03/23 21:50:36     21s] srouteBottomLayerLimit set to 1
[03/23 21:50:36     21s] srouteConnectBlockPin set to false
[03/23 21:50:36     21s] srouteConnectConverterPin set to false
[03/23 21:50:36     21s] srouteConnectPadPin set to false
[03/23 21:50:36     21s] srouteConnectStripe set to false
[03/23 21:50:36     21s] srouteCrossoverViaTopLayer set to 1
[03/23 21:50:36     21s] srouteFollowCorePinEnd set to 3
[03/23 21:50:36     21s] srouteFollowPadPin set to false
[03/23 21:50:36     21s] sroutePadPinAllPorts set to true
[03/23 21:50:36     21s] sroutePreserveExistingRoutes set to true
[03/23 21:50:36     21s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 21:50:36     21s] srouteStraightConnections set to "straightWithChanges"
[03/23 21:50:36     21s] srouteTopLayerLimit set to 1
[03/23 21:50:36     21s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2868.00 megs.
[03/23 21:50:36     21s] 
[03/23 21:50:36     21s] Reading DB technology information...
[03/23 21:50:36     22s] Finished reading DB technology information.
[03/23 21:50:36     22s] Reading floorplan and netlist information...
[03/23 21:50:36     22s] Finished reading floorplan and netlist information.
[03/23 21:50:36     22s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 21:50:37     22s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 21:50:37     22s] Read in 535 macros, 125 used
[03/23 21:50:37     22s] Read in 124 components
[03/23 21:50:37     22s]   124 core components: 124 unplaced, 0 placed, 0 fixed
[03/23 21:50:37     22s] Read in 68 physical pins
[03/23 21:50:37     22s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 21:50:37     22s] Read in 68 nets
[03/23 21:50:37     22s] Read in 2 special nets, 2 routed
[03/23 21:50:37     22s] Read in 316 terminals
[03/23 21:50:37     22s] 2 nets selected.
[03/23 21:50:37     22s] 
[03/23 21:50:37     22s] Begin power routing ...
[03/23 21:50:37     22s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 21:50:37     22s] CPU time for VDD FollowPin 0 seconds
[03/23 21:50:37     22s] CPU time for VSS FollowPin 0 seconds
[03/23 21:50:37     22s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 395.600) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 21:50:37     22s]   Number of Core ports routed: 0  open: 216
[03/23 21:50:37     22s]   Number of Followpin connections: 108
[03/23 21:50:37     22s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2870.00 megs.
[03/23 21:50:37     22s] 
[03/23 21:50:37     22s] 
[03/23 21:50:37     22s] 
[03/23 21:50:37     22s]  Begin updating DB with routing results ...
[03/23 21:50:37     22s]  Updating DB with 68 io pins ...
[03/23 21:50:37     22s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/23 21:50:37     22s] Pin and blockage extraction finished
[03/23 21:50:37     22s] 
[03/23 21:50:37     22s] sroute created 108 wires.
[03/23 21:50:37     22s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 21:50:37     22s] +--------+----------------+----------------+
[03/23 21:50:37     22s] |  Layer |     Created    |     Deleted    |
[03/23 21:50:37     22s] +--------+----------------+----------------+
[03/23 21:50:37     22s] |   M1   |       108      |       NA       |
[03/23 21:50:37     22s] +--------+----------------+----------------+
[03/23 21:50:37     22s] #% End sroute (date=03/23 21:50:37, total cpu=0:00:00.2, real=0:00:01.0, peak res=1413.1M, current mem=1413.1M)
[03/23 21:50:37     22s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 21:50:37     22s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 21:50:37     22s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 278
[03/23 21:50:37     22s] #% Begin addStripe (date=03/23 21:50:37, mem=1413.1M)
[03/23 21:50:37     22s] 
[03/23 21:50:37     22s] Initialize fgc environment(mem: 1487.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Starting stripe generation ...
[03/23 21:50:37     22s] Non-Default Mode Option Settings :
[03/23 21:50:37     22s]   NONE
[03/23 21:50:37     22s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 21:50:37     22s] Type 'man IMPPP-4055' for more detail.
[03/23 21:50:37     22s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Stripe generation is complete.
[03/23 21:50:37     22s] vias are now being generated.
[03/23 21:50:37     22s] addStripe created 26 wires.
[03/23 21:50:37     22s] ViaGen created 2912 vias, deleted 0 via to avoid violation.
[03/23 21:50:37     22s] +--------+----------------+----------------+
[03/23 21:50:37     22s] |  Layer |     Created    |     Deleted    |
[03/23 21:50:37     22s] +--------+----------------+----------------+
[03/23 21:50:37     22s] |   V1   |      1404      |        0       |
[03/23 21:50:37     22s] |   V2   |      1456      |        0       |
[03/23 21:50:37     22s] |   M3   |       26       |       NA       |
[03/23 21:50:37     22s] |   V3   |       52       |        0       |
[03/23 21:50:37     22s] +--------+----------------+----------------+
[03/23 21:50:37     22s] #% End addStripe (date=03/23 21:50:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1414.5M, current mem=1414.5M)
[03/23 21:50:37     22s] <CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
[03/23 21:50:37     22s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 21:50:37     22s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 378
[03/23 21:50:37     22s] #% Begin addStripe (date=03/23 21:50:37, mem=1414.5M)
[03/23 21:50:37     22s] 
[03/23 21:50:37     22s] Initialize fgc environment(mem: 1487.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Starting stripe generation ...
[03/23 21:50:37     22s] Non-Default Mode Option Settings :
[03/23 21:50:37     22s]   NONE
[03/23 21:50:37     22s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 21:50:37     22s] Type 'man IMPPP-4055' for more detail.
[03/23 21:50:37     22s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1487.2M)
[03/23 21:50:37     22s] Stripe generation is complete.
[03/23 21:50:37     22s] vias are now being generated.
[03/23 21:50:37     22s] addStripe created 36 wires.
[03/23 21:50:37     22s] ViaGen created 540 vias, deleted 0 via to avoid violation.
[03/23 21:50:37     22s] +--------+----------------+----------------+
[03/23 21:50:37     22s] |  Layer |     Created    |     Deleted    |
[03/23 21:50:37     22s] +--------+----------------+----------------+
[03/23 21:50:37     22s] |   V3   |       540      |        0       |
[03/23 21:50:37     22s] |   M4   |       36       |       NA       |
[03/23 21:50:37     22s] +--------+----------------+----------------+
[03/23 21:50:37     22s] #% End addStripe (date=03/23 21:50:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1414.5M, current mem=1414.5M)
[03/23 21:50:37     22s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 21:50:37     22s] #% Begin save design ... (date=03/23 21:50:37, mem=1414.5M)
[03/23 21:50:37     22s] % Begin Save ccopt configuration ... (date=03/23 21:50:37, mem=1414.5M)
[03/23 21:50:37     22s] % End Save ccopt configuration ... (date=03/23 21:50:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1414.5M, current mem=1414.5M)
[03/23 21:50:37     22s] % Begin Save netlist data ... (date=03/23 21:50:37, mem=1414.5M)
[03/23 21:50:37     22s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:50:37     22s] % End Save netlist data ... (date=03/23 21:50:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1432.0M, current mem=1414.7M)
[03/23 21:50:37     22s] Saving symbol-table file in separate thread ...
[03/23 21:50:37     22s] Saving congestion map file in separate thread ...
[03/23 21:50:37     22s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:50:37     22s] % Begin Save AAE data ... (date=03/23 21:50:37, mem=1414.7M)
[03/23 21:50:37     22s] Saving AAE Data ...
[03/23 21:50:37     22s] % End Save AAE data ... (date=03/23 21:50:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1414.7M, current mem=1414.7M)
[03/23 21:50:37     22s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:50:37     22s] Saving mode setting ...
[03/23 21:50:37     22s] Saving global file ...
[03/23 21:50:38     22s] Saving Drc markers ...
[03/23 21:50:38     22s] ... 216 markers are saved ...
[03/23 21:50:38     22s] ... 0 geometry drc markers are saved ...
[03/23 21:50:38     22s] ... 0 antenna drc markers are saved ...
[03/23 21:50:38     22s] % Begin Save routing data ... (date=03/23 21:50:38, mem=1414.9M)
[03/23 21:50:38     22s] Saving route file ...
[03/23 21:50:38     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1486.8M) ***
[03/23 21:50:38     22s] % End Save routing data ... (date=03/23 21:50:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1414.9M, current mem=1414.9M)
[03/23 21:50:38     22s] Saving special route data file in separate thread ...
[03/23 21:50:38     22s] Saving PG file in separate thread ...
[03/23 21:50:38     22s] Saving placement file in separate thread ...
[03/23 21:50:38     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:50:38     22s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:50:38     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1517.8M) ***
[03/23 21:50:38     22s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:38     22s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:50:38 2023)
[03/23 21:50:39     22s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1517.8M) ***
[03/23 21:50:39     22s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:50:39     22s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:39     22s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/23 21:50:39     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1509.8M) ***
[03/23 21:50:39     22s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:50:39     22s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/23 21:50:39     22s] Checksum of RCGrid density data::96
[03/23 21:50:39     22s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:39     22s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:50:39     22s] % Begin Save power constraints data ... (date=03/23 21:50:39, mem=1415.2M)
[03/23 21:50:39     22s] % End Save power constraints data ... (date=03/23 21:50:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1415.2M, current mem=1415.2M)
[03/23 21:50:39     22s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/23 21:50:39     22s] #% End save design ... (date=03/23 21:50:39, total cpu=0:00:00.5, real=0:00:02.0, peak res=1445.6M, current mem=1415.6M)
[03/23 21:50:39     22s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:50:39     22s] 
[03/23 21:50:39     22s] <CMD> setDesignMode -process 130
[03/23 21:50:39     22s] ##  Process: 130           (User Set)               
[03/23 21:50:39     22s] ##     Node: (not set)                           
[03/23 21:50:39     22s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/23 21:50:39     22s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[03/23 21:50:39     22s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/23 21:50:39     22s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/23 21:50:39     22s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[03/23 21:50:39     22s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[03/23 21:50:39     22s] <CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
[03/23 21:50:39     22s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 21:50:39     22s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 21:50:39     22s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 21:50:39     22s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 21:50:39     22s] <CMD> setPlaceMode -timingDriven true -maxDensity 0.8
[03/23 21:50:39     22s] invalid command name "-uniformDensity"
[03/23 21:51:35     28s] <CMD> zoomBox -83.50500 -64.83300 308.33800 285.95000
[03/23 21:51:36     28s] <CMD> zoomBox -167.03000 -134.40900 375.31400 351.10500
[03/23 21:51:36     28s] <CMD> zoomBox -347.14400 -239.90500 535.97400 550.67400
[03/23 21:51:37     28s] <CMD> zoomBox -206.69900 -127.04300 431.35400 444.15100
[03/23 21:51:44     29s] <CMD> setDesignMode -process 130
[03/23 21:51:44     29s] ##  Process: 130           (User Set)               
[03/23 21:51:44     29s] ##     Node: (not set)                           
[03/23 21:51:44     29s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/23 21:51:44     29s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[03/23 21:51:44     29s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/23 21:51:44     29s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/23 21:51:44     29s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[03/23 21:51:44     29s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[03/23 21:51:44     29s] <CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
[03/23 21:51:44     29s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 21:51:44     29s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 21:51:44     29s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 21:51:44     29s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 21:51:44     29s] <CMD> setPlaceMode -timingDriven true -maxDensity 0.8 -uniformDensity true
[03/23 21:51:44     29s] <CMD> timeDesign -prePlace
[03/23 21:51:44     29s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:29.7/0:02:08.3 (0.2), mem = 1590.4M
[03/23 21:51:44     29s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/23 21:51:44     29s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/23 21:51:44     29s] Multithreaded Timing Analysis is initialized with 6 threads
[03/23 21:51:44     29s] 
[03/23 21:51:44     29s] Set Using Default Delay Limit as 101.
[03/23 21:51:44     29s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/23 21:51:44     29s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/23 21:51:44     29s] Set Default Net Delay as 0 ps.
[03/23 21:51:44     29s] Set Default Net Load as 0 pF. 
[03/23 21:51:44     29s] Set Default Input Pin Transition as 1 ps.
[03/23 21:51:44     29s] Effort level <high> specified for reg2reg path_group
[03/23 21:51:45     30s] All LLGs are deleted
[03/23 21:51:45     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:45     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:45     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1850.8M, EPOCH TIME: 1679622705.178383
[03/23 21:51:45     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1850.8M, EPOCH TIME: 1679622705.178591
[03/23 21:51:45     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1850.8M, EPOCH TIME: 1679622705.179069
[03/23 21:51:45     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:45     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:45     30s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1946.8M, EPOCH TIME: 1679622705.181004
[03/23 21:51:45     30s] Max number of tech site patterns supported in site array is 256.
[03/23 21:51:45     30s] Core basic site is IBM13SITE
[03/23 21:51:45     30s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1946.8M, EPOCH TIME: 1679622705.188233
[03/23 21:51:45     30s] After signature check, allow fast init is false, keep pre-filter is false.
[03/23 21:51:45     30s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 21:51:45     30s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.003, MEM:1978.8M, EPOCH TIME: 1679622705.191349
[03/23 21:51:45     30s] Use non-trimmed site array because memory saving is not enough.
[03/23 21:51:45     30s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 21:51:45     30s] SiteArray: use 413,696 bytes
[03/23 21:51:45     30s] SiteArray: current memory after site array memory allocation 1979.2M
[03/23 21:51:45     30s] SiteArray: FP blocked sites are writable
[03/23 21:51:45     30s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1947.2M, EPOCH TIME: 1679622705.194582
[03/23 21:51:45     30s] Process 3446 wires and vias for routing blockage analysis
[03/23 21:51:45     30s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:1979.2M, EPOCH TIME: 1679622705.198296
[03/23 21:51:45     30s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 21:51:45     30s] Atter site array init, number of instance map data is 0.
[03/23 21:51:45     30s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.031, REAL:0.019, MEM:1979.2M, EPOCH TIME: 1679622705.199644
[03/23 21:51:45     30s] 
[03/23 21:51:45     30s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:45     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.035, REAL:0.022, MEM:1883.2M, EPOCH TIME: 1679622705.200922
[03/23 21:51:45     30s] All LLGs are deleted
[03/23 21:51:45     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:45     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:45     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1883.2M, EPOCH TIME: 1679622705.202173
[03/23 21:51:45     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1883.2M, EPOCH TIME: 1679622705.202333
[03/23 21:51:45     30s] Starting delay calculation for Setup views
[03/23 21:51:45     30s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:51:45     30s] AAE DB initialization (MEM=1883.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 21:51:45     30s] #################################################################################
[03/23 21:51:45     30s] # Design Stage: PreRoute
[03/23 21:51:45     30s] # Design Name: PE_top
[03/23 21:51:45     30s] # Design Mode: 130nm
[03/23 21:51:45     30s] # Analysis Mode: MMMC Non-OCV 
[03/23 21:51:45     30s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:51:45     30s] # Signoff Settings: SI Off 
[03/23 21:51:45     30s] #################################################################################
[03/23 21:51:45     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 1884.2M, InitMEM = 1883.2M)
[03/23 21:51:45     30s] Calculate delays in Single mode...
[03/23 21:51:45     30s] Start delay calculation (fullDC) (6 T). (MEM=1884.18)
[03/23 21:51:45     30s] siFlow : Timing analysis mode is single, using late cdB files
[03/23 21:51:45     30s] Start AAE Lib Loading. (MEM=1895.7)
[03/23 21:51:45     30s] End AAE Lib Loading. (MEM=1933.86 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 21:51:45     30s] End AAE Lib Interpolated Model. (MEM=1933.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:51:46     31s] Total number of fetched objects 2714
[03/23 21:51:46     31s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:51:46     31s] End delay calculation. (MEM=2335.89 CPU=0:00:00.3 REAL=0:00:01.0)
[03/23 21:51:46     31s] End delay calculation (fullDC). (MEM=2335.89 CPU=0:00:00.7 REAL=0:00:01.0)
[03/23 21:51:46     31s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2335.9M) ***
[03/23 21:51:46     31s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:31.6 mem=2287.9M)
[03/23 21:51:46     31s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.296  |  0.296  |  0.466  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:51:46     31s] All LLGs are deleted
[03/23 21:51:46     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2125.9M, EPOCH TIME: 1679622706.543565
[03/23 21:51:46     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2125.9M, EPOCH TIME: 1679622706.543790
[03/23 21:51:46     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2125.9M, EPOCH TIME: 1679622706.544569
[03/23 21:51:46     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2221.9M, EPOCH TIME: 1679622706.547492
[03/23 21:51:46     31s] Max number of tech site patterns supported in site array is 256.
[03/23 21:51:46     31s] Core basic site is IBM13SITE
[03/23 21:51:46     31s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2221.9M, EPOCH TIME: 1679622706.556511
[03/23 21:51:46     31s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:51:46     31s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:51:46     31s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.008, MEM:2245.9M, EPOCH TIME: 1679622706.564839
[03/23 21:51:46     31s] Fast DP-INIT is on for default
[03/23 21:51:46     31s] Atter site array init, number of instance map data is 0.
[03/23 21:51:46     31s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:2245.9M, EPOCH TIME: 1679622706.566584
[03/23 21:51:46     31s] 
[03/23 21:51:46     31s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:46     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.024, MEM:2149.9M, EPOCH TIME: 1679622706.568975
[03/23 21:51:46     31s] All LLGs are deleted
[03/23 21:51:46     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2149.9M, EPOCH TIME: 1679622706.571132
[03/23 21:51:46     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2149.9M, EPOCH TIME: 1679622706.571378
[03/23 21:51:46     31s] Density: 34.664%
------------------------------------------------------------------
All LLGs are deleted
[03/23 21:51:46     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2149.9M, EPOCH TIME: 1679622706.576382
[03/23 21:51:46     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2149.9M, EPOCH TIME: 1679622706.576629
[03/23 21:51:46     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2149.9M, EPOCH TIME: 1679622706.577424
[03/23 21:51:46     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2213.9M, EPOCH TIME: 1679622706.580102
[03/23 21:51:46     31s] Max number of tech site patterns supported in site array is 256.
[03/23 21:51:46     31s] Core basic site is IBM13SITE
[03/23 21:51:46     31s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2213.9M, EPOCH TIME: 1679622706.595969
[03/23 21:51:46     31s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:51:46     31s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:51:46     31s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.006, MEM:2245.9M, EPOCH TIME: 1679622706.602016
[03/23 21:51:46     31s] Fast DP-INIT is on for default
[03/23 21:51:46     31s] Atter site array init, number of instance map data is 0.
[03/23 21:51:46     31s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.028, REAL:0.025, MEM:2245.9M, EPOCH TIME: 1679622706.604999
[03/23 21:51:46     31s] 
[03/23 21:51:46     31s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:46     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.038, MEM:2149.9M, EPOCH TIME: 1679622706.615859
[03/23 21:51:46     31s] All LLGs are deleted
[03/23 21:51:46     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2149.9M, EPOCH TIME: 1679622706.618251
[03/23 21:51:46     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2149.9M, EPOCH TIME: 1679622706.618537
[03/23 21:51:46     31s] Set Using Default Delay Limit as 1000.
[03/23 21:51:46     31s] Resetting back High Fanout Nets as non-ideal
[03/23 21:51:46     31s] Set Default Net Delay as 1000 ps.
[03/23 21:51:46     31s] Set Default Input Pin Transition as 0.1 ps.
[03/23 21:51:46     31s] Set Default Net Load as 0.5 pF. 
[03/23 21:51:46     31s] Reported timing to dir ./timingReports
[03/23 21:51:46     31s] Total CPU time: 2.28 sec
[03/23 21:51:46     31s] Total Real time: 2.0 sec
[03/23 21:51:46     31s] Total Memory Usage: 2065.371094 Mbytes
[03/23 21:51:46     31s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.3/0:00:01.9 (1.2), totSession cpu/real = 0:00:32.0/0:02:10.3 (0.2), mem = 2065.4M
[03/23 21:51:46     31s] 
[03/23 21:51:46     31s] =============================================================================================
[03/23 21:51:46     31s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[03/23 21:51:46     31s] =============================================================================================
[03/23 21:51:46     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:51:46     31s] ---------------------------------------------------------------------------------------------
[03/23 21:51:46     31s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:46     31s] [ OptSummaryReport       ]      1   0:00:00.2  (   7.9 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 21:51:46     31s] [ TimingUpdate           ]      1   0:00:00.6  (  32.2 % )     0:00:01.2 /  0:00:01.4    1.2
[03/23 21:51:46     31s] [ FullDelayCalc          ]      1   0:00:00.5  (  27.3 % )     0:00:00.5 /  0:00:00.8    1.4
[03/23 21:51:46     31s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    2.0
[03/23 21:51:46     31s] [ GenerateReports        ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.1    0.9
[03/23 21:51:46     31s] [ MISC                   ]          0:00:00.5  (  23.6 % )     0:00:00.5 /  0:00:00.5    1.1
[03/23 21:51:46     31s] ---------------------------------------------------------------------------------------------
[03/23 21:51:46     31s]  timeDesign #1 TOTAL                0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:02.3    1.2
[03/23 21:51:46     31s] ---------------------------------------------------------------------------------------------
[03/23 21:51:46     31s] 
[03/23 21:51:46     32s] <CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 21:51:46     32s] **INFO: User settings:
[03/23 21:51:46     32s] setDesignMode -process                      130
[03/23 21:51:46     32s] setExtractRCMode -coupling_c_th             0.4
[03/23 21:51:46     32s] setExtractRCMode -relative_c_th             1
[03/23 21:51:46     32s] setExtractRCMode -total_c_th                0
[03/23 21:51:46     32s] setDelayCalMode -enable_high_fanout         true
[03/23 21:51:46     32s] setDelayCalMode -engine                     aae
[03/23 21:51:46     32s] setDelayCalMode -ignoreNetLoad              false
[03/23 21:51:46     32s] setDelayCalMode -socv_accuracy_mode         low
[03/23 21:51:46     32s] setOptMode -addInst                         true
[03/23 21:51:46     32s] setOptMode -addInstancePrefix               PLACED
[03/23 21:51:46     32s] setOptMode -allEndPoints                    true
[03/23 21:51:46     32s] setOptMode -drcMargin                       0.1
[03/23 21:51:46     32s] setOptMode -effort                          high
[03/23 21:51:46     32s] setOptMode -fixDrc                          true
[03/23 21:51:46     32s] setOptMode -fixFanoutLoad                   true
[03/23 21:51:46     32s] setOptMode -holdTargetSlack                 0.05
[03/23 21:51:46     32s] setOptMode -maxLength                       1000
[03/23 21:51:46     32s] setOptMode -restruct                        false
[03/23 21:51:46     32s] setOptMode -setupTargetSlack                0.05
[03/23 21:51:46     32s] setOptMode -usefulSkew                      false
[03/23 21:51:46     32s] setPlaceMode -place_global_max_density      0.8
[03/23 21:51:46     32s] setPlaceMode -place_global_uniform_density  true
[03/23 21:51:46     32s] setPlaceMode -timingDriven                  true
[03/23 21:51:46     32s] setAnalysisMode -analysisType               single
[03/23 21:51:46     32s] setAnalysisMode -checkType                  setup
[03/23 21:51:46     32s] setAnalysisMode -clkSrcPath                 false
[03/23 21:51:46     32s] setAnalysisMode -clockPropagation           forcedIdeal
[03/23 21:51:46     32s] 
[03/23 21:51:46     32s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:32.0/0:02:10.3 (0.2), mem = 2065.4M
[03/23 21:51:46     32s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/23 21:51:46     32s] *** Starting GigaPlace ***
[03/23 21:51:46     32s] #optDebug: fT-E <X 2 3 1 0>
[03/23 21:51:46     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2065.4M, EPOCH TIME: 1679622706.737042
[03/23 21:51:46     32s] Processing tracks to init pin-track alignment.
[03/23 21:51:46     32s] z: 2, totalTracks: 1
[03/23 21:51:46     32s] z: 4, totalTracks: 1
[03/23 21:51:46     32s] z: 6, totalTracks: 1
[03/23 21:51:46     32s] z: 8, totalTracks: 1
[03/23 21:51:46     32s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:46     32s] All LLGs are deleted
[03/23 21:51:46     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2065.4M, EPOCH TIME: 1679622706.741201
[03/23 21:51:46     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2065.0M, EPOCH TIME: 1679622706.741599
[03/23 21:51:46     32s] # Building PE_top llgBox search-tree.
[03/23 21:51:46     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2065.0M, EPOCH TIME: 1679622706.742280
[03/23 21:51:46     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2129.0M, EPOCH TIME: 1679622706.745058
[03/23 21:51:46     32s] Max number of tech site patterns supported in site array is 256.
[03/23 21:51:46     32s] Core basic site is IBM13SITE
[03/23 21:51:46     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2129.0M, EPOCH TIME: 1679622706.760737
[03/23 21:51:46     32s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:51:46     32s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 21:51:46     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:2161.0M, EPOCH TIME: 1679622706.766545
[03/23 21:51:46     32s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 21:51:46     32s] SiteArray: use 413,696 bytes
[03/23 21:51:46     32s] SiteArray: current memory after site array memory allocation 2161.4M
[03/23 21:51:46     32s] SiteArray: FP blocked sites are writable
[03/23 21:51:46     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:51:46     32s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2129.4M, EPOCH TIME: 1679622706.771362
[03/23 21:51:46     32s] Process 3446 wires and vias for routing blockage analysis
[03/23 21:51:46     32s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.015, REAL:0.007, MEM:2161.4M, EPOCH TIME: 1679622706.778611
[03/23 21:51:46     32s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 21:51:46     32s] Atter site array init, number of instance map data is 0.
[03/23 21:51:46     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.044, REAL:0.035, MEM:2161.4M, EPOCH TIME: 1679622706.779910
[03/23 21:51:46     32s] 
[03/23 21:51:46     32s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:46     32s] OPERPROF:     Starting CMU at level 3, MEM:2161.4M, EPOCH TIME: 1679622706.780798
[03/23 21:51:46     32s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2161.4M, EPOCH TIME: 1679622706.781350
[03/23 21:51:46     32s] 
[03/23 21:51:46     32s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:51:46     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.041, MEM:2065.4M, EPOCH TIME: 1679622706.783302
[03/23 21:51:46     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2065.4M, EPOCH TIME: 1679622706.783463
[03/23 21:51:46     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2065.4M, EPOCH TIME: 1679622706.785778
[03/23 21:51:46     32s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2065.4MB).
[03/23 21:51:46     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.061, REAL:0.051, MEM:2065.4M, EPOCH TIME: 1679622706.787837
[03/23 21:51:46     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2065.4M, EPOCH TIME: 1679622706.787904
[03/23 21:51:46     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     32s] All LLGs are deleted
[03/23 21:51:46     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:46     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2065.4M, EPOCH TIME: 1679622706.789729
[03/23 21:51:46     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2065.4M, EPOCH TIME: 1679622706.790034
[03/23 21:51:46     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.003, MEM:2065.4M, EPOCH TIME: 1679622706.790789
[03/23 21:51:46     32s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:32.1/0:02:10.3 (0.2), mem = 2065.4M
[03/23 21:51:46     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 21:51:46     32s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 716, percentage of missing scan cell = 0.00% (0 / 716)
[03/23 21:51:46     32s] no activity file in design. spp won't run.
[03/23 21:51:46     32s] #Start colorize_geometry on Thu Mar 23 21:51:46 2023
[03/23 21:51:46     32s] #
[03/23 21:51:46     32s] ### Time Record (colorize_geometry) is installed.
[03/23 21:51:46     32s] ### Time Record (Pre Callback) is installed.
[03/23 21:51:46     32s] ### Time Record (Pre Callback) is uninstalled.
[03/23 21:51:46     32s] ### Time Record (DB Import) is installed.
[03/23 21:51:46     32s] #create default rule from bind_ndr_rule rule=0x7f1ba1f78480 0x7f1b33fd6018
[03/23 21:51:47     32s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=1144108932 pin_access=1 inst_pattern=1
[03/23 21:51:47     32s] ### Time Record (DB Import) is uninstalled.
[03/23 21:51:47     32s] ### Time Record (DB Export) is installed.
[03/23 21:51:47     32s] Extracting standard cell pins and blockage ...... 
[03/23 21:51:47     32s] Pin and blockage extraction finished
[03/23 21:51:47     32s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=1144108932 pin_access=1 inst_pattern=1
[03/23 21:51:47     32s] ### Time Record (DB Export) is uninstalled.
[03/23 21:51:47     32s] ### Time Record (Post Callback) is installed.
[03/23 21:51:47     32s] ### Time Record (Post Callback) is uninstalled.
[03/23 21:51:47     32s] #
[03/23 21:51:47     32s] #colorize_geometry statistics:
[03/23 21:51:47     32s] #Cpu time = 00:00:00
[03/23 21:51:47     32s] #Elapsed time = 00:00:00
[03/23 21:51:47     32s] #Increased memory = 24.93 (MB)
[03/23 21:51:47     32s] #Total memory = 1695.16 (MB)
[03/23 21:51:47     32s] #Peak memory = 1808.71 (MB)
[03/23 21:51:47     32s] #Number of warnings = 0
[03/23 21:51:47     32s] #Total number of warnings = 4
[03/23 21:51:47     32s] #Number of fails = 0
[03/23 21:51:47     32s] #Total number of fails = 0
[03/23 21:51:47     32s] #Complete colorize_geometry on Thu Mar 23 21:51:47 2023
[03/23 21:51:47     32s] #
[03/23 21:51:47     32s] ### Time Record (colorize_geometry) is uninstalled.
[03/23 21:51:47     32s] ### 
[03/23 21:51:47     32s] ###   Scalability Statistics
[03/23 21:51:47     32s] ### 
[03/23 21:51:47     32s] ### ------------------------+----------------+----------------+----------------+
[03/23 21:51:47     32s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/23 21:51:47     32s] ### ------------------------+----------------+----------------+----------------+
[03/23 21:51:47     32s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/23 21:51:47     32s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/23 21:51:47     32s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/23 21:51:47     32s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/23 21:51:47     32s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/23 21:51:47     32s] ### ------------------------+----------------+----------------+----------------+
[03/23 21:51:47     32s] ### 
[03/23 21:51:47     32s] {MMLU 0 0 2714}
[03/23 21:51:47     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.5 mem=2081.4M
[03/23 21:51:47     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.5 mem=2081.4M
[03/23 21:51:47     32s] *** Start deleteBufferTree ***
[03/23 21:51:47     32s] Info: Detect buffers to remove automatically.
[03/23 21:51:47     32s] Analyzing netlist ...
[03/23 21:51:47     32s] Updating netlist
[03/23 21:51:47     32s] 
[03/23 21:51:47     32s] *summary: 105 instances (buffers/inverters) removed
[03/23 21:51:47     32s] *** Finish deleteBufferTree (0:00:00.2) ***
[03/23 21:51:47     32s] 
[03/23 21:51:47     32s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:51:47     32s] 
[03/23 21:51:47     32s] TimeStamp Deleting Cell Server End ...
[03/23 21:51:47     32s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 21:51:47     32s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:51:47     32s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2100.7M, EPOCH TIME: 1679622707.445985
[03/23 21:51:47     32s] Deleted 0 physical inst  (cell - / prefix -).
[03/23 21:51:47     32s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2100.7M, EPOCH TIME: 1679622707.446199
[03/23 21:51:47     32s] INFO: #ExclusiveGroups=0
[03/23 21:51:47     32s] INFO: There are no Exclusive Groups.
[03/23 21:51:47     32s] No user-set net weight.
[03/23 21:51:47     32s] Net fanout histogram:
[03/23 21:51:47     32s] 2		: 1403 (53.5%) nets
[03/23 21:51:47     32s] 3		: 737 (28.1%) nets
[03/23 21:51:47     32s] 4     -	14	: 452 (17.2%) nets
[03/23 21:51:47     32s] 15    -	39	: 28 (1.1%) nets
[03/23 21:51:47     32s] 40    -	79	: 0 (0.0%) nets
[03/23 21:51:47     32s] 80    -	159	: 1 (0.0%) nets
[03/23 21:51:47     32s] 160   -	319	: 0 (0.0%) nets
[03/23 21:51:47     32s] 320   -	639	: 0 (0.0%) nets
[03/23 21:51:47     32s] 640   -	1279	: 1 (0.0%) nets
[03/23 21:51:47     32s] 1280  -	2559	: 0 (0.0%) nets
[03/23 21:51:47     32s] 2560  -	5119	: 0 (0.0%) nets
[03/23 21:51:47     32s] 5120+		: 0 (0.0%) nets
[03/23 21:51:47     32s] **WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
[03/23 21:51:47     32s] no activity file in design. spp won't run.
[03/23 21:51:47     32s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/23 21:51:47     32s] Scan chains were not defined.
[03/23 21:51:47     32s] Processing tracks to init pin-track alignment.
[03/23 21:51:47     32s] z: 2, totalTracks: 1
[03/23 21:51:47     32s] z: 4, totalTracks: 1
[03/23 21:51:47     32s] z: 6, totalTracks: 1
[03/23 21:51:47     32s] z: 8, totalTracks: 1
[03/23 21:51:47     32s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:47     32s] All LLGs are deleted
[03/23 21:51:47     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:47     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:47     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2100.7M, EPOCH TIME: 1679622707.454134
[03/23 21:51:47     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2100.7M, EPOCH TIME: 1679622707.454444
[03/23 21:51:47     32s] #std cell=2555 (0 fixed + 2555 movable) #buf cell=0 #inv cell=209 #block=0 (0 floating + 0 preplaced)
[03/23 21:51:47     32s] #ioInst=0 #net=2622 #term=9384 #term/net=3.58, #fixedIo=68, #floatIo=0, #fixedPin=0, #floatPin=68
[03/23 21:51:47     32s] stdCell: 2555 single + 0 double + 0 multi
[03/23 21:51:47     32s] Total standard cell length = 10.3416 (mm), area = 0.0372 (mm^2)
[03/23 21:51:47     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2100.7M, EPOCH TIME: 1679622707.455877
[03/23 21:51:47     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:47     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:47     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2180.7M, EPOCH TIME: 1679622707.458846
[03/23 21:51:47     32s] Max number of tech site patterns supported in site array is 256.
[03/23 21:51:47     32s] Core basic site is IBM13SITE
[03/23 21:51:47     32s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2180.7M, EPOCH TIME: 1679622707.474361
[03/23 21:51:47     32s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:51:47     32s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 21:51:47     32s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.005, MEM:2196.7M, EPOCH TIME: 1679622707.479477
[03/23 21:51:47     32s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 21:51:47     32s] SiteArray: use 413,696 bytes
[03/23 21:51:47     32s] SiteArray: current memory after site array memory allocation 2196.7M
[03/23 21:51:47     32s] SiteArray: FP blocked sites are writable
[03/23 21:51:47     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:51:47     32s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2164.7M, EPOCH TIME: 1679622707.483289
[03/23 21:51:47     32s] Process 3446 wires and vias for routing blockage analysis
[03/23 21:51:47     32s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.012, REAL:0.005, MEM:2196.7M, EPOCH TIME: 1679622707.488325
[03/23 21:51:47     32s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 21:51:47     32s] Atter site array init, number of instance map data is 0.
[03/23 21:51:47     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.043, REAL:0.031, MEM:2196.7M, EPOCH TIME: 1679622707.489394
[03/23 21:51:47     32s] 
[03/23 21:51:47     32s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:47     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.048, REAL:0.036, MEM:2100.7M, EPOCH TIME: 1679622707.491581
[03/23 21:51:47     32s] 
[03/23 21:51:47     32s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:47     32s] Average module density = 0.338.
[03/23 21:51:47     32s] Density for the design = 0.338.
[03/23 21:51:47     32s]        = stdcell_area 25854 sites (37230 um^2) / alloc_area 76505 sites (110167 um^2).
[03/23 21:51:47     32s] Pin Density = 0.1227.
[03/23 21:51:47     32s]             = total # of pins 9384 / total area 76505.
[03/23 21:51:47     32s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2100.7M, EPOCH TIME: 1679622707.493086
[03/23 21:51:47     32s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.001, MEM:2100.7M, EPOCH TIME: 1679622707.493643
[03/23 21:51:47     32s] OPERPROF: Starting pre-place ADS at level 1, MEM:2100.7M, EPOCH TIME: 1679622707.493814
[03/23 21:51:47     32s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2100.7M, EPOCH TIME: 1679622707.495456
[03/23 21:51:47     32s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2100.7M, EPOCH TIME: 1679622707.495537
[03/23 21:51:47     32s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2100.7M, EPOCH TIME: 1679622707.495656
[03/23 21:51:47     32s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2100.7M, EPOCH TIME: 1679622707.495713
[03/23 21:51:47     32s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2100.7M, EPOCH TIME: 1679622707.495838
[03/23 21:51:47     32s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:2100.7M, EPOCH TIME: 1679622707.496657
[03/23 21:51:47     32s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2100.7M, EPOCH TIME: 1679622707.496725
[03/23 21:51:47     32s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2100.7M, EPOCH TIME: 1679622707.496930
[03/23 21:51:47     32s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:2100.7M, EPOCH TIME: 1679622707.496987
[03/23 21:51:47     32s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.002, REAL:0.002, MEM:2100.7M, EPOCH TIME: 1679622707.497103
[03/23 21:51:47     32s] ADSU 0.338 -> 0.352. site 76505.000 -> 73394.600. GS 28.800
[03/23 21:51:47     32s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.006, REAL:0.006, MEM:2100.7M, EPOCH TIME: 1679622707.499493
[03/23 21:51:47     32s] OPERPROF: Starting spMPad at level 1, MEM:2089.7M, EPOCH TIME: 1679622707.501325
[03/23 21:51:47     32s] OPERPROF:   Starting spContextMPad at level 2, MEM:2089.7M, EPOCH TIME: 1679622707.501677
[03/23 21:51:47     32s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2089.7M, EPOCH TIME: 1679622707.501754
[03/23 21:51:47     32s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2089.7M, EPOCH TIME: 1679622707.501843
[03/23 21:51:47     32s] MP  (2555): mp=1.230. U=0.352.
[03/23 21:51:47     32s] InitP A=43870.870, MA=5940.454.
[03/23 21:51:47     32s] Initial padding reaches pin density 0.185 for top
[03/23 21:51:47     32s] InitPadU 0.352 -> 0.838 for top
[03/23 21:51:47     32s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[03/23 21:51:47     32s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2089.7M, EPOCH TIME: 1679622707.507967
[03/23 21:51:47     32s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:2089.7M, EPOCH TIME: 1679622707.508810
[03/23 21:51:47     32s] === lastAutoLevel = 8 
[03/23 21:51:47     32s] OPERPROF: Starting spInitNetWt at level 1, MEM:2089.7M, EPOCH TIME: 1679622707.511530
[03/23 21:51:47     32s] no activity file in design. spp won't run.
[03/23 21:51:47     32s] [spp] 0
[03/23 21:51:47     32s] [adp] 0:1:1:3
[03/23 21:51:47     32s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.001, REAL:0.001, MEM:2089.7M, EPOCH TIME: 1679622707.512305
[03/23 21:51:47     32s] Clock gating cells determined by native netlist tracing.
[03/23 21:51:47     32s] no activity file in design. spp won't run.
[03/23 21:51:47     32s] no activity file in design. spp won't run.
[03/23 21:51:47     32s] OPERPROF: Starting npMain at level 1, MEM:2089.7M, EPOCH TIME: 1679622707.513007
[03/23 21:51:48     32s] OPERPROF:   Starting npPlace at level 2, MEM:2217.7M, EPOCH TIME: 1679622708.522304
[03/23 21:51:48     32s] Iteration  1: Total net bbox = 2.874e+04 (1.04e+04 1.83e+04)
[03/23 21:51:48     32s]               Est.  stn bbox = 3.327e+04 (1.19e+04 2.14e+04)
[03/23 21:51:48     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2156.7M
[03/23 21:51:48     32s] Iteration  2: Total net bbox = 2.874e+04 (1.04e+04 1.83e+04)
[03/23 21:51:48     32s]               Est.  stn bbox = 3.327e+04 (1.19e+04 2.14e+04)
[03/23 21:51:48     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2156.7M
[03/23 21:51:48     32s] OPERPROF:     Starting InitSKP at level 3, MEM:2156.7M, EPOCH TIME: 1679622708.541069
[03/23 21:51:48     32s] 
[03/23 21:51:48     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:51:48     32s] TLC MultiMap info (StdDelay):
[03/23 21:51:48     32s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:51:48     32s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:51:48     32s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:51:48     32s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:51:48     32s]  Setting StdDelay to: 22.7ps
[03/23 21:51:48     32s] 
[03/23 21:51:48     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:51:48     32s] 
[03/23 21:51:48     32s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:51:48     32s] 
[03/23 21:51:48     32s] TimeStamp Deleting Cell Server End ...
[03/23 21:51:48     32s] 
[03/23 21:51:48     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:51:48     32s] TLC MultiMap info (StdDelay):
[03/23 21:51:48     32s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:51:48     32s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:51:48     32s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:51:48     32s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:51:48     32s]  Setting StdDelay to: 22.7ps
[03/23 21:51:48     32s] 
[03/23 21:51:48     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:51:49     33s] 
[03/23 21:51:49     33s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:51:49     33s] 
[03/23 21:51:49     33s] TimeStamp Deleting Cell Server End ...
[03/23 21:51:49     33s] 
[03/23 21:51:49     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:51:49     33s] TLC MultiMap info (StdDelay):
[03/23 21:51:49     33s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:51:49     33s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:51:49     33s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:51:49     33s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:51:49     33s]  Setting StdDelay to: 22.7ps
[03/23 21:51:49     33s] 
[03/23 21:51:49     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:51:49     34s] Edge Data Id : 30488 / 4294967295
[03/23 21:51:49     34s] Data Id : 21376 / 4294967295
[03/23 21:51:50     34s] *** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
[03/23 21:51:50     34s] OPERPROF:     Finished InitSKP at level 3, CPU:2.065, REAL:1.562, MEM:2521.1M, EPOCH TIME: 1679622710.103447
[03/23 21:51:50     35s] exp_mt_sequential is set from setPlaceMode option to 1
[03/23 21:51:50     35s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=6)
[03/23 21:51:50     35s] place_exp_mt_interval set to default 32
[03/23 21:51:50     35s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/23 21:51:50     35s] Iteration  3: Total net bbox = 2.805e+04 (1.28e+04 1.52e+04)
[03/23 21:51:50     35s]               Est.  stn bbox = 3.440e+04 (1.55e+04 1.89e+04)
[03/23 21:51:50     35s]               cpu = 0:00:02.5 real = 0:00:02.0 mem = 2739.6M
[03/23 21:51:50     36s] Iteration  4: Total net bbox = 3.842e+04 (1.94e+04 1.90e+04)
[03/23 21:51:50     36s]               Est.  stn bbox = 4.658e+04 (2.32e+04 2.34e+04)
[03/23 21:51:50     36s]               cpu = 0:00:01.0 real = 0:00:00.0 mem = 2777.5M
[03/23 21:51:50     36s] Iteration  5: Total net bbox = 3.842e+04 (1.94e+04 1.90e+04)
[03/23 21:51:50     36s]               Est.  stn bbox = 4.658e+04 (2.32e+04 2.34e+04)
[03/23 21:51:50     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2777.5M
[03/23 21:51:50     36s] OPERPROF:   Finished npPlace at level 2, CPU:3.549, REAL:2.142, MEM:2681.5M, EPOCH TIME: 1679622710.664470
[03/23 21:51:50     36s] OPERPROF: Finished npMain at level 1, CPU:3.569, REAL:3.154, MEM:2681.5M, EPOCH TIME: 1679622710.667420
[03/23 21:51:50     36s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2681.5M, EPOCH TIME: 1679622710.668713
[03/23 21:51:50     36s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 21:51:50     36s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.000, MEM:2681.5M, EPOCH TIME: 1679622710.669213
[03/23 21:51:50     36s] OPERPROF: Starting npMain at level 1, MEM:2681.5M, EPOCH TIME: 1679622710.669430
[03/23 21:51:50     36s] OPERPROF:   Starting npPlace at level 2, MEM:2745.5M, EPOCH TIME: 1679622710.683650
[03/23 21:51:51     37s] Iteration  6: Total net bbox = 5.975e+04 (3.16e+04 2.81e+04)
[03/23 21:51:51     37s]               Est.  stn bbox = 7.307e+04 (3.86e+04 3.45e+04)
[03/23 21:51:51     37s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2836.5M
[03/23 21:51:51     37s] OPERPROF:   Finished npPlace at level 2, CPU:1.037, REAL:0.480, MEM:2772.5M, EPOCH TIME: 1679622711.163725
[03/23 21:51:51     37s] OPERPROF: Finished npMain at level 1, CPU:1.069, REAL:0.499, MEM:2676.5M, EPOCH TIME: 1679622711.168532
[03/23 21:51:51     37s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2676.5M, EPOCH TIME: 1679622711.168969
[03/23 21:51:51     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 21:51:51     37s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2676.5M, EPOCH TIME: 1679622711.169341
[03/23 21:51:51     37s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2676.5M, EPOCH TIME: 1679622711.169467
[03/23 21:51:51     37s] Starting Early Global Route rough congestion estimation: mem = 2676.5M
[03/23 21:51:51     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:51:51     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:51:51     37s] (I)      ================== Layers ==================
[03/23 21:51:51     37s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:51     37s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:51:51     37s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:51     37s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:51:51     37s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:51:51     37s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:51:51     37s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:51:51     37s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:51:51     37s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:51:51     37s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:51:51     37s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:51:51     37s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:51:51     37s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:51:51     37s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:51:51     37s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:51:51     37s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:51:51     37s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:51:51     37s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:51:51     37s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:51:51     37s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:51     37s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:51:51     37s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:51     37s] (I)      Started Import and model ( Curr Mem: 2676.49 MB )
[03/23 21:51:51     37s] (I)      Default pattern map key = PE_top_default.
[03/23 21:51:51     37s] (I)      == Non-default Options ==
[03/23 21:51:51     37s] (I)      Print mode                                         : 2
[03/23 21:51:51     37s] (I)      Stop if highly congested                           : false
[03/23 21:51:51     37s] (I)      Maximum routing layer                              : 4
[03/23 21:51:51     37s] (I)      Assign partition pins                              : false
[03/23 21:51:51     37s] (I)      Support large GCell                                : true
[03/23 21:51:51     37s] (I)      Number of threads                                  : 6
[03/23 21:51:51     37s] (I)      Number of rows per GCell                           : 6
[03/23 21:51:51     37s] (I)      Max num rows per GCell                             : 32
[03/23 21:51:51     37s] (I)      Method to set GCell size                           : row
[03/23 21:51:51     37s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:51:51     37s] (I)      Use row-based GCell size
[03/23 21:51:51     37s] (I)      Use row-based GCell align
[03/23 21:51:51     37s] (I)      layer 0 area = 89000
[03/23 21:51:51     37s] (I)      layer 1 area = 120000
[03/23 21:51:51     37s] (I)      layer 2 area = 120000
[03/23 21:51:51     37s] (I)      layer 3 area = 120000
[03/23 21:51:51     37s] (I)      GCell unit size   : 3600
[03/23 21:51:51     37s] (I)      GCell multiplier  : 6
[03/23 21:51:51     37s] (I)      GCell row height  : 3600
[03/23 21:51:51     37s] (I)      Actual row height : 3600
[03/23 21:51:51     37s] (I)      GCell align ref   : 7000 7000
[03/23 21:51:51     37s] [NR-eGR] Track table information for default rule: 
[03/23 21:51:51     37s] [NR-eGR] M1 has single uniform track structure
[03/23 21:51:51     37s] [NR-eGR] M2 has single uniform track structure
[03/23 21:51:51     37s] [NR-eGR] M3 has single uniform track structure
[03/23 21:51:51     37s] [NR-eGR] M4 has single uniform track structure
[03/23 21:51:51     37s] [NR-eGR] M5 has single uniform track structure
[03/23 21:51:51     37s] [NR-eGR] M6 has single uniform track structure
[03/23 21:51:51     37s] [NR-eGR] MQ has single uniform track structure
[03/23 21:51:51     37s] [NR-eGR] LM has single uniform track structure
[03/23 21:51:51     37s] (I)      ============== Default via ===============
[03/23 21:51:51     37s] (I)      +---+------------------+-----------------+
[03/23 21:51:51     37s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:51:51     37s] (I)      +---+------------------+-----------------+
[03/23 21:51:51     37s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:51:51     37s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:51:51     37s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:51:51     37s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:51:51     37s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:51:51     37s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:51:51     37s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:51:51     37s] (I)      +---+------------------+-----------------+
[03/23 21:51:51     37s] [NR-eGR] Read 5606 PG shapes
[03/23 21:51:51     37s] [NR-eGR] Read 0 clock shapes
[03/23 21:51:51     37s] [NR-eGR] Read 0 other shapes
[03/23 21:51:51     37s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:51:51     37s] [NR-eGR] #Instance Blockages : 0
[03/23 21:51:51     37s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:51:51     37s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:51:51     37s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:51:51     37s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:51:51     37s] [NR-eGR] #Other Blockages    : 0
[03/23 21:51:51     37s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:51:51     37s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 21:51:51     37s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 21:51:51     37s] (I)      early_global_route_priority property id does not exist.
[03/23 21:51:51     37s] (I)      Read Num Blocks=5606  Num Prerouted Wires=0  Num CS=0
[03/23 21:51:51     37s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 0
[03/23 21:51:51     37s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 0
[03/23 21:51:51     37s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 21:51:51     37s] (I)      Number of ignored nets                =      0
[03/23 21:51:51     37s] (I)      Number of connected nets              =      0
[03/23 21:51:51     37s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 21:51:51     37s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 21:51:51     37s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:51:51     37s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:51:51     37s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:51:51     37s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:51:51     37s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:51:51     37s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:51:51     37s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:51:51     37s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 21:51:51     37s] (I)      Ndr track 0 does not exist
[03/23 21:51:51     37s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:51:51     37s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:51:51     37s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:51:51     37s] (I)      Site width          :   400  (dbu)
[03/23 21:51:51     37s] (I)      Row height          :  3600  (dbu)
[03/23 21:51:51     37s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:51:51     37s] (I)      GCell width         : 21600  (dbu)
[03/23 21:51:51     37s] (I)      GCell height        : 21600  (dbu)
[03/23 21:51:51     37s] (I)      Grid                :    14    19     4
[03/23 21:51:51     37s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:51:51     37s] (I)      Vertical capacity   :     0 21600     0 21600
[03/23 21:51:51     37s] (I)      Horizontal capacity :     0     0 21600     0
[03/23 21:51:51     37s] (I)      Default wire width  :   160   200   200   200
[03/23 21:51:51     37s] (I)      Default wire space  :   160   200   200   200
[03/23 21:51:51     37s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:51:51     37s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:51:51     37s] (I)      First track coord   :   400   400   400   400
[03/23 21:51:51     37s] (I)      Num tracks per GCell: 67.50 54.00 54.00 54.00
[03/23 21:51:51     37s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:51:51     37s] (I)      Num of masks        :     1     1     1     1
[03/23 21:51:51     37s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:51:51     37s] (I)      --------------------------------------------------------
[03/23 21:51:51     37s] 
[03/23 21:51:51     37s] [NR-eGR] ============ Routing rule table ============
[03/23 21:51:51     37s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 21:51:51     37s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:51:51     37s] (I)                    Layer    2    3    4 
[03/23 21:51:51     37s] (I)                    Pitch  400  400  400 
[03/23 21:51:51     37s] (I)             #Used tracks    1    1    1 
[03/23 21:51:51     37s] (I)       #Fully used tracks    1    1    1 
[03/23 21:51:51     37s] [NR-eGR] ========================================
[03/23 21:51:51     37s] [NR-eGR] 
[03/23 21:51:51     37s] (I)      =============== Blocked Tracks ===============
[03/23 21:51:51     37s] (I)      +-------+---------+----------+---------------+
[03/23 21:51:51     37s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:51:51     37s] (I)      +-------+---------+----------+---------------+
[03/23 21:51:51     37s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:51:51     37s] (I)      |     2 |   14231 |     4146 |        29.13% |
[03/23 21:51:51     37s] (I)      |     3 |   13986 |    13944 |        99.70% |
[03/23 21:51:51     37s] (I)      |     4 |   14231 |    13446 |        94.48% |
[03/23 21:51:51     37s] (I)      +-------+---------+----------+---------------+
[03/23 21:51:51     37s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2676.49 MB )
[03/23 21:51:51     37s] (I)      Reset routing kernel
[03/23 21:51:51     37s] (I)      numLocalWires=8618  numGlobalNetBranches=2442  numLocalNetBranches=1884
[03/23 21:51:51     37s] (I)      totalPins=9384  totalGlobalPin=3722 (39.66%)
[03/23 21:51:51     37s] (I)      total 2D Cap : 33167 = (9691 H, 23476 V)
[03/23 21:51:51     37s] (I)      
[03/23 21:51:51     37s] (I)      ============  Phase 1a Route ============
[03/23 21:51:51     37s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 21:51:51     37s] (I)      Usage: 3278 = (1728 H, 1550 V) = (17.83% H, 6.60% V) = (3.732e+04um H, 3.348e+04um V)
[03/23 21:51:51     37s] (I)      
[03/23 21:51:51     37s] (I)      ============  Phase 1b Route ============
[03/23 21:51:51     37s] (I)      Usage: 3278 = (1728 H, 1550 V) = (17.83% H, 6.60% V) = (3.732e+04um H, 3.348e+04um V)
[03/23 21:51:51     37s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/23 21:51:51     37s] 
[03/23 21:51:51     37s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/23 21:51:51     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:51:51     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:51:51     37s] Finished Early Global Route rough congestion estimation: mem = 2676.5M
[03/23 21:51:51     37s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.055, REAL:0.056, MEM:2676.5M, EPOCH TIME: 1679622711.225908
[03/23 21:51:51     37s] earlyGlobalRoute rough estimation gcell size 6 row height
[03/23 21:51:51     37s] OPERPROF: Starting CDPad at level 1, MEM:2676.5M, EPOCH TIME: 1679622711.226081
[03/23 21:51:51     37s] CDPadU 0.838 -> 0.838. R=0.352, N=2555, GS=21.600
[03/23 21:51:51     37s] OPERPROF: Finished CDPad at level 1, CPU:0.026, REAL:0.014, MEM:2676.5M, EPOCH TIME: 1679622711.239897
[03/23 21:51:51     37s] OPERPROF: Starting npMain at level 1, MEM:2676.5M, EPOCH TIME: 1679622711.240399
[03/23 21:51:51     37s] OPERPROF:   Starting npPlace at level 2, MEM:2740.5M, EPOCH TIME: 1679622711.260987
[03/23 21:51:51     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.043, REAL:0.031, MEM:2770.5M, EPOCH TIME: 1679622711.291513
[03/23 21:51:51     37s] OPERPROF: Finished npMain at level 1, CPU:0.075, REAL:0.056, MEM:2674.5M, EPOCH TIME: 1679622711.296841
[03/23 21:51:51     37s] Global placement CDP skipped at cutLevel 7.
[03/23 21:51:51     37s] Iteration  7: Total net bbox = 6.171e+04 (3.31e+04 2.86e+04)
[03/23 21:51:51     37s]               Est.  stn bbox = 7.506e+04 (4.01e+04 3.49e+04)
[03/23 21:51:51     37s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2674.5M
[03/23 21:51:51     37s] Iteration  8: Total net bbox = 6.171e+04 (3.31e+04 2.86e+04)
[03/23 21:51:51     37s]               Est.  stn bbox = 7.506e+04 (4.01e+04 3.49e+04)
[03/23 21:51:51     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2674.5M
[03/23 21:51:51     37s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2674.5M, EPOCH TIME: 1679622711.302021
[03/23 21:51:51     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 21:51:51     37s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2674.5M, EPOCH TIME: 1679622711.302233
[03/23 21:51:51     37s] Legalizing MH Cells... 0 / 0 (level 8)
[03/23 21:51:51     37s] No instances found in the vector
[03/23 21:51:51     37s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2674.5M, DRC: 0)
[03/23 21:51:51     37s] 0 (out of 0) MH cells were successfully legalized.
[03/23 21:51:51     37s] OPERPROF: Starting npMain at level 1, MEM:2674.5M, EPOCH TIME: 1679622711.302565
[03/23 21:51:51     37s] OPERPROF:   Starting npPlace at level 2, MEM:2738.5M, EPOCH TIME: 1679622711.324305
[03/23 21:51:52     41s] Iteration  9: Total net bbox = 6.848e+04 (3.29e+04 3.56e+04)
[03/23 21:51:52     41s]               Est.  stn bbox = 8.278e+04 (4.01e+04 4.27e+04)
[03/23 21:51:52     41s]               cpu = 0:00:01.9 real = 0:00:00.0 mem = 2866.5M
[03/23 21:51:52     41s] GP RA stats: MHOnly 0 nrInst 2555 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/23 21:51:53     42s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2962.5M, EPOCH TIME: 1679622713.091269
[03/23 21:51:53     42s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2962.5M, EPOCH TIME: 1679622713.091380
[03/23 21:51:53     42s] Iteration 10: Total net bbox = 6.716e+04 (3.19e+04 3.52e+04)
[03/23 21:51:53     42s]               Est.  stn bbox = 8.104e+04 (3.88e+04 4.23e+04)
[03/23 21:51:53     42s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2866.5M
[03/23 21:51:53     42s] OPERPROF:   Finished npPlace at level 2, CPU:4.773, REAL:1.770, MEM:2770.5M, EPOCH TIME: 1679622713.094497
[03/23 21:51:53     42s] OPERPROF: Finished npMain at level 1, CPU:4.805, REAL:1.797, MEM:2674.5M, EPOCH TIME: 1679622713.099089
[03/23 21:51:53     42s] Iteration 11: Total net bbox = 6.960e+04 (3.42e+04 3.54e+04)
[03/23 21:51:53     42s]               Est.  stn bbox = 8.353e+04 (4.10e+04 4.25e+04)
[03/23 21:51:53     42s]               cpu = 0:00:04.8 real = 0:00:02.0 mem = 2674.5M
[03/23 21:51:53     42s] Iteration 12: Total net bbox = 6.960e+04 (3.42e+04 3.54e+04)
[03/23 21:51:53     42s]               Est.  stn bbox = 8.353e+04 (4.10e+04 4.25e+04)
[03/23 21:51:53     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2674.5M
[03/23 21:51:53     42s] [adp] clock
[03/23 21:51:53     42s] [adp] weight, nr nets, wire length
[03/23 21:51:53     42s] [adp]      0        1  659.072000
[03/23 21:51:53     42s] [adp] data
[03/23 21:51:53     42s] [adp] weight, nr nets, wire length
[03/23 21:51:53     42s] [adp]      0     2621  68938.630000
[03/23 21:51:53     42s] [adp] 0.000000|0.000000|0.000000
[03/23 21:51:53     42s] Iteration 13: Total net bbox = 6.960e+04 (3.42e+04 3.54e+04)
[03/23 21:51:53     42s]               Est.  stn bbox = 8.353e+04 (4.10e+04 4.25e+04)
[03/23 21:51:53     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2674.5M
[03/23 21:51:53     42s] Clear WL Bound Manager after Global Placement... 
[03/23 21:51:53     42s] Finished Global Placement (cpu=0:00:09.6, real=0:00:06.0, mem=2674.5M)
[03/23 21:51:53     42s] Placement multithread real runtime: 0:00:06.0 with 6 threads.
[03/23 21:51:53     42s] Keep Tdgp Graph and DB for later use
[03/23 21:51:53     42s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[03/23 21:51:53     42s] Saved padding area to DB
[03/23 21:51:53     42s] All LLGs are deleted
[03/23 21:51:53     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2674.5M, EPOCH TIME: 1679622713.109164
[03/23 21:51:53     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2674.5M, EPOCH TIME: 1679622713.109411
[03/23 21:51:53     42s] Solver runtime cpu: 0:00:06.7 real: 0:00:02.4
[03/23 21:51:53     42s] Core Placement runtime cpu: 0:00:09.5 real: 0:00:06.0
[03/23 21:51:53     42s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 21:51:53     42s] Type 'man IMPSP-9025' for more detail.
[03/23 21:51:53     42s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2674.5M, EPOCH TIME: 1679622713.110710
[03/23 21:51:53     42s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2674.5M, EPOCH TIME: 1679622713.110832
[03/23 21:51:53     42s] Processing tracks to init pin-track alignment.
[03/23 21:51:53     42s] z: 2, totalTracks: 1
[03/23 21:51:53     42s] z: 4, totalTracks: 1
[03/23 21:51:53     42s] z: 6, totalTracks: 1
[03/23 21:51:53     42s] z: 8, totalTracks: 1
[03/23 21:51:53     42s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:53     42s] All LLGs are deleted
[03/23 21:51:53     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2674.5M, EPOCH TIME: 1679622713.113771
[03/23 21:51:53     42s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2674.5M, EPOCH TIME: 1679622713.113996
[03/23 21:51:53     42s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2674.5M, EPOCH TIME: 1679622713.114488
[03/23 21:51:53     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2738.5M, EPOCH TIME: 1679622713.117529
[03/23 21:51:53     42s] Max number of tech site patterns supported in site array is 256.
[03/23 21:51:53     42s] Core basic site is IBM13SITE
[03/23 21:51:53     42s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2738.5M, EPOCH TIME: 1679622713.128590
[03/23 21:51:53     42s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:51:53     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:51:53     42s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.008, REAL:0.006, MEM:2770.5M, EPOCH TIME: 1679622713.134699
[03/23 21:51:53     42s] Fast DP-INIT is on for default
[03/23 21:51:53     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:51:53     42s] Atter site array init, number of instance map data is 0.
[03/23 21:51:53     42s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.022, REAL:0.019, MEM:2770.5M, EPOCH TIME: 1679622713.136915
[03/23 21:51:53     42s] 
[03/23 21:51:53     42s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:53     42s] OPERPROF:       Starting CMU at level 4, MEM:2770.5M, EPOCH TIME: 1679622713.137694
[03/23 21:51:53     42s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.007, MEM:2770.5M, EPOCH TIME: 1679622713.145149
[03/23 21:51:53     42s] 
[03/23 21:51:53     42s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:51:53     42s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.038, REAL:0.033, MEM:2674.5M, EPOCH TIME: 1679622713.147223
[03/23 21:51:53     42s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2674.5M, EPOCH TIME: 1679622713.147376
[03/23 21:51:53     42s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.004, MEM:2674.5M, EPOCH TIME: 1679622713.151476
[03/23 21:51:53     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2674.5MB).
[03/23 21:51:53     42s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.048, REAL:0.043, MEM:2674.5M, EPOCH TIME: 1679622713.153793
[03/23 21:51:53     42s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.048, REAL:0.043, MEM:2674.5M, EPOCH TIME: 1679622713.153892
[03/23 21:51:53     42s] TDRefine: refinePlace mode is spiral
[03/23 21:51:53     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.1
[03/23 21:51:53     42s] OPERPROF: Starting RefinePlace at level 1, MEM:2674.5M, EPOCH TIME: 1679622713.154045
[03/23 21:51:53     42s] *** Starting refinePlace (0:00:42.5 mem=2674.5M) ***
[03/23 21:51:53     42s] Total net bbox length = 6.960e+04 (3.417e+04 3.543e+04) (ext = 2.914e+03)
[03/23 21:51:53     42s] 
[03/23 21:51:53     42s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:53     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:51:53     42s] (I)      Default pattern map key = PE_top_default.
[03/23 21:51:53     42s] (I)      Default pattern map key = PE_top_default.
[03/23 21:51:53     42s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2674.5M, EPOCH TIME: 1679622713.162923
[03/23 21:51:53     42s] Starting refinePlace ...
[03/23 21:51:53     42s] (I)      Default pattern map key = PE_top_default.
[03/23 21:51:53     42s] (I)      Default pattern map key = PE_top_default.
[03/23 21:51:53     42s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2738.5M, EPOCH TIME: 1679622713.175859
[03/23 21:51:53     42s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:51:53     42s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2738.5M, EPOCH TIME: 1679622713.176011
[03/23 21:51:53     42s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2738.5M, EPOCH TIME: 1679622713.176142
[03/23 21:51:53     42s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2738.5M, EPOCH TIME: 1679622713.176242
[03/23 21:51:53     42s] DDP markSite nrRow 107 nrJob 107
[03/23 21:51:53     42s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2738.5M, EPOCH TIME: 1679622713.176430
[03/23 21:51:53     42s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2738.5M, EPOCH TIME: 1679622713.176510
[03/23 21:51:53     42s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/23 21:51:53     42s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2738.5M, EPOCH TIME: 1679622713.178762
[03/23 21:51:53     42s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2738.5M, EPOCH TIME: 1679622713.178843
[03/23 21:51:53     42s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.000, MEM:2738.5M, EPOCH TIME: 1679622713.179207
[03/23 21:51:53     42s] ** Cut row section cpu time 0:00:00.0.
[03/23 21:51:53     42s]  ** Cut row section real time 0:00:00.0.
[03/23 21:51:53     42s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.001, MEM:2738.5M, EPOCH TIME: 1679622713.179343
[03/23 21:51:53     42s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 21:51:53     42s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2674.5MB) @(0:00:42.5 - 0:00:42.5).
[03/23 21:51:53     42s] Move report: preRPlace moves 2553 insts, mean move: 0.41 um, max move: 4.65 um 
[03/23 21:51:53     42s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U183): (162.84, 296.69) --> (165.80, 295.00)
[03/23 21:51:53     42s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI22X1TR
[03/23 21:51:53     42s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 21:51:53     42s] tweakage running in 6 threads.
[03/23 21:51:53     42s] Placement tweakage begins.
[03/23 21:51:53     42s] wire length = 8.903e+04
[03/23 21:51:53     42s] wire length = 8.536e+04
[03/23 21:51:53     42s] Placement tweakage ends.
[03/23 21:51:53     42s] Move report: tweak moves 143 insts, mean move: 5.94 um, max move: 24.00 um 
[03/23 21:51:53     42s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U97): (25.40, 57.40) --> (27.80, 35.80)
[03/23 21:51:53     42s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=2674.5MB) @(0:00:42.5 - 0:00:42.8).
[03/23 21:51:53     42s] 
[03/23 21:51:53     42s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:51:53     42s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:51:53     42s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 21:51:53     42s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:51:53     42s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2674.5MB) @(0:00:42.8 - 0:00:42.9).
[03/23 21:51:53     42s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:51:53     42s] Move report: Detail placement moves 2553 insts, mean move: 0.70 um, max move: 23.76 um 
[03/23 21:51:53     42s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U200): (27.64, 35.88) --> (25.40, 57.40)
[03/23 21:51:53     42s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2674.5MB
[03/23 21:51:53     42s] Statistics of distance of Instance movement in refine placement:
[03/23 21:51:53     42s]   maximum (X+Y) =        23.76 um
[03/23 21:51:53     42s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U200) with max move: (27.644, 35.885) -> (25.4, 57.4)
[03/23 21:51:53     42s]   mean    (X+Y) =         0.70 um
[03/23 21:51:53     42s] Total instances flipped for legalization: 1
[03/23 21:51:53     42s] Summary Report:
[03/23 21:51:53     42s] Instances move: 2553 (out of 2555 movable)
[03/23 21:51:53     42s] Instances flipped: 1
[03/23 21:51:53     42s] Mean displacement: 0.70 um
[03/23 21:51:53     42s] Max displacement: 23.76 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U200) (27.644, 35.885) -> (25.4, 57.4)
[03/23 21:51:53     42s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2X1TR
[03/23 21:51:53     42s] Total instances moved : 2553
[03/23 21:51:53     42s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.437, REAL:0.251, MEM:2674.5M, EPOCH TIME: 1679622713.414187
[03/23 21:51:53     42s] Total net bbox length = 6.683e+04 (3.122e+04 3.561e+04) (ext = 2.911e+03)
[03/23 21:51:53     42s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2674.5MB
[03/23 21:51:53     42s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2674.5MB) @(0:00:42.5 - 0:00:42.9).
[03/23 21:51:53     42s] *** Finished refinePlace (0:00:42.9 mem=2674.5M) ***
[03/23 21:51:53     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.1
[03/23 21:51:53     42s] OPERPROF: Finished RefinePlace at level 1, CPU:0.447, REAL:0.261, MEM:2674.5M, EPOCH TIME: 1679622713.415379
[03/23 21:51:53     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2674.5M, EPOCH TIME: 1679622713.415465
[03/23 21:51:53     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/23 21:51:53     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] All LLGs are deleted
[03/23 21:51:53     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2674.5M, EPOCH TIME: 1679622713.417787
[03/23 21:51:53     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2674.5M, EPOCH TIME: 1679622713.418047
[03/23 21:51:53     42s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.005, MEM:2674.5M, EPOCH TIME: 1679622713.420784
[03/23 21:51:53     42s] *** Finished Initial Placement (cpu=0:00:10.2, real=0:00:06.0, mem=2674.5M) ***
[03/23 21:51:53     42s] Processing tracks to init pin-track alignment.
[03/23 21:51:53     42s] z: 2, totalTracks: 1
[03/23 21:51:53     42s] z: 4, totalTracks: 1
[03/23 21:51:53     42s] z: 6, totalTracks: 1
[03/23 21:51:53     42s] z: 8, totalTracks: 1
[03/23 21:51:53     42s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:53     42s] All LLGs are deleted
[03/23 21:51:53     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2674.5M, EPOCH TIME: 1679622713.424930
[03/23 21:51:53     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2674.5M, EPOCH TIME: 1679622713.425227
[03/23 21:51:53     42s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2674.5M, EPOCH TIME: 1679622713.425701
[03/23 21:51:53     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2754.5M, EPOCH TIME: 1679622713.428644
[03/23 21:51:53     42s] Max number of tech site patterns supported in site array is 256.
[03/23 21:51:53     42s] Core basic site is IBM13SITE
[03/23 21:51:53     42s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2754.5M, EPOCH TIME: 1679622713.437700
[03/23 21:51:53     42s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:51:53     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:51:53     42s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.004, MEM:2770.5M, EPOCH TIME: 1679622713.441319
[03/23 21:51:53     42s] Fast DP-INIT is on for default
[03/23 21:51:53     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:51:53     42s] Atter site array init, number of instance map data is 0.
[03/23 21:51:53     42s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2770.5M, EPOCH TIME: 1679622713.446580
[03/23 21:51:53     42s] 
[03/23 21:51:53     42s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:53     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:2674.5M, EPOCH TIME: 1679622713.448886
[03/23 21:51:53     42s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2674.5M, EPOCH TIME: 1679622713.450279
[03/23 21:51:53     42s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2674.5M, EPOCH TIME: 1679622713.450984
[03/23 21:51:53     42s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.005, REAL:0.005, MEM:2674.5M, EPOCH TIME: 1679622713.455918
[03/23 21:51:53     42s] default core: bins with density > 0.750 =  0.00 % ( 0 / 88 )
[03/23 21:51:53     42s] Density distribution unevenness ratio = 12.868%
[03/23 21:51:53     42s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.006, REAL:0.006, MEM:2674.5M, EPOCH TIME: 1679622713.456128
[03/23 21:51:53     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2674.5M, EPOCH TIME: 1679622713.456216
[03/23 21:51:53     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] All LLGs are deleted
[03/23 21:51:53     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2674.5M, EPOCH TIME: 1679622713.458875
[03/23 21:51:53     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2674.5M, EPOCH TIME: 1679622713.459142
[03/23 21:51:53     42s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.004, MEM:2674.5M, EPOCH TIME: 1679622713.460160
[03/23 21:51:53     43s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s] *** Start incrementalPlace ***
[03/23 21:51:53     43s] User Input Parameters:
[03/23 21:51:53     43s] - Congestion Driven    : On
[03/23 21:51:53     43s] - Timing Driven        : On
[03/23 21:51:53     43s] - Area-Violation Based : On
[03/23 21:51:53     43s] - Start Rollback Level : -5
[03/23 21:51:53     43s] - Legalized            : On
[03/23 21:51:53     43s] - Window Based         : Off
[03/23 21:51:53     43s] - eDen incr mode       : Off
[03/23 21:51:53     43s] - Small incr mode      : Off
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s] No Views given, use default active views for adaptive view pruning
[03/23 21:51:53     43s] SKP will enable view:
[03/23 21:51:53     43s]   setupAnalysis
[03/23 21:51:53     43s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2676.5M, EPOCH TIME: 1679622713.478185
[03/23 21:51:53     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:51:53     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:51:53     43s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.007, REAL:0.007, MEM:2676.5M, EPOCH TIME: 1679622713.484838
[03/23 21:51:53     43s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2676.5M, EPOCH TIME: 1679622713.484965
[03/23 21:51:53     43s] Starting Early Global Route congestion estimation: mem = 2676.5M
[03/23 21:51:53     43s] (I)      ================== Layers ==================
[03/23 21:51:53     43s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:53     43s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:51:53     43s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:53     43s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:51:53     43s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:51:53     43s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:51:53     43s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:51:53     43s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:51:53     43s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:51:53     43s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:51:53     43s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:51:53     43s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:51:53     43s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:51:53     43s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:51:53     43s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:51:53     43s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:51:53     43s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:51:53     43s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:51:53     43s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:51:53     43s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:53     43s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:51:53     43s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:53     43s] (I)      Started Import and model ( Curr Mem: 2676.49 MB )
[03/23 21:51:53     43s] (I)      Default pattern map key = PE_top_default.
[03/23 21:51:53     43s] (I)      == Non-default Options ==
[03/23 21:51:53     43s] (I)      Maximum routing layer                              : 4
[03/23 21:51:53     43s] (I)      Number of threads                                  : 6
[03/23 21:51:53     43s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 21:51:53     43s] (I)      Method to set GCell size                           : row
[03/23 21:51:53     43s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:51:53     43s] (I)      Use row-based GCell size
[03/23 21:51:53     43s] (I)      Use row-based GCell align
[03/23 21:51:53     43s] (I)      layer 0 area = 89000
[03/23 21:51:53     43s] (I)      layer 1 area = 120000
[03/23 21:51:53     43s] (I)      layer 2 area = 120000
[03/23 21:51:53     43s] (I)      layer 3 area = 120000
[03/23 21:51:53     43s] (I)      GCell unit size   : 3600
[03/23 21:51:53     43s] (I)      GCell multiplier  : 1
[03/23 21:51:53     43s] (I)      GCell row height  : 3600
[03/23 21:51:53     43s] (I)      Actual row height : 3600
[03/23 21:51:53     43s] (I)      GCell align ref   : 7000 7000
[03/23 21:51:53     43s] [NR-eGR] Track table information for default rule: 
[03/23 21:51:53     43s] [NR-eGR] M1 has single uniform track structure
[03/23 21:51:53     43s] [NR-eGR] M2 has single uniform track structure
[03/23 21:51:53     43s] [NR-eGR] M3 has single uniform track structure
[03/23 21:51:53     43s] [NR-eGR] M4 has single uniform track structure
[03/23 21:51:53     43s] [NR-eGR] M5 has single uniform track structure
[03/23 21:51:53     43s] [NR-eGR] M6 has single uniform track structure
[03/23 21:51:53     43s] [NR-eGR] MQ has single uniform track structure
[03/23 21:51:53     43s] [NR-eGR] LM has single uniform track structure
[03/23 21:51:53     43s] (I)      ============== Default via ===============
[03/23 21:51:53     43s] (I)      +---+------------------+-----------------+
[03/23 21:51:53     43s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:51:53     43s] (I)      +---+------------------+-----------------+
[03/23 21:51:53     43s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:51:53     43s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:51:53     43s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:51:53     43s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:51:53     43s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:51:53     43s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:51:53     43s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:51:53     43s] (I)      +---+------------------+-----------------+
[03/23 21:51:53     43s] [NR-eGR] Read 5606 PG shapes
[03/23 21:51:53     43s] [NR-eGR] Read 0 clock shapes
[03/23 21:51:53     43s] [NR-eGR] Read 0 other shapes
[03/23 21:51:53     43s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:51:53     43s] [NR-eGR] #Instance Blockages : 0
[03/23 21:51:53     43s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:51:53     43s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:51:53     43s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:51:53     43s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:51:53     43s] [NR-eGR] #Other Blockages    : 0
[03/23 21:51:53     43s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:51:53     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 21:51:53     43s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 21:51:53     43s] (I)      early_global_route_priority property id does not exist.
[03/23 21:51:53     43s] (I)      Read Num Blocks=5606  Num Prerouted Wires=0  Num CS=0
[03/23 21:51:53     43s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 0
[03/23 21:51:53     43s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 0
[03/23 21:51:53     43s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 21:51:53     43s] (I)      Number of ignored nets                =      0
[03/23 21:51:53     43s] (I)      Number of connected nets              =      0
[03/23 21:51:53     43s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 21:51:53     43s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 21:51:53     43s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:51:53     43s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:51:53     43s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:51:53     43s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:51:53     43s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:51:53     43s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:51:53     43s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:51:53     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 21:51:53     43s] (I)      Ndr track 0 does not exist
[03/23 21:51:53     43s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:51:53     43s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:51:53     43s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:51:53     43s] (I)      Site width          :   400  (dbu)
[03/23 21:51:53     43s] (I)      Row height          :  3600  (dbu)
[03/23 21:51:53     43s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:51:53     43s] (I)      GCell width         :  3600  (dbu)
[03/23 21:51:53     43s] (I)      GCell height        :  3600  (dbu)
[03/23 21:51:53     43s] (I)      Grid                :    83   111     4
[03/23 21:51:53     43s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:51:53     43s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:51:53     43s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:51:53     43s] (I)      Default wire width  :   160   200   200   200
[03/23 21:51:53     43s] (I)      Default wire space  :   160   200   200   200
[03/23 21:51:53     43s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:51:53     43s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:51:53     43s] (I)      First track coord   :   400   400   400   400
[03/23 21:51:53     43s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:51:53     43s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:51:53     43s] (I)      Num of masks        :     1     1     1     1
[03/23 21:51:53     43s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:51:53     43s] (I)      --------------------------------------------------------
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s] [NR-eGR] ============ Routing rule table ============
[03/23 21:51:53     43s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 21:51:53     43s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:51:53     43s] (I)                    Layer    2    3    4 
[03/23 21:51:53     43s] (I)                    Pitch  400  400  400 
[03/23 21:51:53     43s] (I)             #Used tracks    1    1    1 
[03/23 21:51:53     43s] (I)       #Fully used tracks    1    1    1 
[03/23 21:51:53     43s] [NR-eGR] ========================================
[03/23 21:51:53     43s] [NR-eGR] 
[03/23 21:51:53     43s] (I)      =============== Blocked Tracks ===============
[03/23 21:51:53     43s] (I)      +-------+---------+----------+---------------+
[03/23 21:51:53     43s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:51:53     43s] (I)      +-------+---------+----------+---------------+
[03/23 21:51:53     43s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:51:53     43s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:51:53     43s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:51:53     43s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:51:53     43s] (I)      +-------+---------+----------+---------------+
[03/23 21:51:53     43s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2676.49 MB )
[03/23 21:51:53     43s] (I)      Reset routing kernel
[03/23 21:51:53     43s] (I)      Started Global Routing ( Curr Mem: 2676.49 MB )
[03/23 21:51:53     43s] (I)      totalPins=9384  totalGlobalPin=9320 (99.32%)
[03/23 21:51:53     43s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:51:53     43s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/23 21:51:53     43s] (I)      
[03/23 21:51:53     43s] (I)      ============  Phase 1a Route ============
[03/23 21:51:53     43s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 83
[03/23 21:51:53     43s] (I)      Usage: 22929 = (10730 H, 12199 V) = (18.79% H, 9.24% V) = (3.863e+04um H, 4.392e+04um V)
[03/23 21:51:53     43s] (I)      
[03/23 21:51:53     43s] (I)      ============  Phase 1b Route ============
[03/23 21:51:53     43s] (I)      Usage: 22948 = (10740 H, 12208 V) = (18.81% H, 9.25% V) = (3.866e+04um H, 4.395e+04um V)
[03/23 21:51:53     43s] (I)      Overflow of layer group 1: 5.12% H + 0.04% V. EstWL: 8.261280e+04um
[03/23 21:51:53     43s] (I)      Congestion metric : 5.12%H 0.04%V, 5.15%HV
[03/23 21:51:53     43s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:51:53     43s] (I)      
[03/23 21:51:53     43s] (I)      ============  Phase 1c Route ============
[03/23 21:51:53     43s] (I)      Level2 Grid: 17 x 23
[03/23 21:51:53     43s] (I)      Usage: 22945 = (10740 H, 12205 V) = (18.81% H, 9.25% V) = (3.866e+04um H, 4.394e+04um V)
[03/23 21:51:53     43s] (I)      
[03/23 21:51:53     43s] (I)      ============  Phase 1d Route ============
[03/23 21:51:53     43s] (I)      Usage: 22945 = (10740 H, 12205 V) = (18.81% H, 9.25% V) = (3.866e+04um H, 4.394e+04um V)
[03/23 21:51:53     43s] (I)      
[03/23 21:51:53     43s] (I)      ============  Phase 1e Route ============
[03/23 21:51:53     43s] (I)      Usage: 23037 = (10738 H, 12299 V) = (18.81% H, 9.32% V) = (3.866e+04um H, 4.428e+04um V)
[03/23 21:51:53     43s] [NR-eGR] Early Global Route overflow of layer group 1: 5.13% H + 0.05% V. EstWL: 8.293320e+04um
[03/23 21:51:53     43s] (I)      
[03/23 21:51:53     43s] (I)      ============  Phase 1l Route ============
[03/23 21:51:53     43s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:51:53     43s] (I)      Layer  2:      74906     14082         4         639       81531    ( 0.78%) 
[03/23 21:51:53     43s] (I)      Layer  3:      58955     10794       197         684       81234    ( 0.83%) 
[03/23 21:51:53     43s] (I)      Layer  4:      60178       913         2         720       81450    ( 0.88%) 
[03/23 21:51:53     43s] (I)      Total:        194039     25789       203        2043      244215    ( 0.83%) 
[03/23 21:51:53     43s] (I)      
[03/23 21:51:53     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:51:53     43s] [NR-eGR]                        OverCon           OverCon            
[03/23 21:51:53     43s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 21:51:53     43s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 21:51:53     43s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:51:53     43s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:51:53     43s] [NR-eGR]      M2 ( 2)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/23 21:51:53     43s] [NR-eGR]      M3 ( 3)       159( 1.76%)         4( 0.04%)   ( 1.81%) 
[03/23 21:51:53     43s] [NR-eGR]      M4 ( 4)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 21:51:53     43s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:51:53     43s] [NR-eGR]        Total       164( 0.60%)         4( 0.01%)   ( 0.62%) 
[03/23 21:51:53     43s] [NR-eGR] 
[03/23 21:51:53     43s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 2676.49 MB )
[03/23 21:51:53     43s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:51:53     43s] [NR-eGR] Overflow after Early Global Route 1.79% H + 0.01% V
[03/23 21:51:53     43s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2676.5M
[03/23 21:51:53     43s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.129, REAL:0.089, MEM:2676.5M, EPOCH TIME: 1679622713.573824
[03/23 21:51:53     43s] OPERPROF: Starting HotSpotCal at level 1, MEM:2676.5M, EPOCH TIME: 1679622713.573947
[03/23 21:51:53     43s] [hotspot] +------------+---------------+---------------+
[03/23 21:51:53     43s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:51:53     43s] [hotspot] +------------+---------------+---------------+
[03/23 21:51:53     43s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:51:53     43s] [hotspot] +------------+---------------+---------------+
[03/23 21:51:53     43s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:51:53     43s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:51:53     43s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.009, MEM:2676.5M, EPOCH TIME: 1679622713.582988
[03/23 21:51:53     43s] Skipped repairing congestion.
[03/23 21:51:53     43s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2676.5M, EPOCH TIME: 1679622713.583205
[03/23 21:51:53     43s] Starting Early Global Route wiring: mem = 2676.5M
[03/23 21:51:53     43s] (I)      ============= Track Assignment ============
[03/23 21:51:53     43s] (I)      Started Track Assignment (6T) ( Curr Mem: 2676.49 MB )
[03/23 21:51:53     43s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:51:53     43s] (I)      Run Multi-thread track assignment
[03/23 21:51:53     43s] (I)      Finished Track Assignment (6T) ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 2676.49 MB )
[03/23 21:51:53     43s] (I)      Started Export ( Curr Mem: 2676.49 MB )
[03/23 21:51:53     43s] [NR-eGR]             Length (um)   Vias 
[03/23 21:51:53     43s] [NR-eGR] -------------------------------
[03/23 21:51:53     43s] [NR-eGR]  M1  (1H)             0   9316 
[03/23 21:51:53     43s] [NR-eGR]  M2  (2V)         41950  15231 
[03/23 21:51:53     43s] [NR-eGR]  M3  (3H)         41180    386 
[03/23 21:51:53     43s] [NR-eGR]  M4  (4V)          3306      0 
[03/23 21:51:53     43s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:51:53     43s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:51:53     43s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:51:53     43s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:51:53     43s] [NR-eGR] -------------------------------
[03/23 21:51:53     43s] [NR-eGR]      Total        86436  24933 
[03/23 21:51:53     43s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:51:53     43s] [NR-eGR] Total half perimeter of net bounding box: 66832um
[03/23 21:51:53     43s] [NR-eGR] Total length: 86436um, number of vias: 24933
[03/23 21:51:53     43s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:51:53     43s] [NR-eGR] Total eGR-routed clock nets wire length: 6476um, number of vias: 2144
[03/23 21:51:53     43s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:51:53     43s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2676.49 MB )
[03/23 21:51:53     43s] Early Global Route wiring runtime: 0.04 seconds, mem = 2676.5M
[03/23 21:51:53     43s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.085, REAL:0.040, MEM:2676.5M, EPOCH TIME: 1679622713.623625
[03/23 21:51:53     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:51:53     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:51:53     43s] 0 delay mode for cte disabled.
[03/23 21:51:53     43s] SKP cleared!
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
[03/23 21:51:53     43s] Tdgp not successfully inited but do clear! skip clearing
[03/23 21:51:53     43s] **placeDesign ... cpu = 0: 0:11, real = 0: 0: 7, mem = 2404.5M **
[03/23 21:51:53     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 21:51:53     43s] VSMManager cleared!
[03/23 21:51:53     43s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.2/0:00:06.9 (1.6), totSession cpu/real = 0:00:43.3/0:02:17.3 (0.3), mem = 2404.5M
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s] =============================================================================================
[03/23 21:51:53     43s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[03/23 21:51:53     43s] =============================================================================================
[03/23 21:51:53     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:51:53     43s] ---------------------------------------------------------------------------------------------
[03/23 21:51:53     43s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:51:53     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:53     43s] [ TimingUpdate           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    4.0
[03/23 21:51:53     43s] [ MISC                   ]          0:00:06.9  (  99.2 % )     0:00:06.9 /  0:00:11.1    1.6
[03/23 21:51:53     43s] ---------------------------------------------------------------------------------------------
[03/23 21:51:53     43s]  GlobalPlace #1 TOTAL               0:00:06.9  ( 100.0 % )     0:00:06.9 /  0:00:11.2    1.6
[03/23 21:51:53     43s] ---------------------------------------------------------------------------------------------
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s] Enable CTE adjustment.
[03/23 21:51:53     43s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1798.0M, totSessionCpu=0:00:43 **
[03/23 21:51:53     43s] GigaOpt running with 6 threads.
[03/23 21:51:53     43s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.3/0:02:17.3 (0.3), mem = 2404.5M
[03/23 21:51:53     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2404.5M, EPOCH TIME: 1679622713.715743
[03/23 21:51:53     43s] Processing tracks to init pin-track alignment.
[03/23 21:51:53     43s] z: 2, totalTracks: 1
[03/23 21:51:53     43s] z: 4, totalTracks: 1
[03/23 21:51:53     43s] z: 6, totalTracks: 1
[03/23 21:51:53     43s] z: 8, totalTracks: 1
[03/23 21:51:53     43s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:53     43s] All LLGs are deleted
[03/23 21:51:53     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2404.5M, EPOCH TIME: 1679622713.719547
[03/23 21:51:53     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2404.5M, EPOCH TIME: 1679622713.719789
[03/23 21:51:53     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2404.5M, EPOCH TIME: 1679622713.720484
[03/23 21:51:53     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     43s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2500.5M, EPOCH TIME: 1679622713.724478
[03/23 21:51:53     43s] Max number of tech site patterns supported in site array is 256.
[03/23 21:51:53     43s] Core basic site is IBM13SITE
[03/23 21:51:53     43s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2500.5M, EPOCH TIME: 1679622713.738078
[03/23 21:51:53     43s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:51:53     43s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:51:53     43s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.005, MEM:2500.5M, EPOCH TIME: 1679622713.742956
[03/23 21:51:53     43s] Fast DP-INIT is on for default
[03/23 21:51:53     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:51:53     43s] Atter site array init, number of instance map data is 0.
[03/23 21:51:53     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.020, MEM:2500.5M, EPOCH TIME: 1679622713.744748
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:53     43s] OPERPROF:     Starting CMU at level 3, MEM:2500.5M, EPOCH TIME: 1679622713.745493
[03/23 21:51:53     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2500.5M, EPOCH TIME: 1679622713.745872
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:51:53     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.027, MEM:2404.5M, EPOCH TIME: 1679622713.747719
[03/23 21:51:53     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2404.5M, EPOCH TIME: 1679622713.747866
[03/23 21:51:53     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2404.5M, EPOCH TIME: 1679622713.751290
[03/23 21:51:53     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2404.5MB).
[03/23 21:51:53     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.037, MEM:2404.5M, EPOCH TIME: 1679622713.753006
[03/23 21:51:53     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2404.5M, EPOCH TIME: 1679622713.753203
[03/23 21:51:53     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:53     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:2404.5M, EPOCH TIME: 1679622713.757912
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s] Trim Metal Layers:
[03/23 21:51:53     43s] LayerId::1 widthSet size::1
[03/23 21:51:53     43s] LayerId::2 widthSet size::1
[03/23 21:51:53     43s] LayerId::3 widthSet size::1
[03/23 21:51:53     43s] LayerId::4 widthSet size::1
[03/23 21:51:53     43s] LayerId::5 widthSet size::1
[03/23 21:51:53     43s] LayerId::6 widthSet size::1
[03/23 21:51:53     43s] LayerId::7 widthSet size::1
[03/23 21:51:53     43s] LayerId::8 widthSet size::1
[03/23 21:51:53     43s] Updating RC grid for preRoute extraction ...
[03/23 21:51:53     43s] eee: pegSigSF::1.070000
[03/23 21:51:53     43s] Initializing multi-corner resistance tables ...
[03/23 21:51:53     43s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:51:53     43s] eee: l::2 avDens::0.132326 usedTrk::1190.936390 availTrk::9000.000000 sigTrk::1190.936390
[03/23 21:51:53     43s] eee: l::3 avDens::0.126609 usedTrk::1230.636106 availTrk::9720.000000 sigTrk::1230.636106
[03/23 21:51:53     43s] eee: l::4 avDens::0.012300 usedTrk::119.555555 availTrk::9720.000000 sigTrk::119.555555
[03/23 21:51:53     43s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:51:53     43s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:51:53     43s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:51:53     43s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:51:53     43s] {RT rc-typ 0 4 4 0}
[03/23 21:51:53     43s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.038252 aWlH=0.000000 lMod=0 pMax=0.807800 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s] Creating Lib Analyzer ...
[03/23 21:51:53     43s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:51:53     43s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:51:53     43s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:51:53     43s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:51:53     43s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:51:53     43s] 
[03/23 21:51:53     43s] {RT rc-typ 0 4 4 0}
[03/23 21:51:54     44s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.2 mem=2410.5M
[03/23 21:51:54     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.2 mem=2410.5M
[03/23 21:51:54     44s] Creating Lib Analyzer, finished. 
[03/23 21:51:54     44s] #optDebug: fT-S <1 2 3 1 0>
[03/23 21:51:54     44s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1803.5M, totSessionCpu=0:00:44 **
[03/23 21:51:54     44s] *** optDesign -preCTS ***
[03/23 21:51:54     44s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 21:51:54     44s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 21:51:54     44s] Hold Target Slack: user slack 0.05
[03/23 21:51:54     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2410.5M, EPOCH TIME: 1679622714.568563
[03/23 21:51:54     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:54     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:54     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:2410.5M, EPOCH TIME: 1679622714.583761
[03/23 21:51:54     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:54     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:54     44s] Multi-VT timing optimization disabled based on library information.
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:51:54     44s] Deleting Lib Analyzer.
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s] TimeStamp Deleting Cell Server End ...
[03/23 21:51:54     44s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:51:54     44s] Summary for sequential cells identification: 
[03/23 21:51:54     44s]   Identified SBFF number: 112
[03/23 21:51:54     44s]   Identified MBFF number: 0
[03/23 21:51:54     44s]   Identified SB Latch number: 0
[03/23 21:51:54     44s]   Identified MB Latch number: 0
[03/23 21:51:54     44s]   Not identified SBFF number: 8
[03/23 21:51:54     44s]   Not identified MBFF number: 0
[03/23 21:51:54     44s]   Not identified SB Latch number: 0
[03/23 21:51:54     44s]   Not identified MB Latch number: 0
[03/23 21:51:54     44s]   Number of sequential cells which are not FFs: 34
[03/23 21:51:54     44s]  Visiting view : setupAnalysis
[03/23 21:51:54     44s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:51:54     44s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:51:54     44s]  Visiting view : holdAnalysis
[03/23 21:51:54     44s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:51:54     44s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:51:54     44s] TLC MultiMap info (StdDelay):
[03/23 21:51:54     44s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:51:54     44s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:51:54     44s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:51:54     44s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:51:54     44s]  Setting StdDelay to: 22.7ps
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s] TimeStamp Deleting Cell Server End ...
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s] Creating Lib Analyzer ...
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:51:54     44s] Summary for sequential cells identification: 
[03/23 21:51:54     44s]   Identified SBFF number: 112
[03/23 21:51:54     44s]   Identified MBFF number: 0
[03/23 21:51:54     44s]   Identified SB Latch number: 0
[03/23 21:51:54     44s]   Identified MB Latch number: 0
[03/23 21:51:54     44s]   Not identified SBFF number: 8
[03/23 21:51:54     44s]   Not identified MBFF number: 0
[03/23 21:51:54     44s]   Not identified SB Latch number: 0
[03/23 21:51:54     44s]   Not identified MB Latch number: 0
[03/23 21:51:54     44s]   Number of sequential cells which are not FFs: 34
[03/23 21:51:54     44s]  Visiting view : setupAnalysis
[03/23 21:51:54     44s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:51:54     44s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:51:54     44s]  Visiting view : holdAnalysis
[03/23 21:51:54     44s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:51:54     44s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:51:54     44s] TLC MultiMap info (StdDelay):
[03/23 21:51:54     44s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:51:54     44s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:51:54     44s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:51:54     44s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:51:54     44s]  Setting StdDelay to: 22.7ps
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:51:54     44s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:51:54     44s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:51:54     44s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:51:54     44s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:51:54     44s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:51:54     44s] 
[03/23 21:51:54     44s] {RT rc-typ 0 4 4 0}
[03/23 21:51:55     44s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.0 mem=2410.5M
[03/23 21:51:55     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.0 mem=2410.5M
[03/23 21:51:55     44s] Creating Lib Analyzer, finished. 
[03/23 21:51:55     44s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2410.5M, EPOCH TIME: 1679622715.343776
[03/23 21:51:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:55     44s] All LLGs are deleted
[03/23 21:51:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:55     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2410.5M, EPOCH TIME: 1679622715.343917
[03/23 21:51:55     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2410.5M, EPOCH TIME: 1679622715.343980
[03/23 21:51:55     44s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2410.5M, EPOCH TIME: 1679622715.344303
[03/23 21:51:55     44s] {MMLU 0 0 2622}
[03/23 21:51:55     44s] ### Creating LA Mngr. totSessionCpu=0:00:45.0 mem=2410.5M
[03/23 21:51:55     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.0 mem=2410.5M
[03/23 21:51:55     44s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:51:55     44s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:51:55     44s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2410.50 MB )
[03/23 21:51:55     45s] (I)      ================== Layers ==================
[03/23 21:51:55     45s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:55     45s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:51:55     45s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:55     45s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:51:55     45s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:51:55     45s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:51:55     45s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:51:55     45s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:51:55     45s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:51:55     45s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:51:55     45s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:51:55     45s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:51:55     45s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:51:55     45s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:51:55     45s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:51:55     45s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:51:55     45s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:51:55     45s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:51:55     45s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:51:55     45s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:55     45s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:51:55     45s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:51:55     45s] (I)      Started Import and model ( Curr Mem: 2410.50 MB )
[03/23 21:51:55     45s] (I)      Default pattern map key = PE_top_default.
[03/23 21:51:55     45s] (I)      Number of ignored instance 0
[03/23 21:51:55     45s] (I)      Number of inbound cells 0
[03/23 21:51:55     45s] (I)      Number of opened ILM blockages 0
[03/23 21:51:55     45s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/23 21:51:55     45s] (I)      numMoveCells=2555, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 21:51:55     45s] (I)      cell height: 3600, count: 2555
[03/23 21:51:55     45s] (I)      Number of nets = 2622 ( 0 ignored )
[03/23 21:51:55     45s] (I)      Read rows... (mem=2410.5M)
[03/23 21:51:55     45s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 21:51:55     45s] (I)      rowRegion : (7000, 7000) - (293000, 392200)
[03/23 21:51:55     45s] (I)      coreBox   : (7000, 7000) - (293000, 393000)
[03/23 21:51:55     45s] (I)      Done Read rows (cpu=0.000s, mem=2410.5M)
[03/23 21:51:55     45s] (I)      Identified Clock instances: Flop 716, Clock buffer/inverter 0, Gate 0, Logic 0
[03/23 21:51:55     45s] (I)      Read module constraints... (mem=2410.5M)
[03/23 21:51:55     45s] (I)      Done Read module constraints (cpu=0.000s, mem=2410.5M)
[03/23 21:51:55     45s] (I)      == Non-default Options ==
[03/23 21:51:55     45s] (I)      Maximum routing layer                              : 4
[03/23 21:51:55     45s] (I)      Buffering-aware routing                            : true
[03/23 21:51:55     45s] (I)      Spread congestion away from blockages              : true
[03/23 21:51:55     45s] (I)      Number of threads                                  : 6
[03/23 21:51:55     45s] (I)      Overflow penalty cost                              : 10
[03/23 21:51:55     45s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 21:51:55     45s] (I)      Method to set GCell size                           : row
[03/23 21:51:55     45s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:51:55     45s] (I)      Use row-based GCell size
[03/23 21:51:55     45s] (I)      Use row-based GCell align
[03/23 21:51:55     45s] (I)      layer 0 area = 89000
[03/23 21:51:55     45s] (I)      layer 1 area = 120000
[03/23 21:51:55     45s] (I)      layer 2 area = 120000
[03/23 21:51:55     45s] (I)      layer 3 area = 120000
[03/23 21:51:55     45s] (I)      GCell unit size   : 3600
[03/23 21:51:55     45s] (I)      GCell multiplier  : 1
[03/23 21:51:55     45s] (I)      GCell row height  : 3600
[03/23 21:51:55     45s] (I)      Actual row height : 3600
[03/23 21:51:55     45s] (I)      GCell align ref   : 7000 7000
[03/23 21:51:55     45s] [NR-eGR] Track table information for default rule: 
[03/23 21:51:55     45s] [NR-eGR] M1 has single uniform track structure
[03/23 21:51:55     45s] [NR-eGR] M2 has single uniform track structure
[03/23 21:51:55     45s] [NR-eGR] M3 has single uniform track structure
[03/23 21:51:55     45s] [NR-eGR] M4 has single uniform track structure
[03/23 21:51:55     45s] [NR-eGR] M5 has single uniform track structure
[03/23 21:51:55     45s] [NR-eGR] M6 has single uniform track structure
[03/23 21:51:55     45s] [NR-eGR] MQ has single uniform track structure
[03/23 21:51:55     45s] [NR-eGR] LM has single uniform track structure
[03/23 21:51:55     45s] (I)      ============== Default via ===============
[03/23 21:51:55     45s] (I)      +---+------------------+-----------------+
[03/23 21:51:55     45s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:51:55     45s] (I)      +---+------------------+-----------------+
[03/23 21:51:55     45s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:51:55     45s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:51:55     45s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:51:55     45s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:51:55     45s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:51:55     45s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:51:55     45s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:51:55     45s] (I)      +---+------------------+-----------------+
[03/23 21:51:55     45s] [NR-eGR] Read 5606 PG shapes
[03/23 21:51:55     45s] [NR-eGR] Read 0 clock shapes
[03/23 21:51:55     45s] [NR-eGR] Read 0 other shapes
[03/23 21:51:55     45s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:51:55     45s] [NR-eGR] #Instance Blockages : 0
[03/23 21:51:55     45s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:51:55     45s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:51:55     45s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:51:55     45s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:51:55     45s] [NR-eGR] #Other Blockages    : 0
[03/23 21:51:55     45s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:51:55     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 21:51:55     45s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 21:51:55     45s] (I)      early_global_route_priority property id does not exist.
[03/23 21:51:55     45s] (I)      Read Num Blocks=5606  Num Prerouted Wires=0  Num CS=0
[03/23 21:51:55     45s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 0
[03/23 21:51:55     45s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 0
[03/23 21:51:55     45s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 21:51:55     45s] (I)      Number of ignored nets                =      0
[03/23 21:51:55     45s] (I)      Number of connected nets              =      0
[03/23 21:51:55     45s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 21:51:55     45s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 21:51:55     45s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:51:55     45s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:51:55     45s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:51:55     45s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:51:55     45s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:51:55     45s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:51:55     45s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:51:55     45s] (I)      Constructing bin map
[03/23 21:51:55     45s] (I)      Initialize bin information with width=7200 height=7200
[03/23 21:51:55     45s] (I)      Done constructing bin map
[03/23 21:51:55     45s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 21:51:55     45s] (I)      Ndr track 0 does not exist
[03/23 21:51:55     45s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:51:55     45s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:51:55     45s] (I)      Core area           : (7000, 7000) - (293000, 392200)
[03/23 21:51:55     45s] (I)      Site width          :   400  (dbu)
[03/23 21:51:55     45s] (I)      Row height          :  3600  (dbu)
[03/23 21:51:55     45s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:51:55     45s] (I)      GCell width         :  3600  (dbu)
[03/23 21:51:55     45s] (I)      GCell height        :  3600  (dbu)
[03/23 21:51:55     45s] (I)      Grid                :    83   111     4
[03/23 21:51:55     45s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:51:55     45s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:51:55     45s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:51:55     45s] (I)      Default wire width  :   160   200   200   200
[03/23 21:51:55     45s] (I)      Default wire space  :   160   200   200   200
[03/23 21:51:55     45s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:51:55     45s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:51:55     45s] (I)      First track coord   :   400   400   400   400
[03/23 21:51:55     45s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:51:55     45s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:51:55     45s] (I)      Num of masks        :     1     1     1     1
[03/23 21:51:55     45s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:51:55     45s] (I)      --------------------------------------------------------
[03/23 21:51:55     45s] 
[03/23 21:51:55     45s] [NR-eGR] ============ Routing rule table ============
[03/23 21:51:55     45s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 21:51:55     45s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:51:55     45s] (I)                    Layer    2    3    4 
[03/23 21:51:55     45s] (I)                    Pitch  400  400  400 
[03/23 21:51:55     45s] (I)             #Used tracks    1    1    1 
[03/23 21:51:55     45s] (I)       #Fully used tracks    1    1    1 
[03/23 21:51:55     45s] [NR-eGR] ========================================
[03/23 21:51:55     45s] [NR-eGR] 
[03/23 21:51:55     45s] (I)      =============== Blocked Tracks ===============
[03/23 21:51:55     45s] (I)      +-------+---------+----------+---------------+
[03/23 21:51:55     45s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:51:55     45s] (I)      +-------+---------+----------+---------------+
[03/23 21:51:55     45s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:51:55     45s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:51:55     45s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:51:55     45s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:51:55     45s] (I)      +-------+---------+----------+---------------+
[03/23 21:51:55     45s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2410.50 MB )
[03/23 21:51:55     45s] (I)      Reset routing kernel
[03/23 21:51:55     45s] (I)      Started Global Routing ( Curr Mem: 2410.50 MB )
[03/23 21:51:55     45s] (I)      totalPins=9384  totalGlobalPin=9320 (99.32%)
[03/23 21:51:55     45s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:51:55     45s] (I)      #blocked areas for congestion spreading : 0
[03/23 21:51:55     45s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/23 21:51:55     45s] (I)      
[03/23 21:51:55     45s] (I)      ============  Phase 1a Route ============
[03/23 21:51:55     45s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 88
[03/23 21:51:55     45s] (I)      Usage: 23227 = (10887 H, 12340 V) = (19.07% H, 9.35% V) = (3.919e+04um H, 4.442e+04um V)
[03/23 21:51:55     45s] (I)      
[03/23 21:51:55     45s] (I)      ============  Phase 1b Route ============
[03/23 21:51:55     45s] (I)      Usage: 23256 = (10890 H, 12366 V) = (19.07% H, 9.37% V) = (3.920e+04um H, 4.452e+04um V)
[03/23 21:51:55     45s] (I)      Overflow of layer group 1: 5.30% H + 0.07% V. EstWL: 8.372160e+04um
[03/23 21:51:55     45s] (I)      Congestion metric : 5.30%H 0.07%V, 5.37%HV
[03/23 21:51:55     45s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:51:55     45s] (I)      
[03/23 21:51:55     45s] (I)      ============  Phase 1c Route ============
[03/23 21:51:55     45s] (I)      Level2 Grid: 17 x 23
[03/23 21:51:55     45s] (I)      Usage: 23258 = (10890 H, 12368 V) = (19.07% H, 9.37% V) = (3.920e+04um H, 4.452e+04um V)
[03/23 21:51:55     45s] (I)      
[03/23 21:51:55     45s] (I)      ============  Phase 1d Route ============
[03/23 21:51:55     45s] (I)      Usage: 23258 = (10890 H, 12368 V) = (19.07% H, 9.37% V) = (3.920e+04um H, 4.452e+04um V)
[03/23 21:51:55     45s] (I)      
[03/23 21:51:55     45s] (I)      ============  Phase 1e Route ============
[03/23 21:51:55     45s] (I)      Usage: 23371 = (10892 H, 12479 V) = (19.08% H, 9.45% V) = (3.921e+04um H, 4.492e+04um V)
[03/23 21:51:55     45s] [NR-eGR] Early Global Route overflow of layer group 1: 5.20% H + 0.07% V. EstWL: 8.413560e+04um
[03/23 21:51:55     45s] (I)      
[03/23 21:51:55     45s] (I)      ============  Phase 1l Route ============
[03/23 21:51:55     45s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:51:55     45s] (I)      Layer  2:      74906     14162         4         639       81531    ( 0.78%) 
[03/23 21:51:55     45s] (I)      Layer  3:      58955     10955       198         684       81234    ( 0.83%) 
[03/23 21:51:55     45s] (I)      Layer  4:      60178      1017         4         720       81450    ( 0.88%) 
[03/23 21:51:55     45s] (I)      Total:        194039     26134       206        2043      244215    ( 0.83%) 
[03/23 21:51:55     45s] (I)      
[03/23 21:51:55     45s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:51:55     45s] [NR-eGR]                        OverCon           OverCon            
[03/23 21:51:55     45s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 21:51:55     45s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 21:51:55     45s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:51:55     45s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:51:55     45s] [NR-eGR]      M2 ( 2)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/23 21:51:55     45s] [NR-eGR]      M3 ( 3)       160( 1.77%)         6( 0.07%)   ( 1.84%) 
[03/23 21:51:55     45s] [NR-eGR]      M4 ( 4)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/23 21:51:55     45s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:51:55     45s] [NR-eGR]        Total       166( 0.61%)         6( 0.02%)   ( 0.63%) 
[03/23 21:51:55     45s] [NR-eGR] 
[03/23 21:51:55     45s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 2410.50 MB )
[03/23 21:51:55     45s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:51:55     45s] [NR-eGR] Overflow after Early Global Route 1.82% H + 0.00% V
[03/23 21:51:55     45s] (I)      ============= Track Assignment ============
[03/23 21:51:55     45s] (I)      Started Track Assignment (6T) ( Curr Mem: 2410.50 MB )
[03/23 21:51:55     45s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:51:55     45s] (I)      Run Multi-thread track assignment
[03/23 21:51:55     45s] (I)      Finished Track Assignment (6T) ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2410.50 MB )
[03/23 21:51:55     45s] (I)      Started Export ( Curr Mem: 2410.50 MB )
[03/23 21:51:55     45s] [NR-eGR]             Length (um)   Vias 
[03/23 21:51:55     45s] [NR-eGR] -------------------------------
[03/23 21:51:55     45s] [NR-eGR]  M1  (1H)             0   9316 
[03/23 21:51:55     45s] [NR-eGR]  M2  (2V)         42211  15161 
[03/23 21:51:55     45s] [NR-eGR]  M3  (3H)         41564    433 
[03/23 21:51:55     45s] [NR-eGR]  M4  (4V)          3694      0 
[03/23 21:51:55     45s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:51:55     45s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:51:55     45s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:51:55     45s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:51:55     45s] [NR-eGR] -------------------------------
[03/23 21:51:55     45s] [NR-eGR]      Total        87469  24910 
[03/23 21:51:55     45s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:51:55     45s] [NR-eGR] Total half perimeter of net bounding box: 66832um
[03/23 21:51:55     45s] [NR-eGR] Total length: 87469um, number of vias: 24910
[03/23 21:51:55     45s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:51:55     45s] [NR-eGR] Total eGR-routed clock nets wire length: 6828um, number of vias: 2161
[03/23 21:51:55     45s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:51:55     45s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2410.50 MB )
[03/23 21:51:55     45s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.12 sec, Curr Mem: 2410.50 MB )
[03/23 21:51:55     45s] (I)      ========================================= Runtime Summary ==========================================
[03/23 21:51:55     45s] (I)       Step                                                     %     Start    Finish      Real       CPU 
[03/23 21:51:55     45s] (I)      ----------------------------------------------------------------------------------------------------
[03/23 21:51:55     45s] (I)       Early Global Route kernel                          100.00%  4.17 sec  4.29 sec  0.12 sec  0.21 sec 
[03/23 21:51:55     45s] (I)       +-Import and model                                  24.88%  4.17 sec  4.20 sec  0.03 sec  0.03 sec 
[03/23 21:51:55     45s] (I)       | +-Create place DB                                  6.99%  4.17 sec  4.18 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | +-Import place data                              6.84%  4.17 sec  4.18 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | | +-Read instances and placement                 2.11%  4.17 sec  4.18 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Read nets                                    3.43%  4.18 sec  4.18 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | +-Create route DB                                 11.10%  4.18 sec  4.20 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | +-Import route data (6T)                        10.70%  4.18 sec  4.20 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | | +-Read blockages ( Layer 2-4 )                 1.96%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Read routing blockages                     0.00%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Read instance blockages                    0.41%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Read PG blockages                          0.34%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Read clock blockages                       0.08%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Read other blockages                       0.08%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Read halo blockages                        0.03%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Read boundary cut boxes                    0.00%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Read blackboxes                              0.04%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Read prerouted                               0.21%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Read unlegalized nets                        0.19%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Read nets                                    0.89%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Set up via pillars                           0.01%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Initialize 3D grid graph                     0.03%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Model blockage capacity                      3.11%  4.19 sec  4.20 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Initialize 3D capacity                     2.76%  4.19 sec  4.19 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | +-Read aux data                                    0.46%  4.20 sec  4.20 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | +-Others data preparation                          0.26%  4.20 sec  4.20 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | +-Create route kernel                              5.25%  4.20 sec  4.20 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       +-Global Routing                                    38.90%  4.20 sec  4.25 sec  0.05 sec  0.09 sec 
[03/23 21:51:55     45s] (I)       | +-Initialization                                   0.93%  4.20 sec  4.21 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | +-Net group 1                                     35.59%  4.21 sec  4.25 sec  0.04 sec  0.09 sec 
[03/23 21:51:55     45s] (I)       | | +-Generate topology (6T)                         2.49%  4.21 sec  4.21 sec  0.00 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | +-Phase 1a                                       7.46%  4.21 sec  4.22 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | | +-Pattern routing (6T)                         5.21%  4.21 sec  4.22 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.99%  4.22 sec  4.22 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Add via demand to 2D                         0.72%  4.22 sec  4.22 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | +-Phase 1b                                       3.18%  4.22 sec  4.23 sec  0.00 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | | +-Monotonic routing (6T)                       2.81%  4.22 sec  4.22 sec  0.00 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | +-Phase 1c                                       2.94%  4.23 sec  4.23 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Two level Routing                            2.75%  4.23 sec  4.23 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Two Level Routing (Regular)                1.86%  4.23 sec  4.23 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Two Level Routing (Strong)                 0.25%  4.23 sec  4.23 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.19%  4.23 sec  4.23 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | +-Phase 1d                                       4.45%  4.23 sec  4.23 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | | +-Detoured routing (6T)                        4.23%  4.23 sec  4.23 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | +-Phase 1e                                       1.47%  4.24 sec  4.24 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | +-Route legalization                           1.24%  4.24 sec  4.24 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Legalize Blockage Violations               0.98%  4.24 sec  4.24 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | | | +-Legalize Reach Aware Violations            0.05%  4.24 sec  4.24 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | | +-Phase 1l                                      10.45%  4.24 sec  4.25 sec  0.01 sec  0.04 sec 
[03/23 21:51:55     45s] (I)       | | | +-Layer assignment (6T)                        9.90%  4.24 sec  4.25 sec  0.01 sec  0.04 sec 
[03/23 21:51:55     45s] (I)       | +-Clean cong LA                                    0.00%  4.25 sec  4.25 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       +-Export 3D cong map                                 1.14%  4.25 sec  4.25 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | +-Export 2D cong map                               0.17%  4.25 sec  4.25 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       +-Extract Global 3D Wires                            0.34%  4.25 sec  4.25 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       +-Track Assignment (6T)                              9.08%  4.25 sec  4.27 sec  0.01 sec  0.05 sec 
[03/23 21:51:55     45s] (I)       | +-Initialization                                   0.15%  4.25 sec  4.26 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | +-Track Assignment Kernel                          8.56%  4.26 sec  4.27 sec  0.01 sec  0.05 sec 
[03/23 21:51:55     45s] (I)       | +-Free Memory                                      0.01%  4.27 sec  4.27 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       +-Export                                            17.64%  4.27 sec  4.29 sec  0.02 sec  0.03 sec 
[03/23 21:51:55     45s] (I)       | +-Export DB wires                                  6.46%  4.27 sec  4.27 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | +-Export all nets (6T)                           3.83%  4.27 sec  4.27 sec  0.00 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | | +-Set wire vias (6T)                             1.99%  4.27 sec  4.27 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       | +-Report wirelength                                8.04%  4.27 sec  4.28 sec  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | +-Update net boxes                                 2.53%  4.28 sec  4.29 sec  0.00 sec  0.01 sec 
[03/23 21:51:55     45s] (I)       | +-Update timing                                    0.00%  4.29 sec  4.29 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)       +-Postprocess design                                 0.98%  4.29 sec  4.29 sec  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)      ========================== Summary by functions ==========================
[03/23 21:51:55     45s] (I)       Lv  Step                                           %      Real       CPU 
[03/23 21:51:55     45s] (I)      --------------------------------------------------------------------------
[03/23 21:51:55     45s] (I)        0  Early Global Route kernel                100.00%  0.12 sec  0.21 sec 
[03/23 21:51:55     45s] (I)        1  Global Routing                            38.90%  0.05 sec  0.09 sec 
[03/23 21:51:55     45s] (I)        1  Import and model                          24.88%  0.03 sec  0.03 sec 
[03/23 21:51:55     45s] (I)        1  Export                                    17.64%  0.02 sec  0.03 sec 
[03/23 21:51:55     45s] (I)        1  Track Assignment (6T)                      9.08%  0.01 sec  0.05 sec 
[03/23 21:51:55     45s] (I)        1  Export 3D cong map                         1.14%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        1  Postprocess design                         0.98%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        1  Extract Global 3D Wires                    0.34%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        2  Net group 1                               35.59%  0.04 sec  0.09 sec 
[03/23 21:51:55     45s] (I)        2  Create route DB                           11.10%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        2  Track Assignment Kernel                    8.56%  0.01 sec  0.05 sec 
[03/23 21:51:55     45s] (I)        2  Report wirelength                          8.04%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        2  Create place DB                            6.99%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        2  Export DB wires                            6.46%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        2  Create route kernel                        5.25%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        2  Update net boxes                           2.53%  0.00 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        2  Initialization                             1.09%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        2  Read aux data                              0.46%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        2  Others data preparation                    0.26%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        2  Export 2D cong map                         0.17%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        3  Import route data (6T)                    10.70%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        3  Phase 1l                                  10.45%  0.01 sec  0.04 sec 
[03/23 21:51:55     45s] (I)        3  Phase 1a                                   7.46%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        3  Import place data                          6.84%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        3  Phase 1d                                   4.45%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        3  Export all nets (6T)                       3.83%  0.00 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        3  Phase 1b                                   3.18%  0.00 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        3  Phase 1c                                   2.94%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        3  Generate topology (6T)                     2.49%  0.00 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        3  Set wire vias (6T)                         1.99%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        3  Phase 1e                                   1.47%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Layer assignment (6T)                      9.90%  0.01 sec  0.04 sec 
[03/23 21:51:55     45s] (I)        4  Pattern routing (6T)                       5.21%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        4  Read nets                                  4.32%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        4  Detoured routing (6T)                      4.23%  0.01 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        4  Model blockage capacity                    3.11%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Monotonic routing (6T)                     2.81%  0.00 sec  0.01 sec 
[03/23 21:51:55     45s] (I)        4  Two level Routing                          2.75%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Read instances and placement               2.11%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Read blockages ( Layer 2-4 )               1.96%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Route legalization                         1.24%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Pattern Routing Avoiding Blockages         0.99%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Add via demand to 2D                       0.72%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Read prerouted                             0.21%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Read unlegalized nets                      0.19%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Read blackboxes                            0.04%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Initialize 3D grid graph                   0.03%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Initialize 3D capacity                     2.76%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Two Level Routing (Regular)                1.86%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Legalize Blockage Violations               0.98%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Read instance blockages                    0.41%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Read PG blockages                          0.34%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Two Level Routing (Strong)                 0.25%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.19%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Read other blockages                       0.08%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Read clock blockages                       0.08%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Legalize Reach Aware Violations            0.05%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Read halo blockages                        0.03%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[03/23 21:51:55     45s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:51:55     45s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:51:55     45s] Extraction called for design 'PE_top' of instances=2555 and nets=2624 using extraction engine 'preRoute' .
[03/23 21:51:55     45s] PreRoute RC Extraction called for design PE_top.
[03/23 21:51:55     45s] RC Extraction called in multi-corner(1) mode.
[03/23 21:51:55     45s] RCMode: PreRoute
[03/23 21:51:55     45s]       RC Corner Indexes            0   
[03/23 21:51:55     45s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:51:55     45s] Resistance Scaling Factor    : 1.00000 
[03/23 21:51:55     45s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:51:55     45s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:51:55     45s] Shrink Factor                : 1.00000
[03/23 21:51:55     45s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:51:55     45s] Using Quantus QRC technology file ...
[03/23 21:51:55     45s] 
[03/23 21:51:55     45s] Trim Metal Layers:
[03/23 21:51:55     45s] LayerId::1 widthSet size::1
[03/23 21:51:55     45s] LayerId::2 widthSet size::1
[03/23 21:51:55     45s] LayerId::3 widthSet size::1
[03/23 21:51:55     45s] LayerId::4 widthSet size::1
[03/23 21:51:55     45s] LayerId::5 widthSet size::1
[03/23 21:51:55     45s] LayerId::6 widthSet size::1
[03/23 21:51:55     45s] LayerId::7 widthSet size::1
[03/23 21:51:55     45s] LayerId::8 widthSet size::1
[03/23 21:51:55     45s] Updating RC grid for preRoute extraction ...
[03/23 21:51:55     45s] eee: pegSigSF::1.070000
[03/23 21:51:55     45s] Initializing multi-corner resistance tables ...
[03/23 21:51:55     45s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:51:55     45s] eee: l::2 avDens::0.133035 usedTrk::1197.314162 availTrk::9000.000000 sigTrk::1197.314162
[03/23 21:51:55     45s] eee: l::3 avDens::0.129671 usedTrk::1260.402783 availTrk::9720.000000 sigTrk::1260.402783
[03/23 21:51:55     45s] eee: l::4 avDens::0.013500 usedTrk::131.222222 availTrk::9720.000000 sigTrk::131.222222
[03/23 21:51:55     45s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:51:55     45s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:51:55     45s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:51:55     45s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:51:55     45s] {RT rc-typ 0 4 4 0}
[03/23 21:51:55     45s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.042236 aWlH=0.000000 lMod=0 pMax=0.808000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:51:55     45s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2410.504M)
[03/23 21:51:55     45s] All LLGs are deleted
[03/23 21:51:55     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:55     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:55     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2410.5M, EPOCH TIME: 1679622715.538138
[03/23 21:51:55     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2410.5M, EPOCH TIME: 1679622715.538349
[03/23 21:51:55     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2410.5M, EPOCH TIME: 1679622715.538862
[03/23 21:51:55     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:55     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:55     45s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2506.5M, EPOCH TIME: 1679622715.542021
[03/23 21:51:55     45s] Max number of tech site patterns supported in site array is 256.
[03/23 21:51:55     45s] Core basic site is IBM13SITE
[03/23 21:51:55     45s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2506.5M, EPOCH TIME: 1679622715.550504
[03/23 21:51:55     45s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:51:55     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:51:55     45s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.003, MEM:2506.5M, EPOCH TIME: 1679622715.553400
[03/23 21:51:55     45s] Fast DP-INIT is on for default
[03/23 21:51:55     45s] Atter site array init, number of instance map data is 0.
[03/23 21:51:55     45s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.016, REAL:0.013, MEM:2506.5M, EPOCH TIME: 1679622715.554883
[03/23 21:51:55     45s] 
[03/23 21:51:55     45s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:55     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.018, MEM:2410.5M, EPOCH TIME: 1679622715.557288
[03/23 21:51:55     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:55     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:55     45s] Starting delay calculation for Setup views
[03/23 21:51:55     45s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:51:55     45s] #################################################################################
[03/23 21:51:55     45s] # Design Stage: PreRoute
[03/23 21:51:55     45s] # Design Name: PE_top
[03/23 21:51:55     45s] # Design Mode: 130nm
[03/23 21:51:55     45s] # Analysis Mode: MMMC Non-OCV 
[03/23 21:51:55     45s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:51:55     45s] # Signoff Settings: SI Off 
[03/23 21:51:55     45s] #################################################################################
[03/23 21:51:55     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 2478.6M, InitMEM = 2476.6M)
[03/23 21:51:55     45s] Calculate delays in Single mode...
[03/23 21:51:55     45s] Start delay calculation (fullDC) (6 T). (MEM=2478.57)
[03/23 21:51:55     45s] End AAE Lib Interpolated Model. (MEM=2490.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:51:55     46s] Total number of fetched objects 2622
[03/23 21:51:55     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:51:55     46s] End delay calculation. (MEM=2731.72 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 21:51:55     46s] End delay calculation (fullDC). (MEM=2731.72 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 21:51:55     46s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2731.7M) ***
[03/23 21:51:55     46s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:00:46.2 mem=2731.7M)
[03/23 21:51:56     46s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.452  |
|           TNS (ns):|-451.861 |
|    Violating Paths:|   431   |
|          All Paths:|   727   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.414   |      4 (4)       |
|   max_tran     |     2 (103)      |   -1.897   |     2 (103)      |
|   max_fanout   |     24 (24)      |    -75     |     25 (25)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2762.2M, EPOCH TIME: 1679622716.062919
[03/23 21:51:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:56     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.016, MEM:2763.7M, EPOCH TIME: 1679622716.079177
[03/23 21:51:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] Density: 33.794%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1925.4M, totSessionCpu=0:00:46 **
[03/23 21:51:56     46s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.1/0:00:02.4 (1.3), totSession cpu/real = 0:00:46.4/0:02:19.6 (0.3), mem = 2514.7M
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] =============================================================================================
[03/23 21:51:56     46s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[03/23 21:51:56     46s] =============================================================================================
[03/23 21:51:56     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:51:56     46s] ---------------------------------------------------------------------------------------------
[03/23 21:51:56     46s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:56     46s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.2 % )     0:00:00.5 /  0:00:01.1    2.0
[03/23 21:51:56     46s] [ DrvReport              ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:51:56     46s] [ CellServerInit         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:51:56     46s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  60.3 % )     0:00:01.4 /  0:00:01.5    1.0
[03/23 21:51:56     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:56     46s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:56     46s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.5
[03/23 21:51:56     46s] [ ExtractRC              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 21:51:56     46s] [ TimingUpdate           ]      1   0:00:00.2  (   7.9 % )     0:00:00.4 /  0:00:01.0    2.2
[03/23 21:51:56     46s] [ FullDelayCalc          ]      1   0:00:00.3  (  10.6 % )     0:00:00.3 /  0:00:00.7    2.8
[03/23 21:51:56     46s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 21:51:56     46s] [ MISC                   ]          0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 21:51:56     46s] ---------------------------------------------------------------------------------------------
[03/23 21:51:56     46s]  InitOpt #1 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:03.1    1.3
[03/23 21:51:56     46s] ---------------------------------------------------------------------------------------------
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/23 21:51:56     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:51:56     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.4 mem=2514.7M
[03/23 21:51:56     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2514.7M, EPOCH TIME: 1679622716.090237
[03/23 21:51:56     46s] Processing tracks to init pin-track alignment.
[03/23 21:51:56     46s] z: 2, totalTracks: 1
[03/23 21:51:56     46s] z: 4, totalTracks: 1
[03/23 21:51:56     46s] z: 6, totalTracks: 1
[03/23 21:51:56     46s] z: 8, totalTracks: 1
[03/23 21:51:56     46s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:56     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2514.7M, EPOCH TIME: 1679622716.093399
[03/23 21:51:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:56     46s] OPERPROF:     Starting CMU at level 3, MEM:2578.7M, EPOCH TIME: 1679622716.112243
[03/23 21:51:56     46s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2578.7M, EPOCH TIME: 1679622716.112779
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:51:56     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.021, MEM:2514.7M, EPOCH TIME: 1679622716.114211
[03/23 21:51:56     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2514.7M, EPOCH TIME: 1679622716.114342
[03/23 21:51:56     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.005, MEM:2514.7M, EPOCH TIME: 1679622716.119587
[03/23 21:51:56     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2514.7MB).
[03/23 21:51:56     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2514.7M, EPOCH TIME: 1679622716.120381
[03/23 21:51:56     46s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 21:51:56     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.4 mem=2514.7M
[03/23 21:51:56     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2514.7M, EPOCH TIME: 1679622716.124495
[03/23 21:51:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:2514.7M, EPOCH TIME: 1679622716.130228
[03/23 21:51:56     46s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 21:51:56     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:51:56     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.4 mem=2514.7M
[03/23 21:51:56     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2514.7M, EPOCH TIME: 1679622716.130782
[03/23 21:51:56     46s] Processing tracks to init pin-track alignment.
[03/23 21:51:56     46s] z: 2, totalTracks: 1
[03/23 21:51:56     46s] z: 4, totalTracks: 1
[03/23 21:51:56     46s] z: 6, totalTracks: 1
[03/23 21:51:56     46s] z: 8, totalTracks: 1
[03/23 21:51:56     46s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:56     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2514.7M, EPOCH TIME: 1679622716.135654
[03/23 21:51:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:56     46s] OPERPROF:     Starting CMU at level 3, MEM:2578.7M, EPOCH TIME: 1679622716.158662
[03/23 21:51:56     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2578.7M, EPOCH TIME: 1679622716.159031
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:51:56     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.024, MEM:2514.7M, EPOCH TIME: 1679622716.159966
[03/23 21:51:56     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2514.7M, EPOCH TIME: 1679622716.160039
[03/23 21:51:56     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2514.7M, EPOCH TIME: 1679622716.162587
[03/23 21:51:56     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2514.7MB).
[03/23 21:51:56     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.032, MEM:2514.7M, EPOCH TIME: 1679622716.163052
[03/23 21:51:56     46s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 21:51:56     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.5 mem=2514.7M
[03/23 21:51:56     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2514.7M, EPOCH TIME: 1679622716.165579
[03/23 21:51:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:2514.7M, EPOCH TIME: 1679622716.169120
[03/23 21:51:56     46s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 21:51:56     46s] *** Starting optimizing excluded clock nets MEM= 2514.7M) ***
[03/23 21:51:56     46s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2514.7M) ***
[03/23 21:51:56     46s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/23 21:51:56     46s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 21:51:56     46s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.5/0:02:19.7 (0.3), mem = 2514.7M
[03/23 21:51:56     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.1
[03/23 21:51:56     46s] ### Creating RouteCongInterface, started
[03/23 21:51:56     46s] ### Creating TopoMgr, started
[03/23 21:51:56     46s] ### Creating TopoMgr, finished
[03/23 21:51:56     46s] #optDebug: Start CG creation (mem=2514.7M)
[03/23 21:51:56     46s]  ...initializing CG  maxDriveDist 1605.198000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.519000 
[03/23 21:51:56     46s] (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgPrt (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgEgp (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgPbk (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgNrb(cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgObs (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgCon (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgPdm (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] #optDebug: {0, 1.000}
[03/23 21:51:56     46s] ### Creating RouteCongInterface, finished
[03/23 21:51:56     46s] Updated routing constraints on 0 nets.
[03/23 21:51:56     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.1
[03/23 21:51:56     46s] Bottom Preferred Layer:
[03/23 21:51:56     46s]     None
[03/23 21:51:56     46s] Via Pillar Rule:
[03/23 21:51:56     46s]     None
[03/23 21:51:56     46s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:46.6/0:02:19.8 (0.3), mem = 2591.3M
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] =============================================================================================
[03/23 21:51:56     46s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[03/23 21:51:56     46s] =============================================================================================
[03/23 21:51:56     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:51:56     46s] ---------------------------------------------------------------------------------------------
[03/23 21:51:56     46s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  89.2 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 21:51:56     46s] [ MISC                   ]          0:00:00.0  (  10.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:56     46s] ---------------------------------------------------------------------------------------------
[03/23 21:51:56     46s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 21:51:56     46s] ---------------------------------------------------------------------------------------------
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] End: GigaOpt Route Type Constraints Refinement
[03/23 21:51:56     46s] The useful skew maximum allowed delay is: 0.3
[03/23 21:51:56     46s] Deleting Lib Analyzer.
[03/23 21:51:56     46s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.7/0:02:19.9 (0.3), mem = 2591.3M
[03/23 21:51:56     46s] Info: 1 clock net  excluded from IPO operation.
[03/23 21:51:56     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.7 mem=2591.3M
[03/23 21:51:56     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.7 mem=2591.3M
[03/23 21:51:56     46s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 21:51:56     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.2
[03/23 21:51:56     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:51:56     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.7 mem=2591.3M
[03/23 21:51:56     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2591.3M, EPOCH TIME: 1679622716.406159
[03/23 21:51:56     46s] Processing tracks to init pin-track alignment.
[03/23 21:51:56     46s] z: 2, totalTracks: 1
[03/23 21:51:56     46s] z: 4, totalTracks: 1
[03/23 21:51:56     46s] z: 6, totalTracks: 1
[03/23 21:51:56     46s] z: 8, totalTracks: 1
[03/23 21:51:56     46s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:56     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2591.3M, EPOCH TIME: 1679622716.410497
[03/23 21:51:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:56     46s] OPERPROF:     Starting CMU at level 3, MEM:2655.3M, EPOCH TIME: 1679622716.433754
[03/23 21:51:56     46s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2655.3M, EPOCH TIME: 1679622716.434283
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:51:56     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.025, MEM:2591.3M, EPOCH TIME: 1679622716.435827
[03/23 21:51:56     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2591.3M, EPOCH TIME: 1679622716.435999
[03/23 21:51:56     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2591.3M, EPOCH TIME: 1679622716.438532
[03/23 21:51:56     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2591.3MB).
[03/23 21:51:56     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.033, MEM:2591.3M, EPOCH TIME: 1679622716.439274
[03/23 21:51:56     46s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 21:51:56     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.8 mem=2591.3M
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] Footprint cell information for calculating maxBufDist
[03/23 21:51:56     46s] *info: There are 16 candidate Buffer cells
[03/23 21:51:56     46s] *info: There are 15 candidate Inverter cells
[03/23 21:51:56     46s] 
[03/23 21:51:56     46s] #optDebug: Start CG creation (mem=2591.3M)
[03/23 21:51:56     46s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 21:51:56     46s] (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgPrt (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgEgp (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgPbk (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgNrb(cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgObs (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgCon (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s]  ...processing cgPdm (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     46s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2591.3M)
[03/23 21:51:56     47s] ### Creating RouteCongInterface, started
[03/23 21:51:56     47s] 
[03/23 21:51:56     47s] Creating Lib Analyzer ...
[03/23 21:51:56     47s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:51:56     47s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:51:56     47s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:51:56     47s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:51:56     47s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:51:56     47s] 
[03/23 21:51:56     47s] {RT rc-typ 0 4 4 0}
[03/23 21:51:57     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.6 mem=2591.3M
[03/23 21:51:57     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.6 mem=2591.3M
[03/23 21:51:57     47s] Creating Lib Analyzer, finished. 
[03/23 21:51:57     47s] 
[03/23 21:51:57     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:51:57     47s] 
[03/23 21:51:57     47s] #optDebug: {0, 1.000}
[03/23 21:51:57     47s] ### Creating RouteCongInterface, finished
[03/23 21:51:57     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2864.1M, EPOCH TIME: 1679622717.521503
[03/23 21:51:57     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2864.1M, EPOCH TIME: 1679622717.521649
[03/23 21:51:57     47s] 
[03/23 21:51:57     47s] Netlist preparation processing... 
[03/23 21:51:57     47s] Removed 0 instance
[03/23 21:51:57     47s] *info: Marking 0 isolation instances dont touch
[03/23 21:51:57     47s] *info: Marking 0 level shifter instances dont touch
[03/23 21:51:57     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2818.7M, EPOCH TIME: 1679622717.536662
[03/23 21:51:57     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/23 21:51:57     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:57     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:57     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:57     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:2549.5M, EPOCH TIME: 1679622717.542533
[03/23 21:51:57     47s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 21:51:57     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.2
[03/23 21:51:57     47s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:47.9/0:02:21.1 (0.3), mem = 2549.5M
[03/23 21:51:57     47s] 
[03/23 21:51:57     47s] =============================================================================================
[03/23 21:51:57     47s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[03/23 21:51:57     47s] =============================================================================================
[03/23 21:51:57     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:51:57     47s] ---------------------------------------------------------------------------------------------
[03/23 21:51:57     47s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  50.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:51:57     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:57     47s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:51:57     47s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:57     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:51:57     47s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  17.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 21:51:57     47s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:57     47s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:57     47s] [ MISC                   ]          0:00:00.3  (  27.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 21:51:57     47s] ---------------------------------------------------------------------------------------------
[03/23 21:51:57     47s]  SimplifyNetlist #1 TOTAL           0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 21:51:57     47s] ---------------------------------------------------------------------------------------------
[03/23 21:51:57     47s] 
[03/23 21:51:57     47s] Activate 1st preCTS DRV-based MLT
[03/23 21:51:57     47s] Deleting Lib Analyzer.
[03/23 21:51:57     47s] Begin: GigaOpt high fanout net optimization
[03/23 21:51:57     47s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 21:51:57     47s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 21:51:57     47s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.9/0:02:21.1 (0.3), mem = 2549.5M
[03/23 21:51:57     47s] Info: 1 clock net  excluded from IPO operation.
[03/23 21:51:57     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.3
[03/23 21:51:57     47s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:51:57     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.9 mem=2549.5M
[03/23 21:51:57     47s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:51:57     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2549.5M, EPOCH TIME: 1679622717.587787
[03/23 21:51:57     47s] Processing tracks to init pin-track alignment.
[03/23 21:51:57     47s] z: 2, totalTracks: 1
[03/23 21:51:57     47s] z: 4, totalTracks: 1
[03/23 21:51:57     47s] z: 6, totalTracks: 1
[03/23 21:51:57     47s] z: 8, totalTracks: 1
[03/23 21:51:57     47s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:57     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2549.5M, EPOCH TIME: 1679622717.591070
[03/23 21:51:57     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:57     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:57     47s] 
[03/23 21:51:57     47s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:57     47s] OPERPROF:     Starting CMU at level 3, MEM:2614.2M, EPOCH TIME: 1679622717.605043
[03/23 21:51:57     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2614.2M, EPOCH TIME: 1679622717.605526
[03/23 21:51:57     47s] 
[03/23 21:51:57     47s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:51:57     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.016, MEM:2550.2M, EPOCH TIME: 1679622717.606660
[03/23 21:51:57     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2550.2M, EPOCH TIME: 1679622717.606766
[03/23 21:51:57     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2550.2M, EPOCH TIME: 1679622717.608803
[03/23 21:51:57     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2550.2MB).
[03/23 21:51:57     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.022, MEM:2550.2M, EPOCH TIME: 1679622717.609783
[03/23 21:51:57     47s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 21:51:57     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.0 mem=2550.2M
[03/23 21:51:57     47s] ### Creating RouteCongInterface, started
[03/23 21:51:57     47s] 
[03/23 21:51:57     47s] Creating Lib Analyzer ...
[03/23 21:51:57     48s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:51:57     48s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:51:57     48s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:51:57     48s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:51:57     48s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:51:57     48s] 
[03/23 21:51:57     48s] {RT rc-typ 0 4 4 0}
[03/23 21:51:58     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.6 mem=2550.2M
[03/23 21:51:58     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.6 mem=2550.2M
[03/23 21:51:58     48s] Creating Lib Analyzer, finished. 
[03/23 21:51:58     48s] 
[03/23 21:51:58     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 21:51:58     48s] 
[03/23 21:51:58     48s] #optDebug: {0, 1.000}
[03/23 21:51:58     48s] ### Creating RouteCongInterface, finished
[03/23 21:51:58     48s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:51:58     48s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:51:58     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:51:58     48s] Total-nets :: 2622, Stn-nets :: 0, ratio :: 0 %, Total-len 87469.5, Stn-len 0
[03/23 21:51:58     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2663.3M, EPOCH TIME: 1679622718.454643
[03/23 21:51:58     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:58     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:58     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:58     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:58     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.004, MEM:2550.0M, EPOCH TIME: 1679622718.458211
[03/23 21:51:58     48s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 21:51:58     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.3
[03/23 21:51:58     48s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.1), totSession cpu/real = 0:00:48.9/0:02:22.0 (0.3), mem = 2550.0M
[03/23 21:51:58     48s] 
[03/23 21:51:58     48s] =============================================================================================
[03/23 21:51:58     48s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[03/23 21:51:58     48s] =============================================================================================
[03/23 21:51:58     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:51:58     48s] ---------------------------------------------------------------------------------------------
[03/23 21:51:58     48s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  70.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:51:58     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:58     48s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 21:51:58     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:51:58     48s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:58     48s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:58     48s] [ MISC                   ]          0:00:00.2  (  24.3 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 21:51:58     48s] ---------------------------------------------------------------------------------------------
[03/23 21:51:58     48s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.1
[03/23 21:51:58     48s] ---------------------------------------------------------------------------------------------
[03/23 21:51:58     48s] 
[03/23 21:51:58     48s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 21:51:58     48s] End: GigaOpt high fanout net optimization
[03/23 21:51:58     48s] Begin: GigaOpt DRV Optimization
[03/23 21:51:58     48s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 6 -largeScaleFixing -maxIter 2 -max_fanout -max_len -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 21:51:58     48s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.9/0:02:22.0 (0.3), mem = 2550.0M
[03/23 21:51:58     48s] Info: 1 clock net  excluded from IPO operation.
[03/23 21:51:58     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.4
[03/23 21:51:58     48s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:51:58     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.9 mem=2550.0M
[03/23 21:51:58     48s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:51:58     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2550.0M, EPOCH TIME: 1679622718.464997
[03/23 21:51:58     48s] Processing tracks to init pin-track alignment.
[03/23 21:51:58     48s] z: 2, totalTracks: 1
[03/23 21:51:58     48s] z: 4, totalTracks: 1
[03/23 21:51:58     48s] z: 6, totalTracks: 1
[03/23 21:51:58     48s] z: 8, totalTracks: 1
[03/23 21:51:58     48s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:58     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2550.0M, EPOCH TIME: 1679622718.468386
[03/23 21:51:58     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:58     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:58     48s] 
[03/23 21:51:58     48s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:58     48s] OPERPROF:     Starting CMU at level 3, MEM:2614.8M, EPOCH TIME: 1679622718.485085
[03/23 21:51:58     48s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2614.8M, EPOCH TIME: 1679622718.485643
[03/23 21:51:58     48s] 
[03/23 21:51:58     48s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:51:58     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2550.8M, EPOCH TIME: 1679622718.487070
[03/23 21:51:58     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2550.8M, EPOCH TIME: 1679622718.487198
[03/23 21:51:58     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2550.8M, EPOCH TIME: 1679622718.490575
[03/23 21:51:58     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2550.8MB).
[03/23 21:51:58     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.026, MEM:2550.8M, EPOCH TIME: 1679622718.491451
[03/23 21:51:58     48s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 21:51:58     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.9 mem=2550.8M
[03/23 21:51:58     48s] ### Creating RouteCongInterface, started
[03/23 21:51:58     48s] 
[03/23 21:51:58     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 21:51:58     48s] 
[03/23 21:51:58     48s] #optDebug: {0, 1.000}
[03/23 21:51:58     48s] ### Creating RouteCongInterface, finished
[03/23 21:51:58     49s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 21:51:58     49s] [GPS-DRV] maxDensity (design): 0.95
[03/23 21:51:58     49s] [GPS-DRV] maxLocalDensity: 1.2
[03/23 21:51:58     49s] [GPS-DRV] All active and enabled setup views
[03/23 21:51:58     49s] [GPS-DRV]     setupAnalysis
[03/23 21:51:58     49s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:51:58     49s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:51:58     49s] [GPS-DRV] maxFanoutLoad on
[03/23 21:51:58     49s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 21:51:58     49s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 21:51:58     49s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 21:51:58     49s] [GPS-DRV] timing-driven DRV settings
[03/23 21:51:58     49s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 21:51:58     49s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2842.7M, EPOCH TIME: 1679622718.871020
[03/23 21:51:58     49s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2842.7M, EPOCH TIME: 1679622718.871130
[03/23 21:51:58     49s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:51:58     49s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:51:58     49s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:51:58     49s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 21:51:58     49s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:51:58     49s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 21:51:58     49s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:51:58     49s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:51:58     49s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:51:58     49s] Info: violation cost 435.219788 (cap = 6.912824, tran = 419.369446, len = 0.000000, fanout load = 8.937500, fanout count = 0.000000, glitch 0.000000)
[03/23 21:51:58     49s] |    26|   456|    -2.20|    12|    12|    -0.47|    24|    24|     0|     0|    -1.45|  -451.86|       0|       0|       0| 33.79%|          |         |
[03/23 21:51:58     49s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:51:59     49s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:51:59     50s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:51:59     50s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:51:59     50s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:51:59     50s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.34|  -315.74|      46|       0|      16| 33.98%| 0:00:01.0|  2999.3M|
[03/23 21:51:59     50s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:51:59     50s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:51:59     50s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:51:59     50s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.34|  -315.74|       0|       0|       0| 33.98%| 0:00:00.0|  2999.3M|
[03/23 21:51:59     50s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2999.3M) ***
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] Total-nets :: 2668, Stn-nets :: 0, ratio :: 0 %, Total-len 87472.3, Stn-len 0
[03/23 21:51:59     50s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2839.4M, EPOCH TIME: 1679622719.130282
[03/23 21:51:59     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2601).
[03/23 21:51:59     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:59     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:59     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:59     50s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.009, MEM:2568.2M, EPOCH TIME: 1679622719.138876
[03/23 21:51:59     50s] TotalInstCnt at PhyDesignMc Destruction: 2601
[03/23 21:51:59     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.4
[03/23 21:51:59     50s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:00.7 (1.8), totSession cpu/real = 0:00:50.1/0:02:22.7 (0.4), mem = 2568.2M
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] =============================================================================================
[03/23 21:51:59     50s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.14-s109_1
[03/23 21:51:59     50s] =============================================================================================
[03/23 21:51:59     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:51:59     50s] ---------------------------------------------------------------------------------------------
[03/23 21:51:59     50s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 21:51:59     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:59     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 21:51:59     50s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:59     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 21:51:59     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:59     50s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.7    2.9
[03/23 21:51:59     50s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.6    3.0
[03/23 21:51:59     50s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:51:59     50s] [ OptEval                ]      3   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.1    3.6
[03/23 21:51:59     50s] [ OptCommit              ]      3   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:51:59     50s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   4.8 % )     0:00:00.1 /  0:00:00.3    3.4
[03/23 21:51:59     50s] [ IncrDelayCalc          ]     28   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.3    4.1
[03/23 21:51:59     50s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    2.6
[03/23 21:51:59     50s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    2.4
[03/23 21:51:59     50s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.1    3.2
[03/23 21:51:59     50s] [ MISC                   ]          0:00:00.4  (  54.7 % )     0:00:00.4 /  0:00:00.4    1.1
[03/23 21:51:59     50s] ---------------------------------------------------------------------------------------------
[03/23 21:51:59     50s]  DrvOpt #2 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.2    1.8
[03/23 21:51:59     50s] ---------------------------------------------------------------------------------------------
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] End: GigaOpt DRV Optimization
[03/23 21:51:59     50s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/23 21:51:59     50s] **optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1978.1M, totSessionCpu=0:00:50 **
[03/23 21:51:59     50s] Deactivate 1st preCTS DRV-based MLT
[03/23 21:51:59     50s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:51:59     50s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] Active setup views:
[03/23 21:51:59     50s]  setupAnalysis
[03/23 21:51:59     50s]   Dominating endpoints: 0
[03/23 21:51:59     50s]   Dominating TNS: -0.000
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] Activate optFanout-based MLT
[03/23 21:51:59     50s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:51:59     50s] Deleting Lib Analyzer.
[03/23 21:51:59     50s] Begin: GigaOpt Global Optimization
[03/23 21:51:59     50s] *info: use new DP (enabled)
[03/23 21:51:59     50s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 21:51:59     50s] Info: 1 clock net  excluded from IPO operation.
[03/23 21:51:59     50s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.1/0:02:22.7 (0.4), mem = 2701.0M
[03/23 21:51:59     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.5
[03/23 21:51:59     50s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:51:59     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.1 mem=2701.0M
[03/23 21:51:59     50s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:51:59     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2701.0M, EPOCH TIME: 1679622719.185313
[03/23 21:51:59     50s] Processing tracks to init pin-track alignment.
[03/23 21:51:59     50s] z: 2, totalTracks: 1
[03/23 21:51:59     50s] z: 4, totalTracks: 1
[03/23 21:51:59     50s] z: 6, totalTracks: 1
[03/23 21:51:59     50s] z: 8, totalTracks: 1
[03/23 21:51:59     50s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:51:59     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2701.0M, EPOCH TIME: 1679622719.190184
[03/23 21:51:59     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:59     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:51:59     50s] OPERPROF:     Starting CMU at level 3, MEM:2766.5M, EPOCH TIME: 1679622719.212933
[03/23 21:51:59     50s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2766.5M, EPOCH TIME: 1679622719.213450
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:51:59     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2702.5M, EPOCH TIME: 1679622719.214785
[03/23 21:51:59     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2702.5M, EPOCH TIME: 1679622719.214898
[03/23 21:51:59     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2702.5M, EPOCH TIME: 1679622719.218072
[03/23 21:51:59     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2702.5MB).
[03/23 21:51:59     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:2702.5M, EPOCH TIME: 1679622719.218898
[03/23 21:51:59     50s] TotalInstCnt at PhyDesignMc Initialization: 2601
[03/23 21:51:59     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.2 mem=2702.5M
[03/23 21:51:59     50s] ### Creating RouteCongInterface, started
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] Creating Lib Analyzer ...
[03/23 21:51:59     50s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:51:59     50s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:51:59     50s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:51:59     50s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:51:59     50s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] {RT rc-typ 0 4 4 0}
[03/23 21:51:59     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.8 mem=2702.5M
[03/23 21:51:59     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.8 mem=2702.5M
[03/23 21:51:59     50s] Creating Lib Analyzer, finished. 
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:51:59     50s] 
[03/23 21:51:59     50s] #optDebug: {0, 1.000}
[03/23 21:51:59     50s] ### Creating RouteCongInterface, finished
[03/23 21:52:00     51s] *info: 1 clock net excluded
[03/23 21:52:00     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2899.0M, EPOCH TIME: 1679622720.306213
[03/23 21:52:00     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2899.0M, EPOCH TIME: 1679622720.306841
[03/23 21:52:00     51s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 21:52:00     51s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 21:52:00     51s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:52:00     51s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:00     51s] ** GigaOpt Global Opt WNS Slack -1.343  TNS Slack -315.737 
[03/23 21:52:00     51s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:52:00     51s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:52:00     51s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:52:00     51s] |  -1.343|-315.737|   33.98%|   0:00:00.0| 2899.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 21:52:00     51s] |        |        |         |            |        |             |         | _r_REG227_S1/D                                     |
[03/23 21:52:00     51s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/23 21:52:00     51s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:52:00     52s] |  -0.075|  -0.134|   34.08%|   0:00:00.0| 3064.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 21:52:00     52s] |        |        |         |            |        |             |         | _r_REG328_S1/D                                     |
[03/23 21:52:00     52s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:52:00     52s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:52:00     52s] |  -0.075|  -0.134|   34.08%|   0:00:00.0| 3064.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 21:52:00     52s] |        |        |         |            |        |             |         | _r_REG328_S1/D                                     |
[03/23 21:52:00     52s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:52:00     52s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:52:00     52s] |  -0.075|  -0.134|   34.08%|   0:00:00.0| 3064.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 21:52:00     52s] |        |        |         |            |        |             |         | _r_REG328_S1/D                                     |
[03/23 21:52:00     52s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:52:00     52s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:52:00     52s] |   0.050|   0.000|   34.10%|   0:00:00.0| 3067.5M|           NA|       NA| NA                                                 |
[03/23 21:52:00     52s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:52:00     52s] 
[03/23 21:52:00     52s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.1 real=0:00:00.0 mem=3067.5M) ***
[03/23 21:52:00     52s] 
[03/23 21:52:00     52s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:00.0 mem=3067.5M) ***
[03/23 21:52:00     52s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 21:52:00     52s] Total-nets :: 2672, Stn-nets :: 4, ratio :: 0.149701 %, Total-len 87435.4, Stn-len 203.2
[03/23 21:52:00     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2907.7M, EPOCH TIME: 1679622720.700502
[03/23 21:52:00     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2605).
[03/23 21:52:00     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:00     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:00     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:00     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.010, MEM:2620.4M, EPOCH TIME: 1679622720.710734
[03/23 21:52:00     52s] TotalInstCnt at PhyDesignMc Destruction: 2605
[03/23 21:52:00     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.5
[03/23 21:52:00     52s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:01.5 (1.6), totSession cpu/real = 0:00:52.5/0:02:24.3 (0.4), mem = 2620.4M
[03/23 21:52:00     52s] 
[03/23 21:52:00     52s] =============================================================================================
[03/23 21:52:00     52s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[03/23 21:52:00     52s] =============================================================================================
[03/23 21:52:00     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:52:00     52s] ---------------------------------------------------------------------------------------------
[03/23 21:52:00     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 21:52:00     52s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  42.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:52:00     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:00     52s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:52:00     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:00     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:52:00     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:00     52s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    3.3
[03/23 21:52:00     52s] [ TransformInit          ]      1   0:00:00.4  (  26.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 21:52:00     52s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.1 % )     0:00:00.3 /  0:00:01.0    3.7
[03/23 21:52:00     52s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:00     52s] [ OptEval                ]      4   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.6    5.3
[03/23 21:52:00     52s] [ OptCommit              ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:52:00     52s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.2    3.3
[03/23 21:52:00     52s] [ IncrDelayCalc          ]     18   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    4.8
[03/23 21:52:00     52s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:00     52s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:00     52s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:00     52s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    2.1
[03/23 21:52:00     52s] [ MISC                   ]          0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.2    2.0
[03/23 21:52:00     52s] ---------------------------------------------------------------------------------------------
[03/23 21:52:00     52s]  GlobalOpt #1 TOTAL                 0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:02.4    1.6
[03/23 21:52:00     52s] ---------------------------------------------------------------------------------------------
[03/23 21:52:00     52s] 
[03/23 21:52:00     52s] End: GigaOpt Global Optimization
[03/23 21:52:00     52s] Deactivate optFanout-based MLT
[03/23 21:52:00     52s] *** Timing Is met
[03/23 21:52:00     52s] *** Check timing (0:00:00.0)
[03/23 21:52:00     52s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:52:00     52s] Deleting Lib Analyzer.
[03/23 21:52:00     52s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 21:52:00     52s] Info: 1 clock net  excluded from IPO operation.
[03/23 21:52:00     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.6 mem=2620.4M
[03/23 21:52:00     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.6 mem=2620.4M
[03/23 21:52:00     52s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 21:52:00     52s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:52:00     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.6 mem=2897.1M
[03/23 21:52:00     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2897.1M, EPOCH TIME: 1679622720.746729
[03/23 21:52:00     52s] Processing tracks to init pin-track alignment.
[03/23 21:52:00     52s] z: 2, totalTracks: 1
[03/23 21:52:00     52s] z: 4, totalTracks: 1
[03/23 21:52:00     52s] z: 6, totalTracks: 1
[03/23 21:52:00     52s] z: 8, totalTracks: 1
[03/23 21:52:00     52s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:00     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2897.1M, EPOCH TIME: 1679622720.749852
[03/23 21:52:00     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:00     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:00     52s] 
[03/23 21:52:00     52s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:00     52s] OPERPROF:     Starting CMU at level 3, MEM:2977.1M, EPOCH TIME: 1679622720.766119
[03/23 21:52:00     52s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:3009.1M, EPOCH TIME: 1679622720.769192
[03/23 21:52:00     52s] 
[03/23 21:52:00     52s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:00     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:2913.1M, EPOCH TIME: 1679622720.773757
[03/23 21:52:00     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2913.1M, EPOCH TIME: 1679622720.773845
[03/23 21:52:00     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2913.1M, EPOCH TIME: 1679622720.776206
[03/23 21:52:00     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2913.1MB).
[03/23 21:52:00     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.030, MEM:2913.1M, EPOCH TIME: 1679622720.777092
[03/23 21:52:00     52s] TotalInstCnt at PhyDesignMc Initialization: 2605
[03/23 21:52:00     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.6 mem=2913.1M
[03/23 21:52:00     52s] Begin: Area Reclaim Optimization
[03/23 21:52:00     52s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:52.6/0:02:24.3 (0.4), mem = 2913.1M
[03/23 21:52:00     52s] 
[03/23 21:52:00     52s] Creating Lib Analyzer ...
[03/23 21:52:00     52s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:52:00     52s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:52:00     52s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:52:00     52s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:52:00     52s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:52:00     52s] 
[03/23 21:52:00     52s] {RT rc-typ 0 4 4 0}
[03/23 21:52:01     53s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:53.3 mem=2915.1M
[03/23 21:52:01     53s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:53.3 mem=2915.1M
[03/23 21:52:01     53s] Creating Lib Analyzer, finished. 
[03/23 21:52:01     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.6
[03/23 21:52:01     53s] ### Creating RouteCongInterface, started
[03/23 21:52:01     53s] 
[03/23 21:52:01     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:52:01     53s] 
[03/23 21:52:01     53s] #optDebug: {0, 1.000}
[03/23 21:52:01     53s] ### Creating RouteCongInterface, finished
[03/23 21:52:01     53s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2915.1M, EPOCH TIME: 1679622721.725216
[03/23 21:52:01     53s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2915.1M, EPOCH TIME: 1679622721.725398
[03/23 21:52:01     53s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:52:01     53s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:01     53s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 34.10
[03/23 21:52:01     53s] +---------+---------+--------+--------+------------+--------+
[03/23 21:52:01     53s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 21:52:01     53s] +---------+---------+--------+--------+------------+--------+
[03/23 21:52:01     53s] |   34.10%|        -|   0.050|   0.000|   0:00:00.0| 2915.1M|
[03/23 21:52:01     53s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 21:52:01     53s] |   34.10%|        0|   0.050|   0.000|   0:00:00.0| 2915.1M|
[03/23 21:52:01     53s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:01     53s] |   34.08%|        4|   0.050|   0.000|   0:00:00.0| 3054.9M|
[03/23 21:52:01     54s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:01     54s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:02     54s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:02     54s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:02     54s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:02     55s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:02     55s] |   31.18%|      592|   0.050|   0.000|   0:00:01.0| 3084.3M|
[03/23 21:52:02     55s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:02     55s] |   31.05%|       36|   0.050|   0.000|   0:00:00.0| 3100.3M|
[03/23 21:52:02     55s] |   31.05%|        0|   0.050|   0.000|   0:00:00.0| 3100.3M|
[03/23 21:52:02     55s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 21:52:02     55s] |   31.05%|        0|   0.050|   0.000|   0:00:00.0| 3100.3M|
[03/23 21:52:02     55s] +---------+---------+--------+--------+------------+--------+
[03/23 21:52:02     55s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 31.05
[03/23 21:52:02     55s] 
[03/23 21:52:02     55s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 1 Resize = 628 **
[03/23 21:52:02     55s] --------------------------------------------------------------
[03/23 21:52:02     55s] |                                   | Total     | Sequential |
[03/23 21:52:02     55s] --------------------------------------------------------------
[03/23 21:52:02     55s] | Num insts resized                 |     602  |     151    |
[03/23 21:52:02     55s] | Num insts undone                  |       0  |       0    |
[03/23 21:52:02     55s] | Num insts Downsized               |     602  |     151    |
[03/23 21:52:02     55s] | Num insts Samesized               |       0  |       0    |
[03/23 21:52:02     55s] | Num insts Upsized                 |       0  |       0    |
[03/23 21:52:02     55s] | Num multiple commits+uncommits    |      26  |       -    |
[03/23 21:52:02     55s] --------------------------------------------------------------
[03/23 21:52:02     55s] 
[03/23 21:52:02     55s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/23 21:52:02     55s] End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:02.0) **
[03/23 21:52:02     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.6
[03/23 21:52:02     55s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.1/0:00:01.7 (1.8), totSession cpu/real = 0:00:55.8/0:02:26.1 (0.4), mem = 3100.3M
[03/23 21:52:02     55s] 
[03/23 21:52:02     55s] =============================================================================================
[03/23 21:52:02     55s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[03/23 21:52:02     55s] =============================================================================================
[03/23 21:52:02     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:52:02     55s] ---------------------------------------------------------------------------------------------
[03/23 21:52:02     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 21:52:02     55s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  39.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:52:02     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:02     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:02     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:02     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:02     55s] [ OptimizationStep       ]      1   0:00:00.0  (   2.2 % )     0:00:00.8 /  0:00:02.2    2.8
[03/23 21:52:02     55s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.2 % )     0:00:00.7 /  0:00:02.1    2.9
[03/23 21:52:02     55s] [ OptGetWeight           ]     61   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:02     55s] [ OptEval                ]     61   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.5    3.5
[03/23 21:52:02     55s] [ OptCommit              ]     61   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 21:52:02     55s] [ PostCommitDelayUpdate  ]     61   0:00:00.1  (   5.9 % )     0:00:00.3 /  0:00:00.9    3.3
[03/23 21:52:02     55s] [ IncrDelayCalc          ]    153   0:00:00.2  (   9.9 % )     0:00:00.2 /  0:00:00.8    4.7
[03/23 21:52:02     55s] [ IncrTimingUpdate       ]     29   0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.6    2.5
[03/23 21:52:02     55s] [ MISC                   ]          0:00:00.3  (  14.8 % )     0:00:00.3 /  0:00:00.2    0.9
[03/23 21:52:02     55s] ---------------------------------------------------------------------------------------------
[03/23 21:52:02     55s]  AreaOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:03.1    1.8
[03/23 21:52:02     55s] ---------------------------------------------------------------------------------------------
[03/23 21:52:02     55s] 
[03/23 21:52:02     55s] Executing incremental physical updates
[03/23 21:52:02     55s] Executing incremental physical updates
[03/23 21:52:02     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2940.5M, EPOCH TIME: 1679622722.509539
[03/23 21:52:02     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2601).
[03/23 21:52:02     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:02     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:02     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:02     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.009, MEM:2669.2M, EPOCH TIME: 1679622722.518312
[03/23 21:52:02     55s] TotalInstCnt at PhyDesignMc Destruction: 2601
[03/23 21:52:02     55s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2669.21M, totSessionCpu=0:00:56).
[03/23 21:52:02     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2669.2M, EPOCH TIME: 1679622722.566614
[03/23 21:52:02     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:02     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:02     55s] 
[03/23 21:52:02     55s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:02     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2669.9M, EPOCH TIME: 1679622722.585238
[03/23 21:52:02     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:02     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:02     55s] **INFO: Flow update: Design is easy to close.
[03/23 21:52:02     55s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:55.9/0:02:26.1 (0.4), mem = 2669.9M
[03/23 21:52:02     55s] 
[03/23 21:52:02     55s] *** Start incrementalPlace ***
[03/23 21:52:02     55s] User Input Parameters:
[03/23 21:52:02     55s] - Congestion Driven    : On
[03/23 21:52:02     55s] - Timing Driven        : On
[03/23 21:52:02     55s] - Area-Violation Based : On
[03/23 21:52:02     55s] - Start Rollback Level : -5
[03/23 21:52:02     55s] - Legalized            : On
[03/23 21:52:02     55s] - Window Based         : Off
[03/23 21:52:02     55s] - eDen incr mode       : Off
[03/23 21:52:02     55s] - Small incr mode      : Off
[03/23 21:52:02     55s] 
[03/23 21:52:02     55s] no activity file in design. spp won't run.
[03/23 21:52:02     55s] Effort level <high> specified for reg2reg path_group
[03/23 21:52:02     55s] No Views given, use default active views for adaptive view pruning
[03/23 21:52:02     55s] SKP will enable view:
[03/23 21:52:02     55s]   setupAnalysis
[03/23 21:52:02     55s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2671.9M, EPOCH TIME: 1679622722.675185
[03/23 21:52:02     55s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:02     55s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:02     55s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:2671.9M, EPOCH TIME: 1679622722.679870
[03/23 21:52:02     55s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2671.9M, EPOCH TIME: 1679622722.680004
[03/23 21:52:02     55s] Starting Early Global Route congestion estimation: mem = 2671.9M
[03/23 21:52:02     55s] (I)      ================== Layers ==================
[03/23 21:52:02     55s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:02     55s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:52:02     55s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:02     55s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:52:02     55s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:52:02     55s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:52:02     55s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:52:02     55s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:52:02     55s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:52:02     55s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:52:02     55s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:52:02     55s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:52:02     55s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:52:02     55s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:52:02     55s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:52:02     55s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:52:02     55s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:52:02     55s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:52:02     55s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:52:02     55s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:02     55s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:52:02     55s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:02     55s] (I)      Started Import and model ( Curr Mem: 2671.95 MB )
[03/23 21:52:02     55s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:02     55s] (I)      == Non-default Options ==
[03/23 21:52:02     55s] (I)      Maximum routing layer                              : 4
[03/23 21:52:02     55s] (I)      Number of threads                                  : 6
[03/23 21:52:02     55s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 21:52:02     55s] (I)      Method to set GCell size                           : row
[03/23 21:52:02     55s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:52:02     55s] (I)      Use row-based GCell size
[03/23 21:52:02     55s] (I)      Use row-based GCell align
[03/23 21:52:02     55s] (I)      layer 0 area = 89000
[03/23 21:52:02     55s] (I)      layer 1 area = 120000
[03/23 21:52:02     55s] (I)      layer 2 area = 120000
[03/23 21:52:02     55s] (I)      layer 3 area = 120000
[03/23 21:52:02     55s] (I)      GCell unit size   : 3600
[03/23 21:52:02     55s] (I)      GCell multiplier  : 1
[03/23 21:52:02     55s] (I)      GCell row height  : 3600
[03/23 21:52:02     55s] (I)      Actual row height : 3600
[03/23 21:52:02     55s] (I)      GCell align ref   : 7000 7000
[03/23 21:52:02     55s] [NR-eGR] Track table information for default rule: 
[03/23 21:52:02     55s] [NR-eGR] M1 has single uniform track structure
[03/23 21:52:02     55s] [NR-eGR] M2 has single uniform track structure
[03/23 21:52:02     55s] [NR-eGR] M3 has single uniform track structure
[03/23 21:52:02     55s] [NR-eGR] M4 has single uniform track structure
[03/23 21:52:02     55s] [NR-eGR] M5 has single uniform track structure
[03/23 21:52:02     55s] [NR-eGR] M6 has single uniform track structure
[03/23 21:52:02     55s] [NR-eGR] MQ has single uniform track structure
[03/23 21:52:02     55s] [NR-eGR] LM has single uniform track structure
[03/23 21:52:02     55s] (I)      ============== Default via ===============
[03/23 21:52:02     55s] (I)      +---+------------------+-----------------+
[03/23 21:52:02     55s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:52:02     55s] (I)      +---+------------------+-----------------+
[03/23 21:52:02     55s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:52:02     55s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:52:02     55s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:52:02     55s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:52:02     55s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:52:02     55s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:52:02     55s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:52:02     55s] (I)      +---+------------------+-----------------+
[03/23 21:52:02     55s] [NR-eGR] Read 5606 PG shapes
[03/23 21:52:02     55s] [NR-eGR] Read 0 clock shapes
[03/23 21:52:02     55s] [NR-eGR] Read 0 other shapes
[03/23 21:52:02     55s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:52:02     55s] [NR-eGR] #Instance Blockages : 0
[03/23 21:52:02     55s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:52:02     55s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:52:02     55s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:52:02     55s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:52:02     55s] [NR-eGR] #Other Blockages    : 0
[03/23 21:52:02     55s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:52:02     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 21:52:02     55s] [NR-eGR] Read 2668 nets ( ignored 0 )
[03/23 21:52:02     55s] (I)      early_global_route_priority property id does not exist.
[03/23 21:52:02     55s] (I)      Read Num Blocks=5606  Num Prerouted Wires=0  Num CS=0
[03/23 21:52:02     55s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 0
[03/23 21:52:02     55s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 0
[03/23 21:52:02     55s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 21:52:02     55s] (I)      Number of ignored nets                =      0
[03/23 21:52:02     55s] (I)      Number of connected nets              =      0
[03/23 21:52:02     55s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 21:52:02     55s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 21:52:02     55s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:52:02     55s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:52:02     55s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:52:02     55s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:52:02     55s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:52:02     55s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:52:02     55s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:52:02     55s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 21:52:02     55s] (I)      Ndr track 0 does not exist
[03/23 21:52:02     55s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:52:02     55s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:52:02     55s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:52:02     55s] (I)      Site width          :   400  (dbu)
[03/23 21:52:02     55s] (I)      Row height          :  3600  (dbu)
[03/23 21:52:02     55s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:52:02     55s] (I)      GCell width         :  3600  (dbu)
[03/23 21:52:02     55s] (I)      GCell height        :  3600  (dbu)
[03/23 21:52:02     55s] (I)      Grid                :    83   111     4
[03/23 21:52:02     55s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:52:02     55s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:52:02     55s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:52:02     55s] (I)      Default wire width  :   160   200   200   200
[03/23 21:52:02     55s] (I)      Default wire space  :   160   200   200   200
[03/23 21:52:02     55s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:52:02     55s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:52:02     55s] (I)      First track coord   :   400   400   400   400
[03/23 21:52:02     55s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:52:02     56s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:52:02     56s] (I)      Num of masks        :     1     1     1     1
[03/23 21:52:02     56s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:52:02     56s] (I)      --------------------------------------------------------
[03/23 21:52:02     56s] 
[03/23 21:52:02     56s] [NR-eGR] ============ Routing rule table ============
[03/23 21:52:02     56s] [NR-eGR] Rule id: 0  Nets: 2668
[03/23 21:52:02     56s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:52:02     56s] (I)                    Layer    2    3    4 
[03/23 21:52:02     56s] (I)                    Pitch  400  400  400 
[03/23 21:52:02     56s] (I)             #Used tracks    1    1    1 
[03/23 21:52:02     56s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:02     56s] [NR-eGR] ========================================
[03/23 21:52:02     56s] [NR-eGR] 
[03/23 21:52:02     56s] (I)      =============== Blocked Tracks ===============
[03/23 21:52:02     56s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:02     56s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:52:02     56s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:02     56s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:52:02     56s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:52:02     56s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:52:02     56s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:52:02     56s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:02     56s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2671.95 MB )
[03/23 21:52:02     56s] (I)      Reset routing kernel
[03/23 21:52:02     56s] (I)      Started Global Routing ( Curr Mem: 2671.95 MB )
[03/23 21:52:02     56s] (I)      totalPins=9476  totalGlobalPin=9378 (98.97%)
[03/23 21:52:02     56s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:52:02     56s] [NR-eGR] Layer group 1: route 2668 net(s) in layer range [2, 4]
[03/23 21:52:02     56s] (I)      
[03/23 21:52:02     56s] (I)      ============  Phase 1a Route ============
[03/23 21:52:02     56s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 84
[03/23 21:52:02     56s] (I)      Usage: 23097 = (10912 H, 12185 V) = (19.11% H, 9.23% V) = (3.928e+04um H, 4.387e+04um V)
[03/23 21:52:02     56s] (I)      
[03/23 21:52:02     56s] (I)      ============  Phase 1b Route ============
[03/23 21:52:02     56s] (I)      Usage: 23113 = (10918 H, 12195 V) = (19.12% H, 9.24% V) = (3.930e+04um H, 4.390e+04um V)
[03/23 21:52:02     56s] (I)      Overflow of layer group 1: 5.26% H + 0.07% V. EstWL: 8.320680e+04um
[03/23 21:52:02     56s] (I)      Congestion metric : 5.26%H 0.07%V, 5.33%HV
[03/23 21:52:02     56s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:52:02     56s] (I)      
[03/23 21:52:02     56s] (I)      ============  Phase 1c Route ============
[03/23 21:52:02     56s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:02     56s] (I)      Usage: 23111 = (10918 H, 12193 V) = (19.12% H, 9.24% V) = (3.930e+04um H, 4.389e+04um V)
[03/23 21:52:02     56s] (I)      
[03/23 21:52:02     56s] (I)      ============  Phase 1d Route ============
[03/23 21:52:02     56s] (I)      Usage: 23111 = (10918 H, 12193 V) = (19.12% H, 9.24% V) = (3.930e+04um H, 4.389e+04um V)
[03/23 21:52:02     56s] (I)      
[03/23 21:52:02     56s] (I)      ============  Phase 1e Route ============
[03/23 21:52:02     56s] (I)      Usage: 23193 = (10916 H, 12277 V) = (19.12% H, 9.30% V) = (3.930e+04um H, 4.420e+04um V)
[03/23 21:52:02     56s] [NR-eGR] Early Global Route overflow of layer group 1: 5.30% H + 0.07% V. EstWL: 8.349480e+04um
[03/23 21:52:02     56s] (I)      
[03/23 21:52:02     56s] (I)      ============  Phase 1l Route ============
[03/23 21:52:02     56s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:52:02     56s] (I)      Layer  2:      74906     14008         5         639       81531    ( 0.78%) 
[03/23 21:52:02     56s] (I)      Layer  3:      58955     10969       205         684       81234    ( 0.83%) 
[03/23 21:52:02     56s] (I)      Layer  4:      60178      1063         4         720       81450    ( 0.88%) 
[03/23 21:52:02     56s] (I)      Total:        194039     26040       214        2043      244215    ( 0.83%) 
[03/23 21:52:02     56s] (I)      
[03/23 21:52:02     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:52:02     56s] [NR-eGR]                        OverCon           OverCon            
[03/23 21:52:02     56s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 21:52:02     56s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 21:52:02     56s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:52:02     56s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:02     56s] [NR-eGR]      M2 ( 2)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/23 21:52:02     56s] [NR-eGR]      M3 ( 3)       154( 1.71%)         8( 0.09%)   ( 1.79%) 
[03/23 21:52:02     56s] [NR-eGR]      M4 ( 4)         4( 0.04%)         0( 0.00%)   ( 0.04%) 
[03/23 21:52:02     56s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:52:02     56s] [NR-eGR]        Total       161( 0.59%)         8( 0.03%)   ( 0.62%) 
[03/23 21:52:02     56s] [NR-eGR] 
[03/23 21:52:02     56s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 2671.95 MB )
[03/23 21:52:02     56s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:52:02     56s] [NR-eGR] Overflow after Early Global Route 1.78% H + 0.01% V
[03/23 21:52:02     56s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2671.9M
[03/23 21:52:02     56s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.127, REAL:0.088, MEM:2671.9M, EPOCH TIME: 1679622722.767682
[03/23 21:52:02     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:2671.9M, EPOCH TIME: 1679622722.767835
[03/23 21:52:02     56s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:02     56s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:52:02     56s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:02     56s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:52:02     56s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:02     56s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:52:02     56s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:52:02     56s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:2671.9M, EPOCH TIME: 1679622722.773366
[03/23 21:52:02     56s] 
[03/23 21:52:02     56s] === incrementalPlace Internal Loop 1 ===
[03/23 21:52:02     56s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/23 21:52:02     56s] OPERPROF: Starting IPInitSPData at level 1, MEM:2671.9M, EPOCH TIME: 1679622722.774011
[03/23 21:52:02     56s] Processing tracks to init pin-track alignment.
[03/23 21:52:02     56s] z: 2, totalTracks: 1
[03/23 21:52:02     56s] z: 4, totalTracks: 1
[03/23 21:52:02     56s] z: 6, totalTracks: 1
[03/23 21:52:02     56s] z: 8, totalTracks: 1
[03/23 21:52:02     56s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:02     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2671.9M, EPOCH TIME: 1679622722.778557
[03/23 21:52:02     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:02     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:02     56s] 
[03/23 21:52:02     56s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:02     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.024, MEM:2671.9M, EPOCH TIME: 1679622722.802479
[03/23 21:52:02     56s] OPERPROF:   Starting post-place ADS at level 2, MEM:2671.9M, EPOCH TIME: 1679622722.802628
[03/23 21:52:02     56s] ADSU 0.311 -> 0.311. site 76505.000 -> 76505.000. GS 28.800
[03/23 21:52:02     56s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.009, REAL:0.009, MEM:2671.9M, EPOCH TIME: 1679622722.811654
[03/23 21:52:02     56s] OPERPROF:   Starting spMPad at level 2, MEM:2671.9M, EPOCH TIME: 1679622722.813804
[03/23 21:52:02     56s] OPERPROF:     Starting spContextMPad at level 3, MEM:2671.9M, EPOCH TIME: 1679622722.814104
[03/23 21:52:02     56s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2671.9M, EPOCH TIME: 1679622722.814190
[03/23 21:52:02     56s] MP  (2601): mp=1.122. U=0.311.
[03/23 21:52:02     56s] OPERPROF:   Finished spMPad at level 2, CPU:0.003, REAL:0.003, MEM:2671.9M, EPOCH TIME: 1679622722.816369
[03/23 21:52:02     56s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2671.9M, EPOCH TIME: 1679622722.817977
[03/23 21:52:02     56s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2671.9M, EPOCH TIME: 1679622722.818157
[03/23 21:52:02     56s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2671.9M, EPOCH TIME: 1679622722.818489
[03/23 21:52:02     56s] no activity file in design. spp won't run.
[03/23 21:52:02     56s] [spp] 0
[03/23 21:52:02     56s] [adp] 0:1:1:3
[03/23 21:52:02     56s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:2671.9M, EPOCH TIME: 1679622722.819219
[03/23 21:52:02     56s] SP #FI/SF FL/PI 0/0 2601/0
[03/23 21:52:02     56s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.043, REAL:0.046, MEM:2671.9M, EPOCH TIME: 1679622722.819886
[03/23 21:52:02     56s] PP off. flexM 0
[03/23 21:52:02     56s] OPERPROF: Starting CDPad at level 1, MEM:2671.9M, EPOCH TIME: 1679622722.823696
[03/23 21:52:02     56s] 3DP is on.
[03/23 21:52:02     56s] 3DP OF M2 0.001, M4 0.000. Diff 0, Offset 0
[03/23 21:52:02     56s] design sh 0.171.
[03/23 21:52:02     56s] design sh 0.171.
[03/23 21:52:02     56s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/23 21:52:02     56s] design sh 0.081.
[03/23 21:52:02     56s] CDPadU 0.796 -> 0.716. R=0.310, N=2601, GS=3.600
[03/23 21:52:02     56s] OPERPROF: Finished CDPad at level 1, CPU:0.078, REAL:0.022, MEM:2671.9M, EPOCH TIME: 1679622722.845232
[03/23 21:52:02     56s] OPERPROF: Starting InitSKP at level 1, MEM:2671.9M, EPOCH TIME: 1679622722.845369
[03/23 21:52:02     56s] no activity file in design. spp won't run.
[03/23 21:52:02     56s] no activity file in design. spp won't run.
[03/23 21:52:02     56s] Edge Data Id : 30672 / 4294967295
[03/23 21:52:02     56s] Data Id : 21560 / 4294967295
[03/23 21:52:03     56s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:01.0)***
[03/23 21:52:03     56s] OPERPROF: Finished InitSKP at level 1, CPU:0.535, REAL:0.287, MEM:2895.9M, EPOCH TIME: 1679622723.132166
[03/23 21:52:03     56s] NP #FI/FS/SF FL/PI: 0/0/0 2601/0
[03/23 21:52:03     56s] no activity file in design. spp won't run.
[03/23 21:52:03     56s] 
[03/23 21:52:03     56s] AB Est...
[03/23 21:52:03     56s] OPERPROF: Starting npPlace at level 1, MEM:2895.9M, EPOCH TIME: 1679622723.136816
[03/23 21:52:03     56s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.012, MEM:2901.2M, EPOCH TIME: 1679622723.148547
[03/23 21:52:03     56s] Iteration  4: Skipped, with CDP Off
[03/23 21:52:03     56s] 
[03/23 21:52:03     56s] AB Est...
[03/23 21:52:03     56s] OPERPROF: Starting npPlace at level 1, MEM:2933.2M, EPOCH TIME: 1679622723.152251
[03/23 21:52:03     56s] OPERPROF: Finished npPlace at level 1, CPU:0.018, REAL:0.012, MEM:2901.2M, EPOCH TIME: 1679622723.164167
[03/23 21:52:03     56s] Iteration  5: Skipped, with CDP Off
[03/23 21:52:03     56s] OPERPROF: Starting npPlace at level 1, MEM:2997.2M, EPOCH TIME: 1679622723.183282
[03/23 21:52:03     57s] Iteration  6: Total net bbox = 5.983e+04 (3.00e+04 2.99e+04)
[03/23 21:52:03     57s]               Est.  stn bbox = 7.182e+04 (3.58e+04 3.60e+04)
[03/23 21:52:03     57s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 3113.7M
[03/23 21:52:03     57s] OPERPROF: Finished npPlace at level 1, CPU:0.455, REAL:0.232, MEM:3049.7M, EPOCH TIME: 1679622723.415020
[03/23 21:52:03     57s] no activity file in design. spp won't run.
[03/23 21:52:03     57s] NP #FI/FS/SF FL/PI: 0/0/0 2601/0
[03/23 21:52:03     57s] no activity file in design. spp won't run.
[03/23 21:52:03     57s] OPERPROF: Starting npPlace at level 1, MEM:3017.7M, EPOCH TIME: 1679622723.434545
[03/23 21:52:03     58s] Iteration  7: Total net bbox = 6.027e+04 (3.06e+04 2.97e+04)
[03/23 21:52:03     58s]               Est.  stn bbox = 7.241e+04 (3.65e+04 3.59e+04)
[03/23 21:52:03     58s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 3110.7M
[03/23 21:52:03     58s] OPERPROF: Finished npPlace at level 1, CPU:0.803, REAL:0.388, MEM:3046.7M, EPOCH TIME: 1679622723.822773
[03/23 21:52:03     58s] Legalizing MH Cells... 0 / 0 (level 5)
[03/23 21:52:03     58s] No instances found in the vector
[03/23 21:52:03     58s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2950.7M, DRC: 0)
[03/23 21:52:03     58s] 0 (out of 0) MH cells were successfully legalized.
[03/23 21:52:03     58s] no activity file in design. spp won't run.
[03/23 21:52:03     58s] NP #FI/FS/SF FL/PI: 0/0/0 2601/0
[03/23 21:52:03     58s] no activity file in design. spp won't run.
[03/23 21:52:03     58s] OPERPROF: Starting npPlace at level 1, MEM:3014.7M, EPOCH TIME: 1679622723.842557
[03/23 21:52:04     59s] Iteration  8: Total net bbox = 6.397e+04 (3.23e+04 3.17e+04)
[03/23 21:52:04     59s]               Est.  stn bbox = 7.629e+04 (3.83e+04 3.80e+04)
[03/23 21:52:04     59s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 3108.7M
[03/23 21:52:04     59s] OPERPROF: Finished npPlace at level 1, CPU:1.563, REAL:0.614, MEM:3044.7M, EPOCH TIME: 1679622724.456510
[03/23 21:52:04     59s] Legalizing MH Cells... 0 / 0 (level 6)
[03/23 21:52:04     59s] No instances found in the vector
[03/23 21:52:04     59s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2948.7M, DRC: 0)
[03/23 21:52:04     59s] 0 (out of 0) MH cells were successfully legalized.
[03/23 21:52:04     59s] no activity file in design. spp won't run.
[03/23 21:52:04     59s] NP #FI/FS/SF FL/PI: 0/0/0 2601/0
[03/23 21:52:04     59s] no activity file in design. spp won't run.
[03/23 21:52:04     59s] OPERPROF: Starting npPlace at level 1, MEM:3012.7M, EPOCH TIME: 1679622724.479515
[03/23 21:52:05     61s] Iteration  9: Total net bbox = 6.992e+04 (3.39e+04 3.61e+04)
[03/23 21:52:05     61s]               Est.  stn bbox = 8.242e+04 (3.99e+04 4.25e+04)
[03/23 21:52:05     61s]               cpu = 0:00:02.0 real = 0:00:01.0 mem = 3108.7M
[03/23 21:52:05     61s] OPERPROF: Finished npPlace at level 1, CPU:2.052, REAL:0.746, MEM:3044.7M, EPOCH TIME: 1679622725.225230
[03/23 21:52:05     61s] Legalizing MH Cells... 0 / 0 (level 7)
[03/23 21:52:05     61s] No instances found in the vector
[03/23 21:52:05     61s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2948.7M, DRC: 0)
[03/23 21:52:05     61s] 0 (out of 0) MH cells were successfully legalized.
[03/23 21:52:05     61s] no activity file in design. spp won't run.
[03/23 21:52:05     61s] NP #FI/FS/SF FL/PI: 0/0/0 2601/0
[03/23 21:52:05     61s] no activity file in design. spp won't run.
[03/23 21:52:05     61s] OPERPROF: Starting npPlace at level 1, MEM:3012.7M, EPOCH TIME: 1679622725.259898
[03/23 21:52:05     61s] GP RA stats: MHOnly 0 nrInst 2601 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/23 21:52:05     63s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3204.7M, EPOCH TIME: 1679622725.677316
[03/23 21:52:05     63s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3204.7M, EPOCH TIME: 1679622725.677438
[03/23 21:52:05     63s] Iteration 10: Total net bbox = 6.627e+04 (3.10e+04 3.53e+04)
[03/23 21:52:05     63s]               Est.  stn bbox = 7.826e+04 (3.67e+04 4.16e+04)
[03/23 21:52:05     63s]               cpu = 0:00:01.1 real = 0:00:00.0 mem = 3140.7M
[03/23 21:52:05     63s] OPERPROF: Finished npPlace at level 1, CPU:1.134, REAL:0.419, MEM:3044.7M, EPOCH TIME: 1679622725.679218
[03/23 21:52:05     63s] Legalizing MH Cells... 0 / 0 (level 8)
[03/23 21:52:05     63s] No instances found in the vector
[03/23 21:52:05     63s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2948.7M, DRC: 0)
[03/23 21:52:05     63s] 0 (out of 0) MH cells were successfully legalized.
[03/23 21:52:05     63s] Move report: Timing Driven Placement moves 2601 insts, mean move: 15.65 um, max move: 110.31 um 
[03/23 21:52:05     63s] 	Max move on inst (PLACEDFE_OFC47_reset): (11.80, 57.40) --> (114.91, 64.60)
[03/23 21:52:05     63s] no activity file in design. spp won't run.
[03/23 21:52:05     63s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2948.7M, EPOCH TIME: 1679622725.684991
[03/23 21:52:05     63s] Saved padding area to DB
[03/23 21:52:05     63s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2948.7M, EPOCH TIME: 1679622725.685301
[03/23 21:52:05     63s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:2948.7M, EPOCH TIME: 1679622725.685947
[03/23 21:52:05     63s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2948.7M, EPOCH TIME: 1679622725.686554
[03/23 21:52:05     63s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 21:52:05     63s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:2948.7M, EPOCH TIME: 1679622725.687059
[03/23 21:52:05     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:05     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:05     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2948.7M, EPOCH TIME: 1679622725.687629
[03/23 21:52:05     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2948.7M, EPOCH TIME: 1679622725.687805
[03/23 21:52:05     63s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.004, REAL:0.004, MEM:2948.7M, EPOCH TIME: 1679622725.688525
[03/23 21:52:05     63s] 
[03/23 21:52:05     63s] Finished Incremental Placement (cpu=0:00:06.9, real=0:00:03.0, mem=2948.7M)
[03/23 21:52:05     63s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 21:52:05     63s] Type 'man IMPSP-9025' for more detail.
[03/23 21:52:05     63s] CongRepair sets shifter mode to gplace
[03/23 21:52:05     63s] TDRefine: refinePlace mode is spiral
[03/23 21:52:05     63s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2948.7M, EPOCH TIME: 1679622725.690400
[03/23 21:52:05     63s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2948.7M, EPOCH TIME: 1679622725.690499
[03/23 21:52:05     63s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2948.7M, EPOCH TIME: 1679622725.690611
[03/23 21:52:05     63s] Processing tracks to init pin-track alignment.
[03/23 21:52:05     63s] z: 2, totalTracks: 1
[03/23 21:52:05     63s] z: 4, totalTracks: 1
[03/23 21:52:05     63s] z: 6, totalTracks: 1
[03/23 21:52:05     63s] z: 8, totalTracks: 1
[03/23 21:52:05     63s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:05     63s] All LLGs are deleted
[03/23 21:52:05     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:05     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:05     63s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2948.7M, EPOCH TIME: 1679622725.693389
[03/23 21:52:05     63s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2948.7M, EPOCH TIME: 1679622725.693660
[03/23 21:52:05     63s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2948.7M, EPOCH TIME: 1679622725.694227
[03/23 21:52:05     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:05     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:05     63s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3028.7M, EPOCH TIME: 1679622725.696301
[03/23 21:52:05     63s] Max number of tech site patterns supported in site array is 256.
[03/23 21:52:05     63s] Core basic site is IBM13SITE
[03/23 21:52:05     63s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3028.7M, EPOCH TIME: 1679622725.704521
[03/23 21:52:05     63s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:52:05     63s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:52:05     63s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.009, REAL:0.008, MEM:3044.7M, EPOCH TIME: 1679622725.712066
[03/23 21:52:05     63s] Fast DP-INIT is on for default
[03/23 21:52:05     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:52:05     63s] Atter site array init, number of instance map data is 0.
[03/23 21:52:05     63s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.018, MEM:3044.7M, EPOCH TIME: 1679622725.714097
[03/23 21:52:05     63s] 
[03/23 21:52:05     63s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:05     63s] OPERPROF:         Starting CMU at level 5, MEM:3044.7M, EPOCH TIME: 1679622725.714897
[03/23 21:52:05     63s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.006, MEM:3044.7M, EPOCH TIME: 1679622725.720740
[03/23 21:52:05     63s] 
[03/23 21:52:05     63s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:05     63s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.028, MEM:2948.7M, EPOCH TIME: 1679622725.722044
[03/23 21:52:05     63s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2948.7M, EPOCH TIME: 1679622725.722158
[03/23 21:52:05     63s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:2948.7M, EPOCH TIME: 1679622725.724550
[03/23 21:52:05     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2948.7MB).
[03/23 21:52:05     63s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.037, REAL:0.035, MEM:2948.7M, EPOCH TIME: 1679622725.725381
[03/23 21:52:05     63s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.037, REAL:0.035, MEM:2948.7M, EPOCH TIME: 1679622725.725488
[03/23 21:52:05     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.2
[03/23 21:52:05     63s] OPERPROF:   Starting RefinePlace at level 2, MEM:2948.7M, EPOCH TIME: 1679622725.725600
[03/23 21:52:05     63s] *** Starting refinePlace (0:01:03 mem=2948.7M) ***
[03/23 21:52:05     63s] Total net bbox length = 6.841e+04 (3.284e+04 3.557e+04) (ext = 2.947e+03)
[03/23 21:52:05     63s] 
[03/23 21:52:05     63s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:05     63s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:05     63s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:05     63s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:05     63s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2948.7M, EPOCH TIME: 1679622725.731582
[03/23 21:52:05     63s] Starting refinePlace ...
[03/23 21:52:05     63s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:05     63s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:05     63s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3012.7M, EPOCH TIME: 1679622725.741998
[03/23 21:52:05     63s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:52:05     63s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3012.7M, EPOCH TIME: 1679622725.742137
[03/23 21:52:05     63s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3012.7M, EPOCH TIME: 1679622725.742261
[03/23 21:52:05     63s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3012.7M, EPOCH TIME: 1679622725.742378
[03/23 21:52:05     63s] DDP markSite nrRow 107 nrJob 107
[03/23 21:52:05     63s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:3012.7M, EPOCH TIME: 1679622725.742587
[03/23 21:52:05     63s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3012.7M, EPOCH TIME: 1679622725.742683
[03/23 21:52:05     63s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/23 21:52:05     63s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3012.7M, EPOCH TIME: 1679622725.745425
[03/23 21:52:05     63s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3012.7M, EPOCH TIME: 1679622725.745530
[03/23 21:52:05     63s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.000, MEM:3012.7M, EPOCH TIME: 1679622725.745916
[03/23 21:52:05     63s] ** Cut row section cpu time 0:00:00.0.
[03/23 21:52:05     63s]  ** Cut row section real time 0:00:00.0.
[03/23 21:52:05     63s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.001, MEM:3012.7M, EPOCH TIME: 1679622725.746061
[03/23 21:52:05     63s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 21:52:05     63s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2948.7MB) @(0:01:03 - 0:01:03).
[03/23 21:52:05     63s] Move report: preRPlace moves 2601 insts, mean move: 0.43 um, max move: 4.64 um 
[03/23 21:52:05     63s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2): (61.80, 84.84) --> (59.40, 82.60)
[03/23 21:52:05     63s] 	Length: 17 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFQX1TR
[03/23 21:52:05     63s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 21:52:05     63s] tweakage running in 6 threads.
[03/23 21:52:05     63s] Placement tweakage begins.
[03/23 21:52:05     63s] wire length = 8.422e+04
[03/23 21:52:05     63s] wire length = 8.115e+04
[03/23 21:52:05     63s] Placement tweakage ends.
[03/23 21:52:05     63s] Move report: tweak moves 90 insts, mean move: 5.54 um, max move: 22.40 um 
[03/23 21:52:05     63s] 	Max move on inst (buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/U92): (81.00, 356.20) --> (58.60, 356.20)
[03/23 21:52:05     63s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2948.7MB) @(0:01:03 - 0:01:03).
[03/23 21:52:05     63s] 
[03/23 21:52:05     63s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:52:05     63s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:52:05     63s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:05     63s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:05     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2948.7MB) @(0:01:03 - 0:01:03).
[03/23 21:52:05     63s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:52:05     63s] Move report: Detail placement moves 2601 insts, mean move: 0.61 um, max move: 22.38 um 
[03/23 21:52:05     63s] 	Max move on inst (buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/U92): (80.94, 356.16) --> (58.60, 356.20)
[03/23 21:52:05     63s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2948.7MB
[03/23 21:52:05     63s] Statistics of distance of Instance movement in refine placement:
[03/23 21:52:05     63s]   maximum (X+Y) =        22.38 um
[03/23 21:52:05     63s]   inst (buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/U92) with max move: (80.937, 356.161) -> (58.6, 356.2)
[03/23 21:52:05     63s]   mean    (X+Y) =         0.61 um
[03/23 21:52:05     63s] Summary Report:
[03/23 21:52:05     63s] Instances move: 2601 (out of 2601 movable)
[03/23 21:52:05     63s] Instances flipped: 0
[03/23 21:52:05     63s] Mean displacement: 0.61 um
[03/23 21:52:05     63s] Max displacement: 22.38 um (Instance: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/U92) (80.937, 356.161) -> (58.6, 356.2)
[03/23 21:52:05     63s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX2TR
[03/23 21:52:05     63s] Total instances moved : 2601
[03/23 21:52:05     63s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.393, REAL:0.231, MEM:2948.7M, EPOCH TIME: 1679622725.962975
[03/23 21:52:05     63s] Total net bbox length = 6.582e+04 (3.012e+04 3.570e+04) (ext = 2.960e+03)
[03/23 21:52:05     63s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2948.7MB
[03/23 21:52:05     63s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2948.7MB) @(0:01:03 - 0:01:03).
[03/23 21:52:05     63s] *** Finished refinePlace (0:01:03 mem=2948.7M) ***
[03/23 21:52:05     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.2
[03/23 21:52:05     63s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.400, REAL:0.239, MEM:2948.7M, EPOCH TIME: 1679622725.964316
[03/23 21:52:05     63s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2948.7M, EPOCH TIME: 1679622725.964396
[03/23 21:52:05     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2601).
[03/23 21:52:05     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:05     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:05     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:05     63s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.007, REAL:0.005, MEM:2948.7M, EPOCH TIME: 1679622725.969138
[03/23 21:52:05     63s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.445, REAL:0.279, MEM:2948.7M, EPOCH TIME: 1679622725.969265
[03/23 21:52:05     63s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2948.7M, EPOCH TIME: 1679622725.969708
[03/23 21:52:05     63s] Starting Early Global Route congestion estimation: mem = 2948.7M
[03/23 21:52:05     63s] (I)      ================== Layers ==================
[03/23 21:52:05     63s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:05     63s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:52:05     63s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:05     63s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:52:05     63s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:52:05     63s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:52:05     63s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:52:05     63s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:52:05     63s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:52:05     63s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:52:05     63s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:52:05     63s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:52:05     63s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:52:05     63s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:52:05     63s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:52:05     63s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:52:05     63s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:52:05     63s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:52:05     63s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:52:05     63s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:05     63s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:52:05     63s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:05     63s] (I)      Started Import and model ( Curr Mem: 2948.66 MB )
[03/23 21:52:05     63s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:05     63s] (I)      == Non-default Options ==
[03/23 21:52:05     63s] (I)      Maximum routing layer                              : 4
[03/23 21:52:05     63s] (I)      Number of threads                                  : 6
[03/23 21:52:05     63s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 21:52:05     63s] (I)      Method to set GCell size                           : row
[03/23 21:52:05     63s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:52:05     63s] (I)      Use row-based GCell size
[03/23 21:52:05     63s] (I)      Use row-based GCell align
[03/23 21:52:05     63s] (I)      layer 0 area = 89000
[03/23 21:52:05     63s] (I)      layer 1 area = 120000
[03/23 21:52:05     63s] (I)      layer 2 area = 120000
[03/23 21:52:05     63s] (I)      layer 3 area = 120000
[03/23 21:52:05     63s] (I)      GCell unit size   : 3600
[03/23 21:52:05     63s] (I)      GCell multiplier  : 1
[03/23 21:52:05     63s] (I)      GCell row height  : 3600
[03/23 21:52:05     63s] (I)      Actual row height : 3600
[03/23 21:52:05     63s] (I)      GCell align ref   : 7000 7000
[03/23 21:52:05     63s] [NR-eGR] Track table information for default rule: 
[03/23 21:52:05     63s] [NR-eGR] M1 has single uniform track structure
[03/23 21:52:05     63s] [NR-eGR] M2 has single uniform track structure
[03/23 21:52:05     63s] [NR-eGR] M3 has single uniform track structure
[03/23 21:52:05     63s] [NR-eGR] M4 has single uniform track structure
[03/23 21:52:05     63s] [NR-eGR] M5 has single uniform track structure
[03/23 21:52:05     63s] [NR-eGR] M6 has single uniform track structure
[03/23 21:52:05     63s] [NR-eGR] MQ has single uniform track structure
[03/23 21:52:05     63s] [NR-eGR] LM has single uniform track structure
[03/23 21:52:05     63s] (I)      ============== Default via ===============
[03/23 21:52:05     63s] (I)      +---+------------------+-----------------+
[03/23 21:52:05     63s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:52:05     63s] (I)      +---+------------------+-----------------+
[03/23 21:52:05     63s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:52:05     63s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:52:05     63s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:52:05     63s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:52:05     63s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:52:05     63s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:52:05     63s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:52:05     63s] (I)      +---+------------------+-----------------+
[03/23 21:52:05     63s] [NR-eGR] Read 5606 PG shapes
[03/23 21:52:05     63s] [NR-eGR] Read 0 clock shapes
[03/23 21:52:05     63s] [NR-eGR] Read 0 other shapes
[03/23 21:52:05     63s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:52:05     63s] [NR-eGR] #Instance Blockages : 0
[03/23 21:52:05     63s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:52:05     63s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:52:05     63s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:52:05     63s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:52:05     63s] [NR-eGR] #Other Blockages    : 0
[03/23 21:52:05     63s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:52:05     63s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 21:52:05     63s] [NR-eGR] Read 2668 nets ( ignored 0 )
[03/23 21:52:05     63s] (I)      early_global_route_priority property id does not exist.
[03/23 21:52:05     63s] (I)      Read Num Blocks=5606  Num Prerouted Wires=0  Num CS=0
[03/23 21:52:05     63s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 0
[03/23 21:52:06     63s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 0
[03/23 21:52:06     63s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 21:52:06     63s] (I)      Number of ignored nets                =      0
[03/23 21:52:06     63s] (I)      Number of connected nets              =      0
[03/23 21:52:06     63s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 21:52:06     63s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 21:52:06     63s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:52:06     63s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:52:06     63s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:52:06     63s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:52:06     63s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:52:06     63s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:52:06     63s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:52:06     63s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 21:52:06     63s] (I)      Ndr track 0 does not exist
[03/23 21:52:06     63s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:52:06     63s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:52:06     63s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:52:06     63s] (I)      Site width          :   400  (dbu)
[03/23 21:52:06     63s] (I)      Row height          :  3600  (dbu)
[03/23 21:52:06     63s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:52:06     63s] (I)      GCell width         :  3600  (dbu)
[03/23 21:52:06     63s] (I)      GCell height        :  3600  (dbu)
[03/23 21:52:06     63s] (I)      Grid                :    83   111     4
[03/23 21:52:06     63s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:52:06     63s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:52:06     63s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:52:06     63s] (I)      Default wire width  :   160   200   200   200
[03/23 21:52:06     63s] (I)      Default wire space  :   160   200   200   200
[03/23 21:52:06     63s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:52:06     63s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:52:06     63s] (I)      First track coord   :   400   400   400   400
[03/23 21:52:06     63s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:52:06     63s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:52:06     63s] (I)      Num of masks        :     1     1     1     1
[03/23 21:52:06     63s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:52:06     63s] (I)      --------------------------------------------------------
[03/23 21:52:06     63s] 
[03/23 21:52:06     63s] [NR-eGR] ============ Routing rule table ============
[03/23 21:52:06     63s] [NR-eGR] Rule id: 0  Nets: 2668
[03/23 21:52:06     63s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:52:06     63s] (I)                    Layer    2    3    4 
[03/23 21:52:06     63s] (I)                    Pitch  400  400  400 
[03/23 21:52:06     63s] (I)             #Used tracks    1    1    1 
[03/23 21:52:06     63s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:06     63s] [NR-eGR] ========================================
[03/23 21:52:06     63s] [NR-eGR] 
[03/23 21:52:06     63s] (I)      =============== Blocked Tracks ===============
[03/23 21:52:06     63s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:06     63s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:52:06     63s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:06     63s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:52:06     63s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:52:06     63s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:52:06     63s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:52:06     63s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:06     63s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2948.66 MB )
[03/23 21:52:06     63s] (I)      Reset routing kernel
[03/23 21:52:06     63s] (I)      Started Global Routing ( Curr Mem: 2948.66 MB )
[03/23 21:52:06     63s] (I)      totalPins=9476  totalGlobalPin=9415 (99.36%)
[03/23 21:52:06     63s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:52:06     63s] [NR-eGR] Layer group 1: route 2668 net(s) in layer range [2, 4]
[03/23 21:52:06     63s] (I)      
[03/23 21:52:06     63s] (I)      ============  Phase 1a Route ============
[03/23 21:52:06     63s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 100
[03/23 21:52:06     63s] (I)      Usage: 21918 = (10190 H, 11728 V) = (17.85% H, 8.89% V) = (3.668e+04um H, 4.222e+04um V)
[03/23 21:52:06     63s] (I)      
[03/23 21:52:06     63s] (I)      ============  Phase 1b Route ============
[03/23 21:52:06     63s] (I)      Usage: 21932 = (10198 H, 11734 V) = (17.86% H, 8.89% V) = (3.671e+04um H, 4.224e+04um V)
[03/23 21:52:06     63s] (I)      Overflow of layer group 1: 4.92% H + 0.10% V. EstWL: 7.895520e+04um
[03/23 21:52:06     63s] (I)      Congestion metric : 4.92%H 0.10%V, 5.02%HV
[03/23 21:52:06     63s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:52:06     63s] (I)      
[03/23 21:52:06     63s] (I)      ============  Phase 1c Route ============
[03/23 21:52:06     63s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:06     63s] (I)      Usage: 21937 = (10200 H, 11737 V) = (17.86% H, 8.89% V) = (3.672e+04um H, 4.225e+04um V)
[03/23 21:52:06     63s] (I)      
[03/23 21:52:06     63s] (I)      ============  Phase 1d Route ============
[03/23 21:52:06     63s] (I)      Usage: 21937 = (10200 H, 11737 V) = (17.86% H, 8.89% V) = (3.672e+04um H, 4.225e+04um V)
[03/23 21:52:06     63s] (I)      
[03/23 21:52:06     63s] (I)      ============  Phase 1e Route ============
[03/23 21:52:06     63s] (I)      Usage: 22066 = (10195 H, 11871 V) = (17.86% H, 8.99% V) = (3.670e+04um H, 4.274e+04um V)
[03/23 21:52:06     63s] [NR-eGR] Early Global Route overflow of layer group 1: 5.01% H + 0.10% V. EstWL: 7.943760e+04um
[03/23 21:52:06     63s] (I)      
[03/23 21:52:06     63s] (I)      ============  Phase 1l Route ============
[03/23 21:52:06     63s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:52:06     63s] (I)      Layer  2:      74906     13621         6         639       81531    ( 0.78%) 
[03/23 21:52:06     63s] (I)      Layer  3:      58955     10265       202         684       81234    ( 0.83%) 
[03/23 21:52:06     63s] (I)      Layer  4:      60178      1026         5         720       81450    ( 0.88%) 
[03/23 21:52:06     63s] (I)      Total:        194039     24912       213        2043      244215    ( 0.83%) 
[03/23 21:52:06     63s] (I)      
[03/23 21:52:06     63s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:52:06     63s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 21:52:06     63s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 21:52:06     63s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 21:52:06     63s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:52:06     63s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:06     63s] [NR-eGR]      M2 ( 2)         6( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/23 21:52:06     63s] [NR-eGR]      M3 ( 3)       153( 1.69%)         5( 0.06%)         1( 0.01%)   ( 1.76%) 
[03/23 21:52:06     63s] [NR-eGR]      M4 ( 4)         4( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[03/23 21:52:06     63s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:52:06     63s] [NR-eGR]        Total       163( 0.60%)         5( 0.02%)         1( 0.00%)   ( 0.62%) 
[03/23 21:52:06     63s] [NR-eGR] 
[03/23 21:52:06     63s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2948.66 MB )
[03/23 21:52:06     63s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:52:06     63s] [NR-eGR] Overflow after Early Global Route 1.74% H + 0.02% V
[03/23 21:52:06     63s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2948.7M
[03/23 21:52:06     63s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.127, REAL:0.090, MEM:2948.7M, EPOCH TIME: 1679622726.059619
[03/23 21:52:06     63s] OPERPROF: Starting HotSpotCal at level 1, MEM:2948.7M, EPOCH TIME: 1679622726.059716
[03/23 21:52:06     63s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:06     63s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:52:06     63s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:06     63s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:52:06     63s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:06     63s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:52:06     63s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:52:06     63s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.006, MEM:2948.7M, EPOCH TIME: 1679622726.065405
[03/23 21:52:06     63s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2948.7M, EPOCH TIME: 1679622726.065929
[03/23 21:52:06     63s] Starting Early Global Route wiring: mem = 2948.7M
[03/23 21:52:06     63s] (I)      ============= Track Assignment ============
[03/23 21:52:06     63s] (I)      Started Track Assignment (6T) ( Curr Mem: 2948.66 MB )
[03/23 21:52:06     63s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:52:06     63s] (I)      Run Multi-thread track assignment
[03/23 21:52:06     63s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2948.66 MB )
[03/23 21:52:06     63s] (I)      Started Export ( Curr Mem: 2948.66 MB )
[03/23 21:52:06     63s] [NR-eGR]             Length (um)   Vias 
[03/23 21:52:06     63s] [NR-eGR] -------------------------------
[03/23 21:52:06     63s] [NR-eGR]  M1  (1H)             0   9408 
[03/23 21:52:06     63s] [NR-eGR]  M2  (2V)         40079  15160 
[03/23 21:52:06     63s] [NR-eGR]  M3  (3H)         39161    421 
[03/23 21:52:06     63s] [NR-eGR]  M4  (4V)          3699      0 
[03/23 21:52:06     63s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:52:06     63s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:52:06     63s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:52:06     63s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:52:06     63s] [NR-eGR] -------------------------------
[03/23 21:52:06     63s] [NR-eGR]      Total        82939  24989 
[03/23 21:52:06     63s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:06     63s] [NR-eGR] Total half perimeter of net bounding box: 65818um
[03/23 21:52:06     63s] [NR-eGR] Total length: 82939um, number of vias: 24989
[03/23 21:52:06     63s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:06     63s] [NR-eGR] Total eGR-routed clock nets wire length: 6123um, number of vias: 2090
[03/23 21:52:06     63s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:06     63s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2948.66 MB )
[03/23 21:52:06     63s] Early Global Route wiring runtime: 0.04 seconds, mem = 2948.7M
[03/23 21:52:06     63s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.082, REAL:0.040, MEM:2948.7M, EPOCH TIME: 1679622726.105863
[03/23 21:52:06     63s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:06     63s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:06     63s] 0 delay mode for cte disabled.
[03/23 21:52:06     63s] SKP cleared!
[03/23 21:52:06     63s] 
[03/23 21:52:06     63s] *** Finished incrementalPlace (cpu=0:00:07.8, real=0:00:04.0)***
[03/23 21:52:06     63s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2692.7M, EPOCH TIME: 1679622726.125627
[03/23 21:52:06     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:06     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:06     63s] All LLGs are deleted
[03/23 21:52:06     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:06     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:06     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2692.7M, EPOCH TIME: 1679622726.125908
[03/23 21:52:06     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2692.7M, EPOCH TIME: 1679622726.126015
[03/23 21:52:06     63s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2692.7M, EPOCH TIME: 1679622726.128062
[03/23 21:52:06     63s] Start to check current routing status for nets...
[03/23 21:52:06     63s] All nets are already routed correctly.
[03/23 21:52:06     63s] End to check current routing status for nets (mem=2692.7M)
[03/23 21:52:06     63s] Extraction called for design 'PE_top' of instances=2601 and nets=2670 using extraction engine 'preRoute' .
[03/23 21:52:06     63s] PreRoute RC Extraction called for design PE_top.
[03/23 21:52:06     63s] RC Extraction called in multi-corner(1) mode.
[03/23 21:52:06     63s] RCMode: PreRoute
[03/23 21:52:06     63s]       RC Corner Indexes            0   
[03/23 21:52:06     63s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:52:06     63s] Resistance Scaling Factor    : 1.00000 
[03/23 21:52:06     63s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:52:06     63s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:52:06     63s] Shrink Factor                : 1.00000
[03/23 21:52:06     63s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:52:06     63s] Using Quantus QRC technology file ...
[03/23 21:52:06     63s] 
[03/23 21:52:06     63s] Trim Metal Layers:
[03/23 21:52:06     63s] LayerId::1 widthSet size::1
[03/23 21:52:06     63s] LayerId::2 widthSet size::1
[03/23 21:52:06     63s] LayerId::3 widthSet size::1
[03/23 21:52:06     63s] LayerId::4 widthSet size::1
[03/23 21:52:06     63s] LayerId::5 widthSet size::1
[03/23 21:52:06     63s] LayerId::6 widthSet size::1
[03/23 21:52:06     63s] LayerId::7 widthSet size::1
[03/23 21:52:06     63s] LayerId::8 widthSet size::1
[03/23 21:52:06     63s] Updating RC grid for preRoute extraction ...
[03/23 21:52:06     63s] eee: pegSigSF::1.070000
[03/23 21:52:06     63s] Initializing multi-corner resistance tables ...
[03/23 21:52:06     63s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:52:06     63s] eee: l::2 avDens::0.128984 usedTrk::1137.641939 availTrk::8820.000000 sigTrk::1137.641939
[03/23 21:52:06     63s] eee: l::3 avDens::0.121761 usedTrk::1183.513888 availTrk::9720.000000 sigTrk::1183.513888
[03/23 21:52:06     63s] eee: l::4 avDens::0.013606 usedTrk::132.250000 availTrk::9720.000000 sigTrk::132.250000
[03/23 21:52:06     63s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:06     63s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:06     63s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:06     63s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:06     63s] {RT rc-typ 0 4 4 0}
[03/23 21:52:06     63s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.044604 aWlH=0.000000 lMod=0 pMax=0.808100 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:52:06     63s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2692.660M)
[03/23 21:52:06     63s] Compute RC Scale Done ...
[03/23 21:52:06     63s] **optDesign ... cpu = 0:00:21, real = 0:00:13, mem = 1932.3M, totSessionCpu=0:01:04 **
[03/23 21:52:06     63s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:52:06     63s] #################################################################################
[03/23 21:52:06     63s] # Design Stage: PreRoute
[03/23 21:52:06     63s] # Design Name: PE_top
[03/23 21:52:06     63s] # Design Mode: 130nm
[03/23 21:52:06     63s] # Analysis Mode: MMMC Non-OCV 
[03/23 21:52:06     63s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:52:06     63s] # Signoff Settings: SI Off 
[03/23 21:52:06     63s] #################################################################################
[03/23 21:52:06     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 2716.0M, InitMEM = 2715.0M)
[03/23 21:52:06     64s] Calculate delays in Single mode...
[03/23 21:52:06     64s] Start delay calculation (fullDC) (6 T). (MEM=2717)
[03/23 21:52:06     64s] End AAE Lib Interpolated Model. (MEM=2728.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:06     64s] Total number of fetched objects 2668
[03/23 21:52:06     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:06     64s] End delay calculation. (MEM=2968.14 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 21:52:06     64s] End delay calculation (fullDC). (MEM=2968.14 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 21:52:06     64s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2968.1M) ***
[03/23 21:52:06     64s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.9/0:00:04.1 (2.2), totSession cpu/real = 0:01:04.8/0:02:30.2 (0.4), mem = 2968.1M
[03/23 21:52:06     64s] 
[03/23 21:52:06     64s] =============================================================================================
[03/23 21:52:06     64s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[03/23 21:52:06     64s] =============================================================================================
[03/23 21:52:06     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:52:06     64s] ---------------------------------------------------------------------------------------------
[03/23 21:52:06     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:06     64s] [ ExtractRC              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 21:52:06     64s] [ TimingUpdate           ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.2    2.8
[03/23 21:52:06     64s] [ FullDelayCalc          ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.7    3.0
[03/23 21:52:06     64s] [ MISC                   ]          0:00:03.7  (  91.6 % )     0:00:03.7 /  0:00:07.9    2.1
[03/23 21:52:06     64s] ---------------------------------------------------------------------------------------------
[03/23 21:52:06     64s]  IncrReplace #1 TOTAL               0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:08.9    2.2
[03/23 21:52:06     64s] ---------------------------------------------------------------------------------------------
[03/23 21:52:06     64s] 
[03/23 21:52:06     64s] *** Timing NOT met, worst failing slack is 0.017
[03/23 21:52:06     64s] *** Check timing (0:00:00.0)
[03/23 21:52:06     64s] Activate preCTS OCP-based MLT
[03/23 21:52:06     64s] Deleting Lib Analyzer.
[03/23 21:52:06     64s] Begin: GigaOpt Optimization in WNS mode
[03/23 21:52:06     64s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 6 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[03/23 21:52:06     64s] Info: 1 clock net  excluded from IPO operation.
[03/23 21:52:06     64s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:04.9/0:02:30.3 (0.4), mem = 3000.1M
[03/23 21:52:06     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.7
[03/23 21:52:06     64s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:52:06     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=3000.1M
[03/23 21:52:06     64s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:52:06     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:3000.1M, EPOCH TIME: 1679622726.785869
[03/23 21:52:06     64s] Processing tracks to init pin-track alignment.
[03/23 21:52:06     64s] z: 2, totalTracks: 1
[03/23 21:52:06     64s] z: 4, totalTracks: 1
[03/23 21:52:06     64s] z: 6, totalTracks: 1
[03/23 21:52:06     64s] z: 8, totalTracks: 1
[03/23 21:52:06     64s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:06     64s] All LLGs are deleted
[03/23 21:52:06     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:06     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:06     64s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3000.1M, EPOCH TIME: 1679622726.790252
[03/23 21:52:06     64s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3000.1M, EPOCH TIME: 1679622726.790525
[03/23 21:52:06     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3000.1M, EPOCH TIME: 1679622726.791245
[03/23 21:52:06     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:06     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:06     64s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3064.1M, EPOCH TIME: 1679622726.793822
[03/23 21:52:06     64s] Max number of tech site patterns supported in site array is 256.
[03/23 21:52:06     64s] Core basic site is IBM13SITE
[03/23 21:52:06     64s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3064.1M, EPOCH TIME: 1679622726.809234
[03/23 21:52:06     64s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:52:06     64s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:52:06     64s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:3096.1M, EPOCH TIME: 1679622726.814286
[03/23 21:52:06     64s] Fast DP-INIT is on for default
[03/23 21:52:06     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:52:06     64s] Atter site array init, number of instance map data is 0.
[03/23 21:52:06     64s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.031, MEM:3096.1M, EPOCH TIME: 1679622726.824593
[03/23 21:52:06     64s] 
[03/23 21:52:06     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:06     64s] OPERPROF:     Starting CMU at level 3, MEM:3096.1M, EPOCH TIME: 1679622726.825345
[03/23 21:52:06     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3096.1M, EPOCH TIME: 1679622726.825735
[03/23 21:52:06     64s] 
[03/23 21:52:06     64s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:06     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:3000.1M, EPOCH TIME: 1679622726.827248
[03/23 21:52:06     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3000.1M, EPOCH TIME: 1679622726.827434
[03/23 21:52:06     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3000.1M, EPOCH TIME: 1679622726.831570
[03/23 21:52:06     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3000.1MB).
[03/23 21:52:06     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.046, MEM:3000.1M, EPOCH TIME: 1679622726.832221
[03/23 21:52:06     64s] TotalInstCnt at PhyDesignMc Initialization: 2601
[03/23 21:52:06     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=3000.1M
[03/23 21:52:06     64s] ### Creating RouteCongInterface, started
[03/23 21:52:06     64s] 
[03/23 21:52:06     64s] Creating Lib Analyzer ...
[03/23 21:52:06     65s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:52:06     65s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:52:06     65s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:52:06     65s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:52:06     65s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:52:06     65s] 
[03/23 21:52:06     65s] {RT rc-typ 0 4 4 0}
[03/23 21:52:07     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=3000.1M
[03/23 21:52:07     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=3000.1M
[03/23 21:52:07     65s] Creating Lib Analyzer, finished. 
[03/23 21:52:07     65s] 
[03/23 21:52:07     65s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[03/23 21:52:07     65s] 
[03/23 21:52:07     65s] #optDebug: {0, 1.000}
[03/23 21:52:07     65s] ### Creating RouteCongInterface, finished
[03/23 21:52:07     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=3000.1M
[03/23 21:52:07     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=3000.1M
[03/23 21:52:07     65s] *info: 1 clock net excluded
[03/23 21:52:07     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.219604.1
[03/23 21:52:07     66s] PathGroup :  reg2reg  TargetSlack : 0.0727 
[03/23 21:52:07     66s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:52:07     66s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:07     66s] ** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 31.05
[03/23 21:52:07     66s] Optimizer WNS Pass 0
[03/23 21:52:07     66s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.025|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+

[03/23 21:52:07     66s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3158.5M, EPOCH TIME: 1679622727.845692
[03/23 21:52:07     66s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3158.5M, EPOCH TIME: 1679622727.845792
[03/23 21:52:07     66s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 21:52:07     66s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 21:52:07     66s] Active Path Group: reg2reg  
[03/23 21:52:07     66s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:52:07     66s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:52:07     66s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:52:07     66s] |   0.017|    0.017|   0.000|    0.000|   31.05%|   0:00:00.0| 3158.5M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
[03/23 21:52:07     66s] |   0.037|    0.025|   0.000|    0.000|   31.06%|   0:00:00.0| 3179.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
[03/23 21:52:07     66s] |   0.050|    0.025|   0.000|    0.000|   31.07%|   0:00:00.0| 3181.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
[03/23 21:52:07     66s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 21:52:07     66s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:52:08     66s] |   0.061|    0.025|   0.000|    0.000|   31.12%|   0:00:01.0| 3219.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 21:52:08     66s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:52:08     66s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:52:08     66s] |   0.069|    0.025|   0.000|    0.000|   31.15%|   0:00:00.0| 3225.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 21:52:08     66s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 21:52:08     66s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:52:08     66s] |   0.078|    0.025|   0.000|    0.000|   31.21%|   0:00:00.0| 3239.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 21:52:08     66s] |   0.078|    0.025|   0.000|    0.000|   31.21%|   0:00:00.0| 3239.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 21:52:08     66s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:52:08     66s] 
[03/23 21:52:08     66s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=3239.7M) ***
[03/23 21:52:08     66s] Active Path Group: default 
[03/23 21:52:08     66s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:52:08     66s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:52:08     66s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:52:08     66s] |   0.025|    0.025|   0.000|    0.000|   31.21%|   0:00:00.0| 3239.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 21:52:08     66s] |        |         |        |         |         |            |        |             |         | _r_REG497_S1/D                                     |
[03/23 21:52:08     66s] |   0.039|    0.039|   0.000|    0.000|   31.22%|   0:00:00.0| 3245.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 21:52:08     66s] |        |         |        |         |         |            |        |             |         | _r_REG164_S1/D                                     |
[03/23 21:52:08     66s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:52:08     66s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:52:08     67s] |   0.050|    0.050|   0.000|    0.000|   31.23%|   0:00:00.0| 3268.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 21:52:08     67s] |        |         |        |         |         |            |        |             |         | _r_REG515_S1/D                                     |
[03/23 21:52:08     67s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:52:08     67s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:52:08     67s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:08     67s] |   0.064|    0.064|   0.000|    0.000|   31.25%|   0:00:00.0| 3306.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 21:52:08     67s] |        |         |        |         |         |            |        |             |         | _r_REG330_S1/D                                     |
[03/23 21:52:08     67s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:52:08     67s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:52:08     67s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:08     67s] |   0.065|    0.065|   0.000|    0.000|   31.27%|   0:00:00.0| 3306.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 21:52:08     67s] |        |         |        |         |         |            |        |             |         | _r_REG497_S1/D                                     |
[03/23 21:52:08     68s] |   0.084|    0.078|   0.000|    0.000|   31.27%|   0:00:00.0| 3314.4M|           NA|       NA| NA                                                 |
[03/23 21:52:08     68s] |   0.084|    0.078|   0.000|    0.000|   31.27%|   0:00:00.0| 3314.4M|setupAnalysis|       NA| NA                                                 |
[03/23 21:52:08     68s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:00.0 mem=3314.4M) ***
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:01.0 mem=3314.4M) ***
[03/23 21:52:08     68s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.086|0.000|
|reg2reg   |0.078|0.000|
|HEPG      |0.078|0.000|
|All Paths |0.078|0.000|
+----------+-----+-----+

[03/23 21:52:08     68s] ** GigaOpt Optimizer WNS Slack 0.078 TNS Slack 0.000 Density 31.27
[03/23 21:52:08     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.219604.1
[03/23 21:52:08     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3314.4M, EPOCH TIME: 1679622728.568605
[03/23 21:52:08     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2603).
[03/23 21:52:08     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.009, MEM:3266.4M, EPOCH TIME: 1679622728.577400
[03/23 21:52:08     68s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3266.4M, EPOCH TIME: 1679622728.578288
[03/23 21:52:08     68s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3266.4M, EPOCH TIME: 1679622728.578467
[03/23 21:52:08     68s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3266.4M, EPOCH TIME: 1679622728.583303
[03/23 21:52:08     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:08     68s] OPERPROF:       Starting CMU at level 4, MEM:3330.4M, EPOCH TIME: 1679622728.605763
[03/23 21:52:08     68s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:3362.4M, EPOCH TIME: 1679622728.607157
[03/23 21:52:08     68s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.027, REAL:0.026, MEM:3266.4M, EPOCH TIME: 1679622728.609507
[03/23 21:52:08     68s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3266.4M, EPOCH TIME: 1679622728.609663
[03/23 21:52:08     68s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.003, MEM:3266.4M, EPOCH TIME: 1679622728.612700
[03/23 21:52:08     68s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.036, REAL:0.035, MEM:3266.4M, EPOCH TIME: 1679622728.613587
[03/23 21:52:08     68s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.036, REAL:0.035, MEM:3266.4M, EPOCH TIME: 1679622728.613668
[03/23 21:52:08     68s] TDRefine: refinePlace mode is spiral
[03/23 21:52:08     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.3
[03/23 21:52:08     68s] OPERPROF: Starting RefinePlace at level 1, MEM:3266.4M, EPOCH TIME: 1679622728.613795
[03/23 21:52:08     68s] *** Starting refinePlace (0:01:08 mem=3266.4M) ***
[03/23 21:52:08     68s] Total net bbox length = 6.587e+04 (3.018e+04 3.569e+04) (ext = 2.960e+03)
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:08     68s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:08     68s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:08     68s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] Starting Small incrNP...
[03/23 21:52:08     68s] User Input Parameters:
[03/23 21:52:08     68s] - Congestion Driven    : Off
[03/23 21:52:08     68s] - Timing Driven        : Off
[03/23 21:52:08     68s] - Area-Violation Based : Off
[03/23 21:52:08     68s] - Start Rollback Level : -5
[03/23 21:52:08     68s] - Legalized            : On
[03/23 21:52:08     68s] - Window Based         : Off
[03/23 21:52:08     68s] - eDen incr mode       : Off
[03/23 21:52:08     68s] - Small incr mode      : On
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3266.4M, EPOCH TIME: 1679622728.622457
[03/23 21:52:08     68s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3266.4M, EPOCH TIME: 1679622728.623183
[03/23 21:52:08     68s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.005, REAL:0.004, MEM:3266.4M, EPOCH TIME: 1679622728.627095
[03/23 21:52:08     68s] default core: bins with density > 0.750 =  0.00 % ( 0 / 88 )
[03/23 21:52:08     68s] Density distribution unevenness ratio = 18.951%
[03/23 21:52:08     68s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.006, REAL:0.005, MEM:3266.4M, EPOCH TIME: 1679622728.627277
[03/23 21:52:08     68s] cost 0.535556, thresh 1.000000
[03/23 21:52:08     68s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3266.4M)
[03/23 21:52:08     68s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:08     68s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3266.4M, EPOCH TIME: 1679622728.627682
[03/23 21:52:08     68s] Starting refinePlace ...
[03/23 21:52:08     68s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:08     68s] One DDP V2 for no tweak run.
[03/23 21:52:08     68s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:08     68s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3330.4M, EPOCH TIME: 1679622728.641278
[03/23 21:52:08     68s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:52:08     68s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3330.4M, EPOCH TIME: 1679622728.641435
[03/23 21:52:08     68s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3330.4M, EPOCH TIME: 1679622728.641583
[03/23 21:52:08     68s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3330.4M, EPOCH TIME: 1679622728.641666
[03/23 21:52:08     68s] DDP markSite nrRow 107 nrJob 107
[03/23 21:52:08     68s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:3330.4M, EPOCH TIME: 1679622728.641918
[03/23 21:52:08     68s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3330.4M, EPOCH TIME: 1679622728.642019
[03/23 21:52:08     68s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 21:52:08     68s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3266.4MB) @(0:01:08 - 0:01:08).
[03/23 21:52:08     68s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:08     68s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:52:08     68s] Move report: legalization moves 1 insts, mean move: 1.20 um, max move: 1.20 um spiral
[03/23 21:52:08     68s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OCPC107_n63): (127.80, 273.40) --> (129.00, 273.40)
[03/23 21:52:08     68s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:08     68s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:08     68s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3266.4MB) @(0:01:08 - 0:01:08).
[03/23 21:52:08     68s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:52:08     68s] Move report: Detail placement moves 1 insts, mean move: 1.20 um, max move: 1.20 um 
[03/23 21:52:08     68s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OCPC107_n63): (127.80, 273.40) --> (129.00, 273.40)
[03/23 21:52:08     68s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3266.4MB
[03/23 21:52:08     68s] Statistics of distance of Instance movement in refine placement:
[03/23 21:52:08     68s]   maximum (X+Y) =         1.20 um
[03/23 21:52:08     68s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OCPC107_n63) with max move: (127.8, 273.4) -> (129, 273.4)
[03/23 21:52:08     68s]   mean    (X+Y) =         1.20 um
[03/23 21:52:08     68s] Summary Report:
[03/23 21:52:08     68s] Instances move: 1 (out of 2603 movable)
[03/23 21:52:08     68s] Instances flipped: 0
[03/23 21:52:08     68s] Mean displacement: 1.20 um
[03/23 21:52:08     68s] Max displacement: 1.20 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OCPC107_n63) (127.8, 273.4) -> (129, 273.4)
[03/23 21:52:08     68s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
[03/23 21:52:08     68s] Total instances moved : 1
[03/23 21:52:08     68s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.164, REAL:0.112, MEM:3266.4M, EPOCH TIME: 1679622728.739518
[03/23 21:52:08     68s] Total net bbox length = 6.587e+04 (3.018e+04 3.569e+04) (ext = 2.960e+03)
[03/23 21:52:08     68s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3266.4MB
[03/23 21:52:08     68s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3266.4MB) @(0:01:08 - 0:01:08).
[03/23 21:52:08     68s] *** Finished refinePlace (0:01:08 mem=3266.4M) ***
[03/23 21:52:08     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.3
[03/23 21:52:08     68s] OPERPROF: Finished RefinePlace at level 1, CPU:0.181, REAL:0.127, MEM:3266.4M, EPOCH TIME: 1679622728.741106
[03/23 21:52:08     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3266.4M, EPOCH TIME: 1679622728.751125
[03/23 21:52:08     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2603).
[03/23 21:52:08     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3266.4M, EPOCH TIME: 1679622728.755157
[03/23 21:52:08     68s] *** maximum move = 1.20 um ***
[03/23 21:52:08     68s] *** Finished re-routing un-routed nets (3266.4M) ***
[03/23 21:52:08     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:3266.4M, EPOCH TIME: 1679622728.761721
[03/23 21:52:08     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3266.4M, EPOCH TIME: 1679622728.766372
[03/23 21:52:08     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:08     68s] OPERPROF:     Starting CMU at level 3, MEM:3330.4M, EPOCH TIME: 1679622728.793308
[03/23 21:52:08     68s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3330.4M, EPOCH TIME: 1679622728.793857
[03/23 21:52:08     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.029, MEM:3266.4M, EPOCH TIME: 1679622728.795098
[03/23 21:52:08     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3266.4M, EPOCH TIME: 1679622728.795195
[03/23 21:52:08     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3266.4M, EPOCH TIME: 1679622728.798238
[03/23 21:52:08     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.037, MEM:3266.4M, EPOCH TIME: 1679622728.799036
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3266.4M) ***
[03/23 21:52:08     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.219604.1
[03/23 21:52:08     68s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:52:08     68s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:08     68s] ** GigaOpt Optimizer WNS Slack 0.078 TNS Slack 0.000 Density 31.27
[03/23 21:52:08     68s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.086|0.000|
|reg2reg   |0.078|0.000|
|HEPG      |0.078|0.000|
|All Paths |0.078|0.000|
+----------+-----+-----+

[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:01.0 mem=3266.4M) ***
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.219604.1
[03/23 21:52:08     68s] Total-nets :: 2670, Stn-nets :: 4, ratio :: 0.149813 %, Total-len 82929.9, Stn-len 238
[03/23 21:52:08     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3106.6M, EPOCH TIME: 1679622728.839869
[03/23 21:52:08     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.024, REAL:0.020, MEM:2828.4M, EPOCH TIME: 1679622728.860046
[03/23 21:52:08     68s] TotalInstCnt at PhyDesignMc Destruction: 2603
[03/23 21:52:08     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.7
[03/23 21:52:08     68s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:02.1 (1.7), totSession cpu/real = 0:01:08.4/0:02:32.4 (0.4), mem = 2828.4M
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] =============================================================================================
[03/23 21:52:08     68s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.14-s109_1
[03/23 21:52:08     68s] =============================================================================================
[03/23 21:52:08     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:52:08     68s] ---------------------------------------------------------------------------------------------
[03/23 21:52:08     68s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 21:52:08     68s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  31.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:52:08     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:08     68s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.0    0.9
[03/23 21:52:08     68s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:08     68s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:52:08     68s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:08     68s] [ TransformInit          ]      1   0:00:00.3  (  13.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 21:52:08     68s] [ OptimizationStep       ]      2   0:00:00.1  (   2.7 % )     0:00:00.6 /  0:00:01.7    2.7
[03/23 21:52:08     68s] [ OptSingleIteration     ]     10   0:00:00.0  (   1.5 % )     0:00:00.6 /  0:00:01.7    2.9
[03/23 21:52:08     68s] [ OptGetWeight           ]     10   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.5
[03/23 21:52:08     68s] [ OptEval                ]     10   0:00:00.3  (  16.3 % )     0:00:00.3 /  0:00:01.2    3.7
[03/23 21:52:08     68s] [ OptCommit              ]     10   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:08     68s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    2.3
[03/23 21:52:08     68s] [ IncrDelayCalc          ]     56   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    3.2
[03/23 21:52:08     68s] [ SetupOptGetWorkingSet  ]     30   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    2.1
[03/23 21:52:08     68s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:08     68s] [ SetupOptSlackGraph     ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:08     68s] [ RefinePlace            ]      1   0:00:00.2  (  11.7 % )     0:00:00.2 /  0:00:00.3    1.2
[03/23 21:52:08     68s] [ TimingUpdate           ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    3.8
[03/23 21:52:08     68s] [ IncrTimingUpdate       ]     16   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 21:52:08     68s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.2    1.8
[03/23 21:52:08     68s] ---------------------------------------------------------------------------------------------
[03/23 21:52:08     68s]  WnsOpt #1 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:03.5    1.7
[03/23 21:52:08     68s] ---------------------------------------------------------------------------------------------
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] End: GigaOpt Optimization in WNS mode
[03/23 21:52:08     68s] Deactivate preCTS OCP-based MLT
[03/23 21:52:08     68s] Activate preCTS path group based MLT
[03/23 21:52:08     68s] Deactivate preCTS path group based MLT
[03/23 21:52:08     68s] *** Timing Is met
[03/23 21:52:08     68s] *** Check timing (0:00:00.0)
[03/23 21:52:08     68s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 21:52:08     68s] Info: 1 clock net  excluded from IPO operation.
[03/23 21:52:08     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=2828.4M
[03/23 21:52:08     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=2828.4M
[03/23 21:52:08     68s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 21:52:08     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:52:08     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=3105.0M
[03/23 21:52:08     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:3105.0M, EPOCH TIME: 1679622728.905708
[03/23 21:52:08     68s] Processing tracks to init pin-track alignment.
[03/23 21:52:08     68s] z: 2, totalTracks: 1
[03/23 21:52:08     68s] z: 4, totalTracks: 1
[03/23 21:52:08     68s] z: 6, totalTracks: 1
[03/23 21:52:08     68s] z: 8, totalTracks: 1
[03/23 21:52:08     68s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:08     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3105.0M, EPOCH TIME: 1679622728.909772
[03/23 21:52:08     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:08     68s] OPERPROF:     Starting CMU at level 3, MEM:3185.0M, EPOCH TIME: 1679622728.930614
[03/23 21:52:08     68s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3185.0M, EPOCH TIME: 1679622728.931129
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:08     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:3121.0M, EPOCH TIME: 1679622728.932466
[03/23 21:52:08     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3121.0M, EPOCH TIME: 1679622728.932579
[03/23 21:52:08     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:3121.0M, EPOCH TIME: 1679622728.936316
[03/23 21:52:08     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3121.0MB).
[03/23 21:52:08     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.031, MEM:3121.0M, EPOCH TIME: 1679622728.937179
[03/23 21:52:08     68s] TotalInstCnt at PhyDesignMc Initialization: 2603
[03/23 21:52:08     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=3121.0M
[03/23 21:52:08     68s] Begin: Area Reclaim Optimization
[03/23 21:52:08     68s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:08.5/0:02:32.5 (0.4), mem = 3121.0M
[03/23 21:52:08     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.8
[03/23 21:52:08     68s] ### Creating RouteCongInterface, started
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:52:08     68s] 
[03/23 21:52:08     68s] #optDebug: {0, 1.000}
[03/23 21:52:08     68s] ### Creating RouteCongInterface, finished
[03/23 21:52:08     68s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=3121.0M
[03/23 21:52:08     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=3121.0M
[03/23 21:52:09     68s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3121.0M, EPOCH TIME: 1679622729.284087
[03/23 21:52:09     68s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3121.0M, EPOCH TIME: 1679622729.284236
[03/23 21:52:09     68s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:52:09     68s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:09     68s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 31.27
[03/23 21:52:09     68s] +---------+---------+--------+--------+------------+--------+
[03/23 21:52:09     68s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 21:52:09     68s] +---------+---------+--------+--------+------------+--------+
[03/23 21:52:09     68s] |   31.27%|        -|   0.050|   0.000|   0:00:00.0| 3121.0M|
[03/23 21:52:09     68s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 21:52:09     68s] |   31.27%|        0|   0.050|   0.000|   0:00:00.0| 3125.0M|
[03/23 21:52:09     69s] |   31.24%|        5|   0.050|   0.000|   0:00:00.0| 3273.8M|
[03/23 21:52:09     69s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:09     69s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:09     69s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:09     69s] |   31.01%|       69|   0.050|   0.000|   0:00:00.0| 3279.5M|
[03/23 21:52:09     69s] |   30.98%|        6|   0.050|   0.000|   0:00:00.0| 3279.5M|
[03/23 21:52:09     69s] |   30.98%|        1|   0.050|   0.000|   0:00:00.0| 3279.5M|
[03/23 21:52:09     69s] |   30.98%|        0|   0.050|   0.000|   0:00:00.0| 3279.5M|
[03/23 21:52:09     69s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 21:52:09     69s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 21:52:09     69s] |   30.98%|        0|   0.050|   0.000|   0:00:00.0| 3279.5M|
[03/23 21:52:09     69s] +---------+---------+--------+--------+------------+--------+
[03/23 21:52:09     69s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 30.98
[03/23 21:52:09     69s] 
[03/23 21:52:09     69s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 0 Resize = 65 **
[03/23 21:52:09     69s] --------------------------------------------------------------
[03/23 21:52:09     69s] |                                   | Total     | Sequential |
[03/23 21:52:09     69s] --------------------------------------------------------------
[03/23 21:52:09     69s] | Num insts resized                 |      60  |      10    |
[03/23 21:52:09     69s] | Num insts undone                  |      11  |      11    |
[03/23 21:52:09     69s] | Num insts Downsized               |      60  |      10    |
[03/23 21:52:09     69s] | Num insts Samesized               |       0  |       0    |
[03/23 21:52:09     69s] | Num insts Upsized                 |       0  |       0    |
[03/23 21:52:09     69s] | Num multiple commits+uncommits    |       5  |       -    |
[03/23 21:52:09     69s] --------------------------------------------------------------
[03/23 21:52:09     69s] 
[03/23 21:52:09     69s] Number of times islegalLocAvaiable called = 196 skipped = 0, called in commitmove = 76, skipped in commitmove = 0
[03/23 21:52:09     69s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[03/23 21:52:09     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3279.5M, EPOCH TIME: 1679622729.774577
[03/23 21:52:09     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2598).
[03/23 21:52:09     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3279.5M, EPOCH TIME: 1679622729.778604
[03/23 21:52:09     69s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3279.5M, EPOCH TIME: 1679622729.780022
[03/23 21:52:09     69s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3279.5M, EPOCH TIME: 1679622729.780166
[03/23 21:52:09     69s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3279.5M, EPOCH TIME: 1679622729.784351
[03/23 21:52:09     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     69s] 
[03/23 21:52:09     69s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:09     69s] OPERPROF:       Starting CMU at level 4, MEM:3343.5M, EPOCH TIME: 1679622729.808877
[03/23 21:52:09     69s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:3375.5M, EPOCH TIME: 1679622729.810504
[03/23 21:52:09     69s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.028, REAL:0.027, MEM:3279.5M, EPOCH TIME: 1679622729.811505
[03/23 21:52:09     69s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3279.5M, EPOCH TIME: 1679622729.811602
[03/23 21:52:09     69s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3279.5M, EPOCH TIME: 1679622729.814019
[03/23 21:52:09     69s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3279.5M, EPOCH TIME: 1679622729.814689
[03/23 21:52:09     69s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3279.5M, EPOCH TIME: 1679622729.814811
[03/23 21:52:09     69s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.036, REAL:0.035, MEM:3279.5M, EPOCH TIME: 1679622729.814933
[03/23 21:52:09     69s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.036, REAL:0.035, MEM:3279.5M, EPOCH TIME: 1679622729.814992
[03/23 21:52:09     69s] TDRefine: refinePlace mode is spiral
[03/23 21:52:09     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.4
[03/23 21:52:09     69s] OPERPROF: Starting RefinePlace at level 1, MEM:3279.5M, EPOCH TIME: 1679622729.815140
[03/23 21:52:09     69s] *** Starting refinePlace (0:01:10 mem=3279.5M) ***
[03/23 21:52:09     69s] Total net bbox length = 6.582e+04 (3.014e+04 3.569e+04) (ext = 2.958e+03)
[03/23 21:52:09     69s] 
[03/23 21:52:09     69s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:09     69s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:09     69s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:09     69s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:09     69s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3279.5M, EPOCH TIME: 1679622729.821452
[03/23 21:52:09     69s] Starting refinePlace ...
[03/23 21:52:09     69s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:09     69s] One DDP V2 for no tweak run.
[03/23 21:52:09     69s] 
[03/23 21:52:09     69s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:52:09     70s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:52:09     70s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 21:52:09     70s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:09     70s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3279.5MB) @(0:01:10 - 0:01:10).
[03/23 21:52:09     70s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:52:09     70s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:09     70s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3279.5MB
[03/23 21:52:09     70s] Statistics of distance of Instance movement in refine placement:
[03/23 21:52:09     70s]   maximum (X+Y) =         0.00 um
[03/23 21:52:09     70s]   mean    (X+Y) =         0.00 um
[03/23 21:52:09     70s] Summary Report:
[03/23 21:52:09     70s] Instances move: 0 (out of 2598 movable)
[03/23 21:52:09     70s] Instances flipped: 0
[03/23 21:52:09     70s] Mean displacement: 0.00 um
[03/23 21:52:09     70s] Max displacement: 0.00 um 
[03/23 21:52:09     70s] Total instances moved : 0
[03/23 21:52:09     70s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.144, REAL:0.095, MEM:3279.5M, EPOCH TIME: 1679622729.916627
[03/23 21:52:09     70s] Total net bbox length = 6.582e+04 (3.014e+04 3.569e+04) (ext = 2.958e+03)
[03/23 21:52:09     70s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3279.5MB
[03/23 21:52:09     70s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3279.5MB) @(0:01:10 - 0:01:10).
[03/23 21:52:09     70s] *** Finished refinePlace (0:01:10 mem=3279.5M) ***
[03/23 21:52:09     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.4
[03/23 21:52:09     70s] OPERPROF: Finished RefinePlace at level 1, CPU:0.152, REAL:0.103, MEM:3279.5M, EPOCH TIME: 1679622729.917963
[03/23 21:52:09     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3279.5M, EPOCH TIME: 1679622729.927584
[03/23 21:52:09     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2598).
[03/23 21:52:09     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.004, MEM:3279.5M, EPOCH TIME: 1679622729.931394
[03/23 21:52:09     70s] *** maximum move = 0.00 um ***
[03/23 21:52:09     70s] *** Finished re-routing un-routed nets (3279.5M) ***
[03/23 21:52:09     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:3279.5M, EPOCH TIME: 1679622729.937064
[03/23 21:52:09     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3279.5M, EPOCH TIME: 1679622729.941176
[03/23 21:52:09     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     70s] 
[03/23 21:52:09     70s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:09     70s] OPERPROF:     Starting CMU at level 3, MEM:3343.5M, EPOCH TIME: 1679622729.966174
[03/23 21:52:09     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3343.5M, EPOCH TIME: 1679622729.966666
[03/23 21:52:09     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:3279.5M, EPOCH TIME: 1679622729.968076
[03/23 21:52:09     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3279.5M, EPOCH TIME: 1679622729.968189
[03/23 21:52:09     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3279.5M, EPOCH TIME: 1679622729.970540
[03/23 21:52:09     70s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3279.5M, EPOCH TIME: 1679622729.971405
[03/23 21:52:09     70s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3279.5M, EPOCH TIME: 1679622729.971666
[03/23 21:52:09     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.035, MEM:3279.5M, EPOCH TIME: 1679622729.971839
[03/23 21:52:09     70s] 
[03/23 21:52:09     70s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3279.5M) ***
[03/23 21:52:09     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.8
[03/23 21:52:09     70s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.0 (1.6), totSession cpu/real = 0:01:10.2/0:02:33.5 (0.5), mem = 3279.5M
[03/23 21:52:09     70s] 
[03/23 21:52:09     70s] =============================================================================================
[03/23 21:52:09     70s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[03/23 21:52:09     70s] =============================================================================================
[03/23 21:52:09     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:52:09     70s] ---------------------------------------------------------------------------------------------
[03/23 21:52:09     70s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 21:52:09     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:09     70s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:09     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:09     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:09     70s] [ OptimizationStep       ]      1   0:00:00.1  (   5.0 % )     0:00:00.5 /  0:00:01.0    2.2
[03/23 21:52:09     70s] [ OptSingleIteration     ]      7   0:00:00.0  (   3.8 % )     0:00:00.4 /  0:00:01.0    2.4
[03/23 21:52:09     70s] [ OptGetWeight           ]     79   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:09     70s] [ OptEval                ]     79   0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.4    3.3
[03/23 21:52:09     70s] [ OptCommit              ]     79   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 21:52:09     70s] [ PostCommitDelayUpdate  ]     80   0:00:00.0  (   3.4 % )     0:00:00.1 /  0:00:00.2    2.0
[03/23 21:52:09     70s] [ IncrDelayCalc          ]     78   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    2.1
[03/23 21:52:09     70s] [ RefinePlace            ]      1   0:00:00.2  (  20.2 % )     0:00:00.2 /  0:00:00.3    1.3
[03/23 21:52:09     70s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:09     70s] [ IncrTimingUpdate       ]     18   0:00:00.2  (  14.7 % )     0:00:00.2 /  0:00:00.4    2.4
[03/23 21:52:09     70s] [ MISC                   ]          0:00:00.3  (  31.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 21:52:09     70s] ---------------------------------------------------------------------------------------------
[03/23 21:52:09     70s]  AreaOpt #2 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.7    1.6
[03/23 21:52:09     70s] ---------------------------------------------------------------------------------------------
[03/23 21:52:09     70s] 
[03/23 21:52:09     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3119.7M, EPOCH TIME: 1679622729.987560
[03/23 21:52:09     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:09     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:2842.4M, EPOCH TIME: 1679622729.995107
[03/23 21:52:09     70s] TotalInstCnt at PhyDesignMc Destruction: 2598
[03/23 21:52:09     70s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2842.41M, totSessionCpu=0:01:10).
[03/23 21:52:10     70s] **INFO: Flow update: Design timing is met.
[03/23 21:52:10     70s] Begin: GigaOpt postEco DRV Optimization
[03/23 21:52:10     70s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_len -max_fanout
[03/23 21:52:10     70s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:10.2/0:02:33.6 (0.5), mem = 2842.4M
[03/23 21:52:10     70s] Info: 1 clock net  excluded from IPO operation.
[03/23 21:52:10     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.9
[03/23 21:52:10     70s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:52:10     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=2842.4M
[03/23 21:52:10     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2842.4M, EPOCH TIME: 1679622730.041580
[03/23 21:52:10     70s] Processing tracks to init pin-track alignment.
[03/23 21:52:10     70s] z: 2, totalTracks: 1
[03/23 21:52:10     70s] z: 4, totalTracks: 1
[03/23 21:52:10     70s] z: 6, totalTracks: 1
[03/23 21:52:10     70s] z: 8, totalTracks: 1
[03/23 21:52:10     70s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:10     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2842.4M, EPOCH TIME: 1679622730.045182
[03/23 21:52:10     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:10     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:10     70s] OPERPROF:     Starting CMU at level 3, MEM:2907.2M, EPOCH TIME: 1679622730.064668
[03/23 21:52:10     70s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:2907.2M, EPOCH TIME: 1679622730.065167
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:10     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.021, MEM:2843.2M, EPOCH TIME: 1679622730.066244
[03/23 21:52:10     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2843.2M, EPOCH TIME: 1679622730.066341
[03/23 21:52:10     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2843.2M, EPOCH TIME: 1679622730.069676
[03/23 21:52:10     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2843.2MB).
[03/23 21:52:10     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:2843.2M, EPOCH TIME: 1679622730.070396
[03/23 21:52:10     70s] TotalInstCnt at PhyDesignMc Initialization: 2598
[03/23 21:52:10     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=2843.2M
[03/23 21:52:10     70s] ### Creating RouteCongInterface, started
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] #optDebug: {0, 1.000}
[03/23 21:52:10     70s] ### Creating RouteCongInterface, finished
[03/23 21:52:10     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2843.2M
[03/23 21:52:10     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2843.2M
[03/23 21:52:10     70s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 21:52:10     70s] [GPS-DRV] maxDensity (design): 0.95
[03/23 21:52:10     70s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 21:52:10     70s] [GPS-DRV] All active and enabled setup views
[03/23 21:52:10     70s] [GPS-DRV]     setupAnalysis
[03/23 21:52:10     70s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:52:10     70s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:52:10     70s] [GPS-DRV] maxFanoutLoad on
[03/23 21:52:10     70s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 21:52:10     70s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 21:52:10     70s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 21:52:10     70s] [GPS-DRV] timing-driven DRV settings
[03/23 21:52:10     70s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 21:52:10     70s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3135.0M, EPOCH TIME: 1679622730.383211
[03/23 21:52:10     70s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3135.0M, EPOCH TIME: 1679622730.383346
[03/23 21:52:10     70s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:52:10     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:10     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:52:10     70s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 21:52:10     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:52:10     70s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 21:52:10     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:52:10     70s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:52:10     70s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:52:10     70s] Info: violation cost 0.508403 (cap = 0.000000, tran = 0.508403, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:52:10     70s] |     1|    11|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.98%|          |         |
[03/23 21:52:10     70s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:52:10     70s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:52:10     70s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:52:10     70s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       1|       0|       0| 30.98%| 0:00:00.0|  3268.2M|
[03/23 21:52:10     70s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:52:10     70s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:52:10     70s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:52:10     70s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.98%| 0:00:00.0|  3268.2M|
[03/23 21:52:10     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3268.2M) ***
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] Total-nets :: 2666, Stn-nets :: 5, ratio :: 0.187547 %, Total-len 82887.1, Stn-len 529.2
[03/23 21:52:10     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3108.4M, EPOCH TIME: 1679622730.454774
[03/23 21:52:10     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/23 21:52:10     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:10     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:10     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:10     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2852.1M, EPOCH TIME: 1679622730.461818
[03/23 21:52:10     70s] TotalInstCnt at PhyDesignMc Destruction: 2599
[03/23 21:52:10     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.9
[03/23 21:52:10     70s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.2), totSession cpu/real = 0:01:10.7/0:02:34.0 (0.5), mem = 2852.1M
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] =============================================================================================
[03/23 21:52:10     70s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.14-s109_1
[03/23 21:52:10     70s] =============================================================================================
[03/23 21:52:10     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:52:10     70s] ---------------------------------------------------------------------------------------------
[03/23 21:52:10     70s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 21:52:10     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:10     70s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.2 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 21:52:10     70s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:10     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:10     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:10     70s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    2.1
[03/23 21:52:10     70s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 21:52:10     70s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:10     70s] [ OptEval                ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:10     70s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:10     70s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:10     70s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:10     70s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 21:52:10     70s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.1    3.7
[03/23 21:52:10     70s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:10     70s] [ MISC                   ]          0:00:00.3  (  71.7 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 21:52:10     70s] ---------------------------------------------------------------------------------------------
[03/23 21:52:10     70s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 21:52:10     70s] ---------------------------------------------------------------------------------------------
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] End: GigaOpt postEco DRV Optimization
[03/23 21:52:10     70s] **INFO: Flow update: Design timing is met.
[03/23 21:52:10     70s] Running refinePlace -preserveRouting true -hardFence false
[03/23 21:52:10     70s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2852.1M, EPOCH TIME: 1679622730.467332
[03/23 21:52:10     70s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2852.1M, EPOCH TIME: 1679622730.467450
[03/23 21:52:10     70s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2852.1M, EPOCH TIME: 1679622730.467620
[03/23 21:52:10     70s] Processing tracks to init pin-track alignment.
[03/23 21:52:10     70s] z: 2, totalTracks: 1
[03/23 21:52:10     70s] z: 4, totalTracks: 1
[03/23 21:52:10     70s] z: 6, totalTracks: 1
[03/23 21:52:10     70s] z: 8, totalTracks: 1
[03/23 21:52:10     70s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:10     70s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2852.1M, EPOCH TIME: 1679622730.471639
[03/23 21:52:10     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:10     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:10     70s] OPERPROF:         Starting CMU at level 5, MEM:2916.9M, EPOCH TIME: 1679622730.496584
[03/23 21:52:10     70s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:2916.9M, EPOCH TIME: 1679622730.497125
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:10     70s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.026, MEM:2852.9M, EPOCH TIME: 1679622730.498122
[03/23 21:52:10     70s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2852.9M, EPOCH TIME: 1679622730.498214
[03/23 21:52:10     70s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:2852.9M, EPOCH TIME: 1679622730.500296
[03/23 21:52:10     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2852.9MB).
[03/23 21:52:10     70s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.033, MEM:2852.9M, EPOCH TIME: 1679622730.501096
[03/23 21:52:10     70s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.033, REAL:0.034, MEM:2852.9M, EPOCH TIME: 1679622730.501156
[03/23 21:52:10     70s] TDRefine: refinePlace mode is spiral
[03/23 21:52:10     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.5
[03/23 21:52:10     70s] OPERPROF:   Starting RefinePlace at level 2, MEM:2852.9M, EPOCH TIME: 1679622730.501281
[03/23 21:52:10     70s] *** Starting refinePlace (0:01:11 mem=2852.9M) ***
[03/23 21:52:10     70s] Total net bbox length = 6.582e+04 (3.014e+04 3.569e+04) (ext = 2.958e+03)
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:10     70s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:10     70s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] Starting Small incrNP...
[03/23 21:52:10     70s] User Input Parameters:
[03/23 21:52:10     70s] - Congestion Driven    : Off
[03/23 21:52:10     70s] - Timing Driven        : Off
[03/23 21:52:10     70s] - Area-Violation Based : Off
[03/23 21:52:10     70s] - Start Rollback Level : -5
[03/23 21:52:10     70s] - Legalized            : On
[03/23 21:52:10     70s] - Window Based         : Off
[03/23 21:52:10     70s] - eDen incr mode       : Off
[03/23 21:52:10     70s] - Small incr mode      : On
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2852.9M, EPOCH TIME: 1679622730.506549
[03/23 21:52:10     70s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2852.9M, EPOCH TIME: 1679622730.506940
[03/23 21:52:10     70s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.004, REAL:0.003, MEM:2852.9M, EPOCH TIME: 1679622730.509574
[03/23 21:52:10     70s] default core: bins with density > 0.750 =  0.00 % ( 0 / 88 )
[03/23 21:52:10     70s] Density distribution unevenness ratio = 18.893%
[03/23 21:52:10     70s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.004, REAL:0.003, MEM:2852.9M, EPOCH TIME: 1679622730.509692
[03/23 21:52:10     70s] cost 0.530000, thresh 1.000000
[03/23 21:52:10     70s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2852.9M)
[03/23 21:52:10     70s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:10     70s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2852.9M, EPOCH TIME: 1679622730.510012
[03/23 21:52:10     70s] Starting refinePlace ...
[03/23 21:52:10     70s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:10     70s] One DDP V2 for no tweak run.
[03/23 21:52:10     70s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:10     70s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2916.9M, EPOCH TIME: 1679622730.518135
[03/23 21:52:10     70s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:52:10     70s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2916.9M, EPOCH TIME: 1679622730.518246
[03/23 21:52:10     70s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2916.9M, EPOCH TIME: 1679622730.518348
[03/23 21:52:10     70s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2916.9M, EPOCH TIME: 1679622730.518414
[03/23 21:52:10     70s] DDP markSite nrRow 107 nrJob 107
[03/23 21:52:10     70s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:2916.9M, EPOCH TIME: 1679622730.518594
[03/23 21:52:10     70s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2916.9M, EPOCH TIME: 1679622730.518692
[03/23 21:52:10     70s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 21:52:10     70s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2852.9MB) @(0:01:11 - 0:01:11).
[03/23 21:52:10     70s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:10     70s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 21:52:10     70s] 
[03/23 21:52:10     70s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:52:10     70s] Move report: legalization moves 1 insts, mean move: 1.20 um, max move: 1.20 um spiral
[03/23 21:52:10     70s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/PLACEDFE_OFC109_n12): (19.00, 241.00) --> (20.20, 241.00)
[03/23 21:52:10     70s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 21:52:10     70s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:10     70s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2852.9MB) @(0:01:11 - 0:01:11).
[03/23 21:52:10     70s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:52:10     70s] Move report: Detail placement moves 1 insts, mean move: 1.20 um, max move: 1.20 um 
[03/23 21:52:10     70s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/PLACEDFE_OFC109_n12): (19.00, 241.00) --> (20.20, 241.00)
[03/23 21:52:10     70s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2852.9MB
[03/23 21:52:10     70s] Statistics of distance of Instance movement in refine placement:
[03/23 21:52:10     70s]   maximum (X+Y) =         1.20 um
[03/23 21:52:10     70s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/PLACEDFE_OFC109_n12) with max move: (19, 241) -> (20.2, 241)
[03/23 21:52:10     70s]   mean    (X+Y) =         1.20 um
[03/23 21:52:10     70s] Summary Report:
[03/23 21:52:10     70s] Instances move: 1 (out of 2599 movable)
[03/23 21:52:10     70s] Instances flipped: 0
[03/23 21:52:10     70s] Mean displacement: 1.20 um
[03/23 21:52:10     70s] Max displacement: 1.20 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/PLACEDFE_OFC109_n12) (19, 241) -> (20.2, 241)
[03/23 21:52:10     70s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
[03/23 21:52:10     70s] Total instances moved : 1
[03/23 21:52:10     70s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.158, REAL:0.097, MEM:2852.9M, EPOCH TIME: 1679622730.607085
[03/23 21:52:10     70s] Total net bbox length = 6.582e+04 (3.014e+04 3.569e+04) (ext = 2.958e+03)
[03/23 21:52:10     70s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2852.9MB
[03/23 21:52:10     70s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2852.9MB) @(0:01:11 - 0:01:11).
[03/23 21:52:10     70s] *** Finished refinePlace (0:01:11 mem=2852.9M) ***
[03/23 21:52:10     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.5
[03/23 21:52:10     70s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.170, REAL:0.107, MEM:2852.9M, EPOCH TIME: 1679622730.608768
[03/23 21:52:10     70s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2852.9M, EPOCH TIME: 1679622730.608865
[03/23 21:52:10     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/23 21:52:10     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:10     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:10     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:10     70s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.009, REAL:0.005, MEM:2852.9M, EPOCH TIME: 1679622730.613695
[03/23 21:52:10     70s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.213, REAL:0.146, MEM:2852.9M, EPOCH TIME: 1679622730.613797
[03/23 21:52:10     70s] **INFO: Flow update: Design timing is met.
[03/23 21:52:10     70s] **INFO: Flow update: Design timing is met.
[03/23 21:52:10     70s] **INFO: Flow update: Design timing is met.
[03/23 21:52:10     70s] Register exp ratio and priority group on 0 nets on 2666 nets : 
[03/23 21:52:10     70s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:52:10     71s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:52:10     71s] 
[03/23 21:52:10     71s] Active setup views:
[03/23 21:52:10     71s]  setupAnalysis
[03/23 21:52:10     71s]   Dominating endpoints: 0
[03/23 21:52:10     71s]   Dominating TNS: -0.000
[03/23 21:52:10     71s] 
[03/23 21:52:10     71s] Extraction called for design 'PE_top' of instances=2599 and nets=2668 using extraction engine 'preRoute' .
[03/23 21:52:10     71s] PreRoute RC Extraction called for design PE_top.
[03/23 21:52:10     71s] RC Extraction called in multi-corner(1) mode.
[03/23 21:52:10     71s] RCMode: PreRoute
[03/23 21:52:10     71s]       RC Corner Indexes            0   
[03/23 21:52:10     71s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:52:10     71s] Resistance Scaling Factor    : 1.00000 
[03/23 21:52:10     71s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:52:10     71s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:52:10     71s] Shrink Factor                : 1.00000
[03/23 21:52:10     71s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:52:10     71s] Using Quantus QRC technology file ...
[03/23 21:52:10     71s] RC Grid backup saved.
[03/23 21:52:10     71s] 
[03/23 21:52:10     71s] Trim Metal Layers:
[03/23 21:52:10     71s] LayerId::1 widthSet size::1
[03/23 21:52:10     71s] LayerId::2 widthSet size::1
[03/23 21:52:10     71s] LayerId::3 widthSet size::1
[03/23 21:52:10     71s] LayerId::4 widthSet size::1
[03/23 21:52:10     71s] LayerId::5 widthSet size::1
[03/23 21:52:10     71s] LayerId::6 widthSet size::1
[03/23 21:52:10     71s] LayerId::7 widthSet size::1
[03/23 21:52:10     71s] LayerId::8 widthSet size::1
[03/23 21:52:10     71s] Skipped RC grid update for preRoute extraction.
[03/23 21:52:10     71s] eee: pegSigSF::1.070000
[03/23 21:52:10     71s] Initializing multi-corner resistance tables ...
[03/23 21:52:10     71s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:52:10     71s] eee: l::2 avDens::0.128984 usedTrk::1137.641939 availTrk::8820.000000 sigTrk::1137.641939
[03/23 21:52:10     71s] eee: l::3 avDens::0.121761 usedTrk::1183.513888 availTrk::9720.000000 sigTrk::1183.513888
[03/23 21:52:10     71s] eee: l::4 avDens::0.013606 usedTrk::132.250000 availTrk::9720.000000 sigTrk::132.250000
[03/23 21:52:10     71s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:10     71s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:10     71s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:10     71s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:10     71s] {RT rc-typ 0 4 4 0}
[03/23 21:52:10     71s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.808100 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:52:10     71s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2777.895M)
[03/23 21:52:10     71s] Skewing Data Summary (End_of_FINAL)
[03/23 21:52:10     71s] --------------------------------------------------
[03/23 21:52:10     71s]  Total skewed count:0
[03/23 21:52:10     71s] --------------------------------------------------
[03/23 21:52:10     71s] Starting delay calculation for Setup views
[03/23 21:52:10     71s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:52:10     71s] #################################################################################
[03/23 21:52:10     71s] # Design Stage: PreRoute
[03/23 21:52:10     71s] # Design Name: PE_top
[03/23 21:52:10     71s] # Design Mode: 130nm
[03/23 21:52:10     71s] # Analysis Mode: MMMC Non-OCV 
[03/23 21:52:10     71s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:52:10     71s] # Signoff Settings: SI Off 
[03/23 21:52:10     71s] #################################################################################
[03/23 21:52:11     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 2801.9M, InitMEM = 2801.9M)
[03/23 21:52:11     71s] Calculate delays in Single mode...
[03/23 21:52:11     71s] Start delay calculation (fullDC) (6 T). (MEM=2801.9)
[03/23 21:52:11     71s] End AAE Lib Interpolated Model. (MEM=2813.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:11     71s] Total number of fetched objects 2666
[03/23 21:52:11     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:11     72s] End delay calculation. (MEM=3048.53 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 21:52:11     72s] End delay calculation (fullDC). (MEM=3048.53 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 21:52:11     72s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3048.5M) ***
[03/23 21:52:11     72s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:12 mem=3048.5M)
[03/23 21:52:11     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:11     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:11     72s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3048.53 MB )
[03/23 21:52:11     72s] (I)      ================== Layers ==================
[03/23 21:52:11     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:11     72s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:52:11     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:11     72s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:52:11     72s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:52:11     72s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:52:11     72s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:52:11     72s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:52:11     72s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:52:11     72s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:52:11     72s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:52:11     72s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:52:11     72s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:52:11     72s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:52:11     72s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:52:11     72s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:52:11     72s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:52:11     72s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:52:11     72s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:52:11     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:11     72s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:52:11     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:11     72s] (I)      Started Import and model ( Curr Mem: 3048.53 MB )
[03/23 21:52:11     72s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:11     72s] (I)      == Non-default Options ==
[03/23 21:52:11     72s] (I)      Build term to term wires                           : false
[03/23 21:52:11     72s] (I)      Maximum routing layer                              : 4
[03/23 21:52:11     72s] (I)      Number of threads                                  : 6
[03/23 21:52:11     72s] (I)      Method to set GCell size                           : row
[03/23 21:52:11     72s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:52:11     72s] (I)      Use row-based GCell size
[03/23 21:52:11     72s] (I)      Use row-based GCell align
[03/23 21:52:11     72s] (I)      layer 0 area = 89000
[03/23 21:52:11     72s] (I)      layer 1 area = 120000
[03/23 21:52:11     72s] (I)      layer 2 area = 120000
[03/23 21:52:11     72s] (I)      layer 3 area = 120000
[03/23 21:52:11     72s] (I)      GCell unit size   : 3600
[03/23 21:52:11     72s] (I)      GCell multiplier  : 1
[03/23 21:52:11     72s] (I)      GCell row height  : 3600
[03/23 21:52:11     72s] (I)      Actual row height : 3600
[03/23 21:52:11     72s] (I)      GCell align ref   : 7000 7000
[03/23 21:52:11     72s] [NR-eGR] Track table information for default rule: 
[03/23 21:52:11     72s] [NR-eGR] M1 has single uniform track structure
[03/23 21:52:11     72s] [NR-eGR] M2 has single uniform track structure
[03/23 21:52:11     72s] [NR-eGR] M3 has single uniform track structure
[03/23 21:52:11     72s] [NR-eGR] M4 has single uniform track structure
[03/23 21:52:11     72s] [NR-eGR] M5 has single uniform track structure
[03/23 21:52:11     72s] [NR-eGR] M6 has single uniform track structure
[03/23 21:52:11     72s] [NR-eGR] MQ has single uniform track structure
[03/23 21:52:11     72s] [NR-eGR] LM has single uniform track structure
[03/23 21:52:11     72s] (I)      ============== Default via ===============
[03/23 21:52:11     72s] (I)      +---+------------------+-----------------+
[03/23 21:52:11     72s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:52:11     72s] (I)      +---+------------------+-----------------+
[03/23 21:52:11     72s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:52:11     72s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:52:11     72s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:52:11     72s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:52:11     72s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:52:11     72s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:52:11     72s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:52:11     72s] (I)      +---+------------------+-----------------+
[03/23 21:52:11     72s] [NR-eGR] Read 5606 PG shapes
[03/23 21:52:11     72s] [NR-eGR] Read 0 clock shapes
[03/23 21:52:11     72s] [NR-eGR] Read 0 other shapes
[03/23 21:52:11     72s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:52:11     72s] [NR-eGR] #Instance Blockages : 0
[03/23 21:52:11     72s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:52:11     72s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:52:11     72s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:52:11     72s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:52:11     72s] [NR-eGR] #Other Blockages    : 0
[03/23 21:52:11     72s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:52:11     72s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 21:52:11     72s] [NR-eGR] Read 2666 nets ( ignored 0 )
[03/23 21:52:11     72s] (I)      early_global_route_priority property id does not exist.
[03/23 21:52:11     72s] (I)      Read Num Blocks=5606  Num Prerouted Wires=0  Num CS=0
[03/23 21:52:11     72s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 0
[03/23 21:52:11     72s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 0
[03/23 21:52:11     72s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 21:52:11     72s] (I)      Number of ignored nets                =      0
[03/23 21:52:11     72s] (I)      Number of connected nets              =      0
[03/23 21:52:11     72s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 21:52:11     72s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 21:52:11     72s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:52:11     72s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:52:11     72s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:52:11     72s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:52:11     72s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:52:11     72s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:52:11     72s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:52:11     72s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 21:52:11     72s] (I)      Ndr track 0 does not exist
[03/23 21:52:11     72s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:52:11     72s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:52:11     72s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:52:11     72s] (I)      Site width          :   400  (dbu)
[03/23 21:52:11     72s] (I)      Row height          :  3600  (dbu)
[03/23 21:52:11     72s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:52:11     72s] (I)      GCell width         :  3600  (dbu)
[03/23 21:52:11     72s] (I)      GCell height        :  3600  (dbu)
[03/23 21:52:11     72s] (I)      Grid                :    83   111     4
[03/23 21:52:11     72s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:52:11     72s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:52:11     72s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:52:11     72s] (I)      Default wire width  :   160   200   200   200
[03/23 21:52:11     72s] (I)      Default wire space  :   160   200   200   200
[03/23 21:52:11     72s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:52:11     72s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:52:11     72s] (I)      First track coord   :   400   400   400   400
[03/23 21:52:11     72s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:52:11     72s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:52:11     72s] (I)      Num of masks        :     1     1     1     1
[03/23 21:52:11     72s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:52:11     72s] (I)      --------------------------------------------------------
[03/23 21:52:11     72s] 
[03/23 21:52:11     72s] [NR-eGR] ============ Routing rule table ============
[03/23 21:52:11     72s] [NR-eGR] Rule id: 0  Nets: 2666
[03/23 21:52:11     72s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:52:11     72s] (I)                    Layer    2    3    4 
[03/23 21:52:11     72s] (I)                    Pitch  400  400  400 
[03/23 21:52:11     72s] (I)             #Used tracks    1    1    1 
[03/23 21:52:11     72s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:11     72s] [NR-eGR] ========================================
[03/23 21:52:11     72s] [NR-eGR] 
[03/23 21:52:11     72s] (I)      =============== Blocked Tracks ===============
[03/23 21:52:11     72s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:11     72s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:52:11     72s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:11     72s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:52:11     72s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:52:11     72s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:52:11     72s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:52:11     72s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:11     72s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3048.53 MB )
[03/23 21:52:11     72s] (I)      Reset routing kernel
[03/23 21:52:11     72s] (I)      Started Global Routing ( Curr Mem: 3048.53 MB )
[03/23 21:52:11     72s] (I)      totalPins=9472  totalGlobalPin=9409 (99.33%)
[03/23 21:52:11     72s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:52:11     72s] [NR-eGR] Layer group 1: route 2666 net(s) in layer range [2, 4]
[03/23 21:52:11     72s] (I)      
[03/23 21:52:11     72s] (I)      ============  Phase 1a Route ============
[03/23 21:52:11     72s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 98
[03/23 21:52:11     72s] (I)      Usage: 21915 = (10178 H, 11737 V) = (17.83% H, 8.89% V) = (3.664e+04um H, 4.225e+04um V)
[03/23 21:52:11     72s] (I)      
[03/23 21:52:11     72s] (I)      ============  Phase 1b Route ============
[03/23 21:52:11     72s] (I)      Usage: 21934 = (10189 H, 11745 V) = (17.85% H, 8.90% V) = (3.668e+04um H, 4.228e+04um V)
[03/23 21:52:11     72s] (I)      Overflow of layer group 1: 4.76% H + 0.10% V. EstWL: 7.896240e+04um
[03/23 21:52:11     72s] (I)      Congestion metric : 4.76%H 0.10%V, 4.86%HV
[03/23 21:52:11     72s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:52:11     72s] (I)      
[03/23 21:52:11     72s] (I)      ============  Phase 1c Route ============
[03/23 21:52:11     72s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:11     72s] (I)      Usage: 21939 = (10191 H, 11748 V) = (17.85% H, 8.90% V) = (3.669e+04um H, 4.229e+04um V)
[03/23 21:52:11     72s] (I)      
[03/23 21:52:11     72s] (I)      ============  Phase 1d Route ============
[03/23 21:52:11     72s] (I)      Usage: 21939 = (10191 H, 11748 V) = (17.85% H, 8.90% V) = (3.669e+04um H, 4.229e+04um V)
[03/23 21:52:11     72s] (I)      
[03/23 21:52:11     72s] (I)      ============  Phase 1e Route ============
[03/23 21:52:11     72s] (I)      Usage: 22078 = (10187 H, 11891 V) = (17.84% H, 9.01% V) = (3.667e+04um H, 4.281e+04um V)
[03/23 21:52:11     72s] [NR-eGR] Early Global Route overflow of layer group 1: 4.80% H + 0.10% V. EstWL: 7.948080e+04um
[03/23 21:52:11     72s] (I)      
[03/23 21:52:11     72s] (I)      ============  Phase 1l Route ============
[03/23 21:52:11     72s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:52:11     72s] (I)      Layer  2:      74906     13633         6         639       81531    ( 0.78%) 
[03/23 21:52:11     72s] (I)      Layer  3:      58955     10253       202         684       81234    ( 0.83%) 
[03/23 21:52:11     72s] (I)      Layer  4:      60178      1041         5         720       81450    ( 0.88%) 
[03/23 21:52:11     72s] (I)      Total:        194039     24927       213        2043      244215    ( 0.83%) 
[03/23 21:52:11     72s] (I)      
[03/23 21:52:11     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:52:11     72s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 21:52:11     72s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 21:52:11     72s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 21:52:11     72s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:52:11     72s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:11     72s] [NR-eGR]      M2 ( 2)         6( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/23 21:52:11     72s] [NR-eGR]      M3 ( 3)       150( 1.66%)         5( 0.06%)         1( 0.01%)   ( 1.73%) 
[03/23 21:52:11     72s] [NR-eGR]      M4 ( 4)         4( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[03/23 21:52:11     72s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:52:11     72s] [NR-eGR]        Total       160( 0.59%)         5( 0.02%)         1( 0.00%)   ( 0.61%) 
[03/23 21:52:11     72s] [NR-eGR] 
[03/23 21:52:11     72s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 3080.53 MB )
[03/23 21:52:11     72s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:52:11     72s] [NR-eGR] Overflow after Early Global Route 1.71% H + 0.02% V
[03/23 21:52:11     72s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.08 sec, Curr Mem: 3080.53 MB )
[03/23 21:52:11     72s] (I)      ======================================= Runtime Summary =======================================
[03/23 21:52:11     72s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 21:52:11     72s] (I)      -----------------------------------------------------------------------------------------------
[03/23 21:52:11     72s] (I)       Early Global Route kernel                   100.00%  20.13 sec  20.20 sec  0.08 sec  0.11 sec 
[03/23 21:52:11     72s] (I)       +-Import and model                           32.41%  20.13 sec  20.16 sec  0.02 sec  0.02 sec 
[03/23 21:52:11     72s] (I)       | +-Create place DB                           9.58%  20.13 sec  20.14 sec  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)       | | +-Import place data                       9.36%  20.13 sec  20.14 sec  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)       | | | +-Read instances and placement          2.89%  20.13 sec  20.14 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Read nets                             6.00%  20.14 sec  20.14 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | +-Create route DB                          15.83%  20.14 sec  20.15 sec  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)       | | +-Import route data (6T)                 15.25%  20.14 sec  20.15 sec  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.31%  20.14 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Read routing blockages              0.01%  20.14 sec  20.14 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Read instance blockages             0.55%  20.14 sec  20.14 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Read PG blockages                   0.71%  20.14 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Read clock blockages                0.14%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Read other blockages                0.07%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Read halo blockages                 0.03%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Read boundary cut boxes             0.00%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Read blackboxes                       0.06%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Read prerouted                        1.23%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Read unlegalized nets                 0.33%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Read nets                             1.10%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Set up via pillars                    0.02%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Initialize 3D grid graph              0.04%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Model blockage capacity               2.86%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Initialize 3D capacity              2.48%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | +-Read aux data                             0.01%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | +-Others data preparation                   0.35%  20.15 sec  20.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | +-Create route kernel                       5.20%  20.15 sec  20.16 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       +-Global Routing                             53.94%  20.16 sec  20.20 sec  0.04 sec  0.08 sec 
[03/23 21:52:11     72s] (I)       | +-Initialization                            1.15%  20.16 sec  20.16 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | +-Net group 1                              48.39%  20.16 sec  20.20 sec  0.04 sec  0.07 sec 
[03/23 21:52:11     72s] (I)       | | +-Generate topology (6T)                  3.30%  20.16 sec  20.16 sec  0.00 sec  0.01 sec 
[03/23 21:52:11     72s] (I)       | | +-Phase 1a                                7.75%  20.16 sec  20.17 sec  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)       | | | +-Pattern routing (6T)                  5.70%  20.16 sec  20.17 sec  0.00 sec  0.01 sec 
[03/23 21:52:11     72s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.83%  20.17 sec  20.17 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Add via demand to 2D                  0.68%  20.17 sec  20.17 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | +-Phase 1b                                4.04%  20.17 sec  20.17 sec  0.00 sec  0.01 sec 
[03/23 21:52:11     72s] (I)       | | | +-Monotonic routing (6T)                3.48%  20.17 sec  20.17 sec  0.00 sec  0.01 sec 
[03/23 21:52:11     72s] (I)       | | +-Phase 1c                                2.44%  20.17 sec  20.17 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Two level Routing                     2.15%  20.17 sec  20.17 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Two Level Routing (Regular)         1.20%  20.17 sec  20.17 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Two Level Routing (Strong)          0.45%  20.17 sec  20.17 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | +-Phase 1d                                5.11%  20.17 sec  20.18 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Detoured routing (6T)                 4.81%  20.17 sec  20.18 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | +-Phase 1e                                1.78%  20.18 sec  20.18 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | +-Route legalization                    1.46%  20.18 sec  20.18 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | | | +-Legalize Blockage Violations        1.25%  20.18 sec  20.18 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | | +-Phase 1l                               21.01%  20.18 sec  20.20 sec  0.02 sec  0.04 sec 
[03/23 21:52:11     72s] (I)       | | | +-Layer assignment (6T)                20.31%  20.18 sec  20.20 sec  0.02 sec  0.04 sec 
[03/23 21:52:11     72s] (I)       | +-Clean cong LA                             0.00%  20.20 sec  20.20 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       +-Export 3D cong map                          2.54%  20.20 sec  20.20 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)       | +-Export 2D cong map                        0.59%  20.20 sec  20.20 sec  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)      ======================= Summary by functions ========================
[03/23 21:52:11     72s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:52:11     72s] (I)      ---------------------------------------------------------------------
[03/23 21:52:11     72s] (I)        0  Early Global Route kernel           100.00%  0.08 sec  0.11 sec 
[03/23 21:52:11     72s] (I)        1  Global Routing                       53.94%  0.04 sec  0.08 sec 
[03/23 21:52:11     72s] (I)        1  Import and model                     32.41%  0.02 sec  0.02 sec 
[03/23 21:52:11     72s] (I)        1  Export 3D cong map                    2.54%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        2  Net group 1                          48.39%  0.04 sec  0.07 sec 
[03/23 21:52:11     72s] (I)        2  Create route DB                      15.83%  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)        2  Create place DB                       9.58%  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)        2  Create route kernel                   5.20%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        2  Initialization                        1.15%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        2  Export 2D cong map                    0.59%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        2  Others data preparation               0.35%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        3  Phase 1l                             21.01%  0.02 sec  0.04 sec 
[03/23 21:52:11     72s] (I)        3  Import route data (6T)               15.25%  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)        3  Import place data                     9.36%  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)        3  Phase 1a                              7.75%  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)        3  Phase 1d                              5.11%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        3  Phase 1b                              4.04%  0.00 sec  0.01 sec 
[03/23 21:52:11     72s] (I)        3  Generate topology (6T)                3.30%  0.00 sec  0.01 sec 
[03/23 21:52:11     72s] (I)        3  Phase 1c                              2.44%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        3  Phase 1e                              1.78%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Layer assignment (6T)                20.31%  0.02 sec  0.04 sec 
[03/23 21:52:11     72s] (I)        4  Read nets                             7.10%  0.01 sec  0.01 sec 
[03/23 21:52:11     72s] (I)        4  Pattern routing (6T)                  5.70%  0.00 sec  0.01 sec 
[03/23 21:52:11     72s] (I)        4  Detoured routing (6T)                 4.81%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Monotonic routing (6T)                3.48%  0.00 sec  0.01 sec 
[03/23 21:52:11     72s] (I)        4  Read blockages ( Layer 2-4 )          3.31%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Read instances and placement          2.89%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Model blockage capacity               2.86%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Two level Routing                     2.15%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Route legalization                    1.46%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Read prerouted                        1.23%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Pattern Routing Avoiding Blockages    0.83%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Add via demand to 2D                  0.68%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Read unlegalized nets                 0.33%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Initialize 3D capacity                2.48%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Legalize Blockage Violations          1.25%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Two Level Routing (Regular)           1.20%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Read PG blockages                     0.71%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Read instance blockages               0.55%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Two Level Routing (Strong)            0.45%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Read clock blockages                  0.14%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 21:52:11     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:11     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:11     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:3080.5M, EPOCH TIME: 1679622731.413333
[03/23 21:52:11     72s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:11     72s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:52:11     72s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:11     72s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:52:11     72s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:11     72s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:52:11     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:52:11     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3080.5M, EPOCH TIME: 1679622731.418097
[03/23 21:52:11     72s] [hotspot] Hotspot report including placement blocked areas
[03/23 21:52:11     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:3080.5M, EPOCH TIME: 1679622731.418473
[03/23 21:52:11     72s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:11     72s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:52:11     72s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:11     72s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:52:11     72s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:11     72s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:52:11     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:52:11     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.003, MEM:3080.5M, EPOCH TIME: 1679622731.421930
[03/23 21:52:11     72s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 21:52:11     72s] **optDesign ... cpu = 0:00:29, real = 0:00:18, mem = 2080.2M, totSessionCpu=0:01:12 **
[03/23 21:52:11     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2825.5M, EPOCH TIME: 1679622731.431657
[03/23 21:52:11     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:11     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:11     72s] 
[03/23 21:52:11     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:11     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.018, MEM:2825.5M, EPOCH TIME: 1679622731.450097
[03/23 21:52:11     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:11     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2826.0M, EPOCH TIME: 1679622733.824273
[03/23 21:52:13     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] 
[03/23 21:52:13     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:13     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.021, MEM:2827.5M, EPOCH TIME: 1679622733.845457
[03/23 21:52:13     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] Density: 30.984%
Routing Overflow: 1.71% H and 0.02% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2827.5M, EPOCH TIME: 1679622733.853066
[03/23 21:52:13     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] 
[03/23 21:52:13     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:13     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:2827.5M, EPOCH TIME: 1679622733.876976
[03/23 21:52:13     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] **optDesign ... cpu = 0:00:29, real = 0:00:20, mem = 2080.7M, totSessionCpu=0:01:13 **
[03/23 21:52:13     72s] 
[03/23 21:52:13     72s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:52:13     72s] Deleting Lib Analyzer.
[03/23 21:52:13     72s] 
[03/23 21:52:13     72s] TimeStamp Deleting Cell Server End ...
[03/23 21:52:13     72s] *** Finished optDesign ***
[03/23 21:52:13     72s] 
[03/23 21:52:13     72s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:31.9 real=0:00:21.9)
[03/23 21:52:13     72s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/23 21:52:13     72s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.4 real=0:00:01.5)
[03/23 21:52:13     72s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.9 real=0:00:02.9)
[03/23 21:52:13     72s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:08.0 real=0:00:03.6)
[03/23 21:52:13     72s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.5 real=0:00:02.1)
[03/23 21:52:13     72s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.8 real=0:00:00.6)
[03/23 21:52:13     72s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:52:13     72s] clean pInstBBox. size 0
[03/23 21:52:13     72s] All LLGs are deleted
[03/23 21:52:13     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2827.5M, EPOCH TIME: 1679622733.931046
[03/23 21:52:13     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2827.5M, EPOCH TIME: 1679622733.931183
[03/23 21:52:13     72s] Disable CTE adjustment.
[03/23 21:52:13     72s] Info: pop threads available for lower-level modules during optimization.
[03/23 21:52:13     72s] #optDebug: fT-D <X 1 0 0 0>
[03/23 21:52:13     72s] VSMManager cleared!
[03/23 21:52:13     72s] **place_opt_design ... cpu = 0:00:41, real = 0:00:27, mem = 2790.5M **
[03/23 21:52:13     72s] *** Finished GigaPlace ***
[03/23 21:52:13     72s] 
[03/23 21:52:13     72s] *** Summary of all messages that are not suppressed in this session:
[03/23 21:52:13     72s] Severity  ID               Count  Summary                                  
[03/23 21:52:13     72s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[03/23 21:52:13     72s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/23 21:52:13     72s] WARNING   IMPPSP-1003         20  Found use of '%s'. This will continue to...
[03/23 21:52:13     72s] *** Message Summary: 23 warning(s), 0 error(s)
[03/23 21:52:13     72s] 
[03/23 21:52:13     72s] *** place_opt_design #1 [finish] : cpu/real = 0:00:40.9/0:00:27.2 (1.5), totSession cpu/real = 0:01:12.9/0:02:37.5 (0.5), mem = 2790.5M
[03/23 21:52:13     72s] 
[03/23 21:52:13     72s] =============================================================================================
[03/23 21:52:13     72s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[03/23 21:52:13     72s] =============================================================================================
[03/23 21:52:13     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:52:13     72s] ---------------------------------------------------------------------------------------------
[03/23 21:52:13     72s] [ InitOpt                ]      1   0:00:01.7  (   6.1 % )     0:00:02.4 /  0:00:03.1    1.3
[03/23 21:52:13     72s] [ WnsOpt                 ]      1   0:00:01.8  (   6.6 % )     0:00:02.1 /  0:00:03.5    1.7
[03/23 21:52:13     72s] [ GlobalOpt              ]      1   0:00:01.5  (   5.6 % )     0:00:01.5 /  0:00:02.4    1.6
[03/23 21:52:13     72s] [ DrvOpt                 ]      3   0:00:02.0  (   7.3 % )     0:00:02.0 /  0:00:02.7    1.3
[03/23 21:52:13     72s] [ SimplifyNetlist        ]      1   0:00:01.2  (   4.4 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 21:52:13     72s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.6
[03/23 21:52:13     72s] [ AreaOpt                ]      2   0:00:02.5  (   9.3 % )     0:00:02.7 /  0:00:04.8    1.7
[03/23 21:52:13     72s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 21:52:13     72s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:03.0 /  0:00:01.5    0.5
[03/23 21:52:13     72s] [ DrvReport              ]      2   0:00:02.2  (   7.9 % )     0:00:02.2 /  0:00:00.2    0.1
[03/23 21:52:13     72s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 21:52:13     72s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 21:52:13     72s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:13     72s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 21:52:13     72s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:52:13     72s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:52:13     72s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 21:52:13     72s] [ GlobalPlace            ]      1   0:00:06.9  (  25.3 % )     0:00:06.9 /  0:00:11.2    1.6
[03/23 21:52:13     72s] [ IncrReplace            ]      1   0:00:03.7  (  13.7 % )     0:00:04.1 /  0:00:08.9    2.2
[03/23 21:52:13     72s] [ RefinePlace            ]      3   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.8    1.3
[03/23 21:52:13     72s] [ EarlyGlobalRoute       ]      2   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.4    1.5
[03/23 21:52:13     72s] [ ExtractRC              ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 21:52:13     72s] [ TimingUpdate           ]     32   0:00:00.6  (   2.1 % )     0:00:01.0 /  0:00:02.3    2.2
[03/23 21:52:13     72s] [ FullDelayCalc          ]      3   0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:02.0    2.9
[03/23 21:52:13     72s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 21:52:13     72s] [ GenerateReports        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 21:52:13     72s] [ MISC                   ]          0:00:00.6  (   2.4 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 21:52:13     72s] ---------------------------------------------------------------------------------------------
[03/23 21:52:13     72s]  place_opt_design #1 TOTAL          0:00:27.2  ( 100.0 % )     0:00:27.2 /  0:00:40.9    1.5
[03/23 21:52:13     72s] ---------------------------------------------------------------------------------------------
[03/23 21:52:13     72s] 
[03/23 21:52:13     72s] <CMD> setDrawView place
[03/23 21:52:13     72s] <CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/placement_check.txt
[03/23 21:52:13     72s] OPERPROF: Starting checkPlace at level 1, MEM:2790.5M, EPOCH TIME: 1679622733.962540
[03/23 21:52:13     72s] Processing tracks to init pin-track alignment.
[03/23 21:52:13     72s] z: 2, totalTracks: 1
[03/23 21:52:13     72s] z: 4, totalTracks: 1
[03/23 21:52:13     72s] z: 6, totalTracks: 1
[03/23 21:52:13     72s] z: 8, totalTracks: 1
[03/23 21:52:13     72s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:13     72s] All LLGs are deleted
[03/23 21:52:13     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2790.5M, EPOCH TIME: 1679622733.965954
[03/23 21:52:13     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2790.5M, EPOCH TIME: 1679622733.966164
[03/23 21:52:13     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2790.5M, EPOCH TIME: 1679622733.966285
[03/23 21:52:13     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:13     72s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2854.5M, EPOCH TIME: 1679622733.968928
[03/23 21:52:13     72s] Max number of tech site patterns supported in site array is 256.
[03/23 21:52:13     72s] Core basic site is IBM13SITE
[03/23 21:52:13     72s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2854.5M, EPOCH TIME: 1679622733.978819
[03/23 21:52:13     72s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 21:52:13     72s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 21:52:13     72s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:2886.5M, EPOCH TIME: 1679622733.983785
[03/23 21:52:13     72s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 21:52:13     72s] SiteArray: use 413,696 bytes
[03/23 21:52:13     72s] SiteArray: current memory after site array memory allocation 2886.5M
[03/23 21:52:13     72s] SiteArray: FP blocked sites are writable
[03/23 21:52:13     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:52:13     72s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2854.5M, EPOCH TIME: 1679622733.988690
[03/23 21:52:13     72s] Process 3446 wires and vias for routing blockage analysis
[03/23 21:52:13     72s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.013, REAL:0.008, MEM:2886.5M, EPOCH TIME: 1679622733.996641
[03/23 21:52:13     72s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 21:52:13     72s] Atter site array init, number of instance map data is 0.
[03/23 21:52:13     72s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.029, MEM:2886.5M, EPOCH TIME: 1679622733.998033
[03/23 21:52:13     72s] 
[03/23 21:52:13     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:13     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.033, MEM:2790.5M, EPOCH TIME: 1679622733.999714
[03/23 21:52:14     72s] Begin checking placement ... (start mem=2790.5M, init mem=2790.5M)
[03/23 21:52:14     72s] Begin checking exclusive groups violation ...
[03/23 21:52:14     72s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 21:52:14     72s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 21:52:14     72s] 
[03/23 21:52:14     72s] Running CheckPlace using 6 threads!...
[03/23 21:52:14     72s] 
[03/23 21:52:14     72s] ...checkPlace MT is done!
[03/23 21:52:14     72s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2790.5M, EPOCH TIME: 1679622734.021420
[03/23 21:52:14     72s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2790.5M, EPOCH TIME: 1679622734.023465
[03/23 21:52:14     72s] *info: Placed = 2599          
[03/23 21:52:14     72s] *info: Unplaced = 0           
[03/23 21:52:14     72s] Placement Density:30.98%(34134/110167)
[03/23 21:52:14     72s] Placement Density (including fixed std cells):30.98%(34134/110167)
[03/23 21:52:14     72s] All LLGs are deleted
[03/23 21:52:14     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/23 21:52:14     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:14     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2790.5M, EPOCH TIME: 1679622734.026603
[03/23 21:52:14     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2790.5M, EPOCH TIME: 1679622734.026885
[03/23 21:52:14     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:14     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:14     72s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2790.5M)
[03/23 21:52:14     72s] OPERPROF: Finished checkPlace at level 1, CPU:0.107, REAL:0.066, MEM:2790.5M, EPOCH TIME: 1679622734.028128
[03/23 21:52:14     72s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 21:52:14     72s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 21:52:14     72s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 21:52:14     72s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 21:52:14     72s] <CMD> saveDesign db/PE_top_placed_prects.enc
[03/23 21:52:14     73s] #% Begin save design ... (date=03/23 21:52:14, mem=2035.2M)
[03/23 21:52:14     73s] % Begin Save ccopt configuration ... (date=03/23 21:52:14, mem=2035.2M)
[03/23 21:52:14     73s] % End Save ccopt configuration ... (date=03/23 21:52:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2035.2M, current mem=2035.2M)
[03/23 21:52:14     73s] % Begin Save netlist data ... (date=03/23 21:52:14, mem=2035.2M)
[03/23 21:52:14     73s] Writing Binary DB to db/PE_top_placed_prects.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:52:14     73s] % End Save netlist data ... (date=03/23 21:52:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2036.6M, current mem=2036.6M)
[03/23 21:52:14     73s] Saving symbol-table file in separate thread ...
[03/23 21:52:14     73s] Saving congestion map file in separate thread ...
[03/23 21:52:14     73s] Saving congestion map file db/PE_top_placed_prects.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:52:14     73s] % Begin Save AAE data ... (date=03/23 21:52:14, mem=2036.6M)
[03/23 21:52:14     73s] Saving AAE Data ...
[03/23 21:52:14     73s] % End Save AAE data ... (date=03/23 21:52:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2036.6M, current mem=2036.6M)
[03/23 21:52:14     73s] Saving preference file db/PE_top_placed_prects.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:52:14     73s] Saving mode setting ...
[03/23 21:52:14     73s] Saving global file ...
[03/23 21:52:14     73s] Saving Drc markers ...
[03/23 21:52:14     73s] ... 216 markers are saved ...
[03/23 21:52:14     73s] ... 0 geometry drc markers are saved ...
[03/23 21:52:14     73s] ... 0 antenna drc markers are saved ...
[03/23 21:52:15     73s] % Begin Save routing data ... (date=03/23 21:52:14, mem=2036.7M)
[03/23 21:52:15     73s] Saving route file ...
[03/23 21:52:15     73s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2792.1M) ***
[03/23 21:52:15     73s] % End Save routing data ... (date=03/23 21:52:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2036.7M, current mem=2036.7M)
[03/23 21:52:15     73s] Saving special route data file in separate thread ...
[03/23 21:52:15     73s] Saving PG file in separate thread ...
[03/23 21:52:15     73s] Saving placement file in separate thread ...
[03/23 21:52:15     73s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:52:15     73s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:52:15     73s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:52:15     73s] Saving PG file db/PE_top_placed_prects.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:52:15 2023)
[03/23 21:52:15     73s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2822.1M) ***
[03/23 21:52:15     73s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2822.1M) ***
[03/23 21:52:15     73s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:52:15     73s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:52:15     73s] Saving property file db/PE_top_placed_prects.enc.dat.tmp/PE_top.prop
[03/23 21:52:15     73s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2814.1M) ***
[03/23 21:52:15     73s] Saving rc congestion map db/PE_top_placed_prects.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 21:52:16     73s] Saving preRoute extracted patterns in file 'db/PE_top_placed_prects.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:52:16     73s] Saving preRoute extraction data in directory 'db/PE_top_placed_prects.enc.dat.tmp/extraction/' ...
[03/23 21:52:16     73s] Checksum of RCGrid density data::96
[03/23 21:52:16     73s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:52:16     73s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:52:16     73s] % Begin Save power constraints data ... (date=03/23 21:52:16, mem=2037.0M)
[03/23 21:52:16     73s] % End Save power constraints data ... (date=03/23 21:52:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2037.0M, current mem=2037.0M)
[03/23 21:52:16     73s] Generated self-contained design PE_top_placed_prects.enc.dat.tmp
[03/23 21:52:16     73s] #% End save design ... (date=03/23 21:52:16, total cpu=0:00:00.7, real=0:00:02.0, peak res=2037.4M, current mem=2037.4M)
[03/23 21:52:16     73s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:52:16     73s] 
[03/23 21:52:22     74s] <CMD> zoomBox -375.99500 -228.49300 507.12400 562.08700
[03/23 21:52:23     74s] <CMD> zoomBox -610.31400 -368.90900 611.99700 725.32000
[03/23 21:52:23     74s] <CMD> zoomBox -205.94700 -123.26500 432.10900 447.93100
[03/23 21:52:26     75s] <CMD> gui_select -rect {-36.73400 409.96100 326.45400 -85.29600}
[03/23 21:52:26     75s] **WARN: (IMPWIN-1481):	You have selected more than 10000 wires/vias, we will temporarily disable the function "Hilite Net When Selecting a Wire". 
[03/23 21:52:26     75s] <CMD> deselectAll
[03/23 21:52:40     76s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 21:52:40     76s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 21:52:40     76s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 21:52:40     76s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 21:52:40     76s] <CMD> setAnalysisMode -cppr both -analysisType onChipVariation
[03/23 21:52:40     76s] <CMD> setExtractRCMode -engine preRoute -effortLevel medium
[03/23 21:52:40     76s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/23 21:52:40     76s] Type 'man IMPEXT-3493' for more detail.
[03/23 21:52:40     76s] <CMD> extractRC
[03/23 21:52:40     76s] Extraction called for design 'PE_top' of instances=2599 and nets=2668 using extraction engine 'preRoute' .
[03/23 21:52:40     76s] PreRoute RC Extraction called for design PE_top.
[03/23 21:52:40     76s] RC Extraction called in multi-corner(1) mode.
[03/23 21:52:40     76s] RCMode: PreRoute
[03/23 21:52:40     76s]       RC Corner Indexes            0   
[03/23 21:52:40     76s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:52:40     76s] Resistance Scaling Factor    : 1.00000 
[03/23 21:52:40     76s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:52:40     76s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:52:40     76s] Shrink Factor                : 1.00000
[03/23 21:52:40     76s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:52:40     76s] Using Quantus QRC technology file ...
[03/23 21:52:40     76s] 
[03/23 21:52:40     76s] Trim Metal Layers:
[03/23 21:52:40     76s] LayerId::1 widthSet size::1
[03/23 21:52:40     76s] LayerId::2 widthSet size::1
[03/23 21:52:40     76s] LayerId::3 widthSet size::1
[03/23 21:52:40     76s] LayerId::4 widthSet size::1
[03/23 21:52:40     76s] LayerId::5 widthSet size::1
[03/23 21:52:40     76s] LayerId::6 widthSet size::1
[03/23 21:52:40     76s] LayerId::7 widthSet size::1
[03/23 21:52:40     76s] LayerId::8 widthSet size::1
[03/23 21:52:40     76s] Skipped RC grid update for preRoute extraction.
[03/23 21:52:40     76s] eee: pegSigSF::1.070000
[03/23 21:52:40     76s] Initializing multi-corner resistance tables ...
[03/23 21:52:40     76s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:52:40     76s] eee: l::2 avDens::0.128984 usedTrk::1137.641939 availTrk::8820.000000 sigTrk::1137.641939
[03/23 21:52:40     76s] eee: l::3 avDens::0.121761 usedTrk::1183.513888 availTrk::9720.000000 sigTrk::1183.513888
[03/23 21:52:40     76s] eee: l::4 avDens::0.013606 usedTrk::132.250000 availTrk::9720.000000 sigTrk::132.250000
[03/23 21:52:40     76s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:40     76s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:40     76s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:40     76s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:40     76s] {RT rc-typ 0 4 4 0}
[03/23 21:52:40     76s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.808100 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:52:40     76s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2668.535M)
[03/23 21:52:40     76s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[03/23 21:52:40     76s] <CMD> set_ccopt_property target_max_trans -net_type top 0.1
[03/23 21:52:40     76s] <CMD> set_ccopt_property target_max_trans -net_type trunk 0.1
[03/23 21:52:40     76s] <CMD> set_ccopt_property target_skew 0.1
[03/23 21:52:40     76s] <CMD> set_ccopt_property use_inverters true
[03/23 21:52:40     76s] <CMD> set_ccopt_property target_max_trans 0.1
[03/23 21:52:40     76s] <CMD> set_ccopt_property target_skew 0.1
[03/23 21:52:40     76s] <CMD> set_ccopt_property target_insertion_delay 0.1
[03/23 21:52:40     76s] <CMD_INTERNAL> set_ccopt_effort -high
[03/23 21:52:40     76s] **WARN: (IMPCCOPT-2315):	The command 'set_ccopt_effort' will be obsolete and no longer supported. 'set_ccopt_effort -high' is mapped to 'setOptMode -usefulSkewCCOpt extreme'.
[03/23 21:52:40     76s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[03/23 21:52:40     76s] Creating clock tree spec for modes (timing configs): typConstraintMode
[03/23 21:52:40     76s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/23 21:52:40     76s] 
[03/23 21:52:40     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:52:40     77s] Summary for sequential cells identification: 
[03/23 21:52:40     77s]   Identified SBFF number: 112
[03/23 21:52:40     77s]   Identified MBFF number: 0
[03/23 21:52:40     77s]   Identified SB Latch number: 0
[03/23 21:52:40     77s]   Identified MB Latch number: 0
[03/23 21:52:40     77s]   Not identified SBFF number: 8
[03/23 21:52:40     77s]   Not identified MBFF number: 0
[03/23 21:52:40     77s]   Not identified SB Latch number: 0
[03/23 21:52:40     77s]   Not identified MB Latch number: 0
[03/23 21:52:40     77s]   Number of sequential cells which are not FFs: 34
[03/23 21:52:40     77s]  Visiting view : setupAnalysis
[03/23 21:52:40     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:52:40     77s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:52:40     77s]  Visiting view : holdAnalysis
[03/23 21:52:40     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:52:40     77s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:52:40     77s] TLC MultiMap info (StdDelay):
[03/23 21:52:40     77s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:52:40     77s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:52:40     77s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:52:40     77s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:52:40     77s]  Setting StdDelay to: 22.7ps
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:52:40     77s] Reset timing graph...
[03/23 21:52:40     77s] Ignoring AAE DB Resetting ...
[03/23 21:52:40     77s] Reset timing graph done.
[03/23 21:52:40     77s] Ignoring AAE DB Resetting ...
[03/23 21:52:40     77s] Analyzing clock structure...
[03/23 21:52:40     77s] Analyzing clock structure done.
[03/23 21:52:40     77s] Reset timing graph...
[03/23 21:52:40     77s] Ignoring AAE DB Resetting ...
[03/23 21:52:40     77s] Reset timing graph done.
[03/23 21:52:40     77s] Wrote: ccopt.spec
[03/23 21:52:40     77s] <CMD> get_ccopt_clock_trees
[03/23 21:52:40     77s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[03/23 21:52:40     77s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[03/23 21:52:40     77s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[03/23 21:52:40     77s] Extracting original clock gating for clk...
[03/23 21:52:40     77s]   clock_tree clk contains 716 sinks and 0 clock gates.
[03/23 21:52:40     77s] Extracting original clock gating for clk done.
[03/23 21:52:40     77s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree clk 0.100
[03/23 21:52:40     77s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree clk 0.100
[03/23 21:52:40     77s] <CMD> set_ccopt_property source_driver -clock_tree clk {INVX2TR/A INVX2TR/Y}
[03/23 21:52:40     77s] <CMD> set_ccopt_property clock_period -pin clk 1.5
[03/23 21:52:40     77s] <CMD> set_ccopt_property timing_connectivity_info {}
[03/23 21:52:40     77s] <CMD> create_ccopt_skew_group -name clk/typConstraintMode -sources clk -auto_sinks
[03/23 21:52:40     77s] The skew group clk/typConstraintMode was created. It contains 716 sinks and 1 sources.
[03/23 21:52:40     77s] <CMD> set_ccopt_property include_source_latency -skew_group clk/typConstraintMode true
[03/23 21:52:40     77s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typConstraintMode clk
[03/23 21:52:40     77s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typConstraintMode typConstraintMode
[03/23 21:52:40     77s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typConstraintMode {worstDelay bestDelay}
[03/23 21:52:40     77s] <CMD> check_ccopt_clock_tree_convergence
[03/23 21:52:40     77s] Checking clock tree convergence...
[03/23 21:52:40     77s] Checking clock tree convergence done.
[03/23 21:52:40     77s] <CMD> get_ccopt_property auto_design_state_for_ilms
[03/23 21:52:40     77s] <CMD> ccopt_design -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
[03/23 21:52:40     77s] #% Begin ccopt_design (date=03/23 21:52:40, mem=1937.8M)
[03/23 21:52:40     77s] Turning off fast DC mode.
[03/23 21:52:40     77s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:17.3/0:03:04.3 (0.4), mem = 2668.1M
[03/23 21:52:40     77s] Runtime...
[03/23 21:52:40     77s] **INFO: User's settings:
[03/23 21:52:40     77s] setNanoRouteMode -extractThirdPartyCompatible  false
[03/23 21:52:40     77s] setNanoRouteMode -grouteExpTdStdDelay          22.7
[03/23 21:52:40     77s] setNanoRouteMode -routeBottomRoutingLayer      2
[03/23 21:52:40     77s] setNanoRouteMode -routeTopRoutingLayer         4
[03/23 21:52:40     77s] setDesignMode -process                         130
[03/23 21:52:40     77s] setExtractRCMode -coupling_c_th                0.4
[03/23 21:52:40     77s] setExtractRCMode -effortLevel                  medium
[03/23 21:52:40     77s] setExtractRCMode -engine                       preRoute
[03/23 21:52:40     77s] setExtractRCMode -relative_c_th                1
[03/23 21:52:40     77s] setExtractRCMode -total_c_th                   0
[03/23 21:52:40     77s] setDelayCalMode -enable_high_fanout            true
[03/23 21:52:40     77s] setDelayCalMode -engine                        aae
[03/23 21:52:40     77s] setDelayCalMode -ignoreNetLoad                 false
[03/23 21:52:40     77s] setDelayCalMode -socv_accuracy_mode            low
[03/23 21:52:40     77s] setOptMode -activeHoldViews                    { holdAnalysis }
[03/23 21:52:40     77s] setOptMode -activeSetupViews                   { setupAnalysis }
[03/23 21:52:40     77s] setOptMode -addInst                            true
[03/23 21:52:40     77s] setOptMode -addInstancePrefix                  PLACED
[03/23 21:52:40     77s] setOptMode -allEndPoints                       true
[03/23 21:52:40     77s] setOptMode -autoSetupViews                     { setupAnalysis}
[03/23 21:52:40     77s] setOptMode -autoTDGRSetupViews                 { setupAnalysis}
[03/23 21:52:40     77s] setOptMode -drcMargin                          0.1
[03/23 21:52:40     77s] setOptMode -effort                             high
[03/23 21:52:40     77s] setOptMode -fixDrc                             true
[03/23 21:52:40     77s] setOptMode -fixFanoutLoad                      true
[03/23 21:52:40     77s] setOptMode -holdTargetSlack                    0.05
[03/23 21:52:40     77s] setOptMode -maxLength                          1000
[03/23 21:52:40     77s] setOptMode -optimizeFF                         true
[03/23 21:52:40     77s] setOptMode -preserveAllSequential              true
[03/23 21:52:40     77s] setOptMode -restruct                           false
[03/23 21:52:40     77s] setOptMode -setupTargetSlack                   0.05
[03/23 21:52:40     77s] setOptMode -usefulSkew                         false
[03/23 21:52:40     77s] setOptMode -usefulSkewCTS                      true
[03/23 21:52:40     77s] setPlaceMode -place_global_max_density         0.8
[03/23 21:52:40     77s] setPlaceMode -place_global_uniform_density     true
[03/23 21:52:40     77s] setPlaceMode -timingDriven                     true
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/23 21:52:40     77s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/23 21:52:40     77s] Set place::cacheFPlanSiteMark to 1
[03/23 21:52:40     77s] Using CCOpt effort none.
[03/23 21:52:40     77s] CCOpt::Phase::Initialization...
[03/23 21:52:40     77s] Check Prerequisites...
[03/23 21:52:40     77s] Leaving CCOpt scope - CheckPlace...
[03/23 21:52:40     77s] OPERPROF: Starting checkPlace at level 1, MEM:2668.1M, EPOCH TIME: 1679622760.798750
[03/23 21:52:40     77s] Processing tracks to init pin-track alignment.
[03/23 21:52:40     77s] z: 2, totalTracks: 1
[03/23 21:52:40     77s] z: 4, totalTracks: 1
[03/23 21:52:40     77s] z: 6, totalTracks: 1
[03/23 21:52:40     77s] z: 8, totalTracks: 1
[03/23 21:52:40     77s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:40     77s] All LLGs are deleted
[03/23 21:52:40     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2668.1M, EPOCH TIME: 1679622760.802535
[03/23 21:52:40     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2668.1M, EPOCH TIME: 1679622760.802816
[03/23 21:52:40     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2668.1M, EPOCH TIME: 1679622760.803083
[03/23 21:52:40     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2764.1M, EPOCH TIME: 1679622760.806804
[03/23 21:52:40     77s] Max number of tech site patterns supported in site array is 256.
[03/23 21:52:40     77s] Core basic site is IBM13SITE
[03/23 21:52:40     77s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2764.1M, EPOCH TIME: 1679622760.807109
[03/23 21:52:40     77s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 21:52:40     77s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 21:52:40     77s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:2764.1M, EPOCH TIME: 1679622760.810442
[03/23 21:52:40     77s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 21:52:40     77s] SiteArray: use 413,696 bytes
[03/23 21:52:40     77s] SiteArray: current memory after site array memory allocation 2764.1M
[03/23 21:52:40     77s] SiteArray: FP blocked sites are writable
[03/23 21:52:40     77s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 21:52:40     77s] Atter site array init, number of instance map data is 0.
[03/23 21:52:40     77s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.009, MEM:2732.1M, EPOCH TIME: 1679622760.816045
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:40     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.015, MEM:2668.1M, EPOCH TIME: 1679622760.817928
[03/23 21:52:40     77s] Begin checking placement ... (start mem=2668.1M, init mem=2668.1M)
[03/23 21:52:40     77s] Begin checking exclusive groups violation ...
[03/23 21:52:40     77s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 21:52:40     77s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] Running CheckPlace using 6 threads!...
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] ...checkPlace MT is done!
[03/23 21:52:40     77s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2668.1M, EPOCH TIME: 1679622760.834455
[03/23 21:52:40     77s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2668.1M, EPOCH TIME: 1679622760.836034
[03/23 21:52:40     77s] *info: Placed = 2599          
[03/23 21:52:40     77s] *info: Unplaced = 0           
[03/23 21:52:40     77s] Placement Density:30.98%(34134/110167)
[03/23 21:52:40     77s] Placement Density (including fixed std cells):30.98%(34134/110167)
[03/23 21:52:40     77s] All LLGs are deleted
[03/23 21:52:40     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/23 21:52:40     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2668.1M, EPOCH TIME: 1679622760.837437
[03/23 21:52:40     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2668.1M, EPOCH TIME: 1679622760.837720
[03/23 21:52:40     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2668.1M)
[03/23 21:52:40     77s] OPERPROF: Finished checkPlace at level 1, CPU:0.056, REAL:0.040, MEM:2668.1M, EPOCH TIME: 1679622760.838643
[03/23 21:52:40     77s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:52:40     77s] Innovus will update I/O latencies
[03/23 21:52:40     77s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:52:40     77s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:52:40     77s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:52:40     77s] Executing ccopt post-processing.
[03/23 21:52:40     77s] Synthesizing clock trees with CCOpt...
[03/23 21:52:40     77s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 21:52:40     77s] CCOpt::Phase::PreparingToBalance...
[03/23 21:52:40     77s] Leaving CCOpt scope - Initializing power interface...
[03/23 21:52:40     77s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] Positive (advancing) pin insertion delays
[03/23 21:52:40     77s] =========================================
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] Found 0 advancing pin insertion delay (0.000% of 716 clock tree sinks)
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] Negative (delaying) pin insertion delays
[03/23 21:52:40     77s] ========================================
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] Found 0 delaying pin insertion delay (0.000% of 716 clock tree sinks)
[03/23 21:52:40     77s] Notify start of optimization...
[03/23 21:52:40     77s] Notify start of optimization done.
[03/23 21:52:40     77s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/23 21:52:40     77s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2668.1M, EPOCH TIME: 1679622760.846326
[03/23 21:52:40     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] All LLGs are deleted
[03/23 21:52:40     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:40     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2668.1M, EPOCH TIME: 1679622760.846534
[03/23 21:52:40     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2668.1M, EPOCH TIME: 1679622760.846598
[03/23 21:52:40     77s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2666.1M, EPOCH TIME: 1679622760.846762
[03/23 21:52:40     77s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=2666.1M
[03/23 21:52:40     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=2666.1M
[03/23 21:52:40     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:40     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:40     77s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2666.07 MB )
[03/23 21:52:40     77s] (I)      ================== Layers ==================
[03/23 21:52:40     77s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:40     77s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:52:40     77s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:40     77s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:52:40     77s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:52:40     77s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:52:40     77s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:52:40     77s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:52:40     77s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:52:40     77s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:52:40     77s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:52:40     77s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:52:40     77s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:52:40     77s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:52:40     77s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:52:40     77s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:52:40     77s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:52:40     77s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:52:40     77s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:52:40     77s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:40     77s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:52:40     77s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:40     77s] (I)      Started Import and model ( Curr Mem: 2666.07 MB )
[03/23 21:52:40     77s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:40     77s] (I)      == Non-default Options ==
[03/23 21:52:40     77s] (I)      Maximum routing layer                              : 4
[03/23 21:52:40     77s] (I)      Number of threads                                  : 6
[03/23 21:52:40     77s] (I)      Method to set GCell size                           : row
[03/23 21:52:40     77s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:52:40     77s] (I)      Use row-based GCell size
[03/23 21:52:40     77s] (I)      Use row-based GCell align
[03/23 21:52:40     77s] (I)      layer 0 area = 89000
[03/23 21:52:40     77s] (I)      layer 1 area = 120000
[03/23 21:52:40     77s] (I)      layer 2 area = 120000
[03/23 21:52:40     77s] (I)      layer 3 area = 120000
[03/23 21:52:40     77s] (I)      GCell unit size   : 3600
[03/23 21:52:40     77s] (I)      GCell multiplier  : 1
[03/23 21:52:40     77s] (I)      GCell row height  : 3600
[03/23 21:52:40     77s] (I)      Actual row height : 3600
[03/23 21:52:40     77s] (I)      GCell align ref   : 7000 7000
[03/23 21:52:40     77s] [NR-eGR] Track table information for default rule: 
[03/23 21:52:40     77s] [NR-eGR] M1 has single uniform track structure
[03/23 21:52:40     77s] [NR-eGR] M2 has single uniform track structure
[03/23 21:52:40     77s] [NR-eGR] M3 has single uniform track structure
[03/23 21:52:40     77s] [NR-eGR] M4 has single uniform track structure
[03/23 21:52:40     77s] [NR-eGR] M5 has single uniform track structure
[03/23 21:52:40     77s] [NR-eGR] M6 has single uniform track structure
[03/23 21:52:40     77s] [NR-eGR] MQ has single uniform track structure
[03/23 21:52:40     77s] [NR-eGR] LM has single uniform track structure
[03/23 21:52:40     77s] (I)      ============== Default via ===============
[03/23 21:52:40     77s] (I)      +---+------------------+-----------------+
[03/23 21:52:40     77s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:52:40     77s] (I)      +---+------------------+-----------------+
[03/23 21:52:40     77s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:52:40     77s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:52:40     77s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:52:40     77s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:52:40     77s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:52:40     77s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:52:40     77s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:52:40     77s] (I)      +---+------------------+-----------------+
[03/23 21:52:40     77s] [NR-eGR] Read 5606 PG shapes
[03/23 21:52:40     77s] [NR-eGR] Read 0 clock shapes
[03/23 21:52:40     77s] [NR-eGR] Read 0 other shapes
[03/23 21:52:40     77s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:52:40     77s] [NR-eGR] #Instance Blockages : 0
[03/23 21:52:40     77s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:52:40     77s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:52:40     77s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:52:40     77s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:52:40     77s] [NR-eGR] #Other Blockages    : 0
[03/23 21:52:40     77s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:52:40     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 21:52:40     77s] [NR-eGR] Read 2666 nets ( ignored 0 )
[03/23 21:52:40     77s] (I)      early_global_route_priority property id does not exist.
[03/23 21:52:40     77s] (I)      Read Num Blocks=5606  Num Prerouted Wires=0  Num CS=0
[03/23 21:52:40     77s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 0
[03/23 21:52:40     77s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 0
[03/23 21:52:40     77s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 21:52:40     77s] (I)      Number of ignored nets                =      0
[03/23 21:52:40     77s] (I)      Number of connected nets              =      0
[03/23 21:52:40     77s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 21:52:40     77s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 21:52:40     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:52:40     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:52:40     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:52:40     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:52:40     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:52:40     77s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:52:40     77s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:52:40     77s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 21:52:40     77s] (I)      Ndr track 0 does not exist
[03/23 21:52:40     77s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:52:40     77s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:52:40     77s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:52:40     77s] (I)      Site width          :   400  (dbu)
[03/23 21:52:40     77s] (I)      Row height          :  3600  (dbu)
[03/23 21:52:40     77s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:52:40     77s] (I)      GCell width         :  3600  (dbu)
[03/23 21:52:40     77s] (I)      GCell height        :  3600  (dbu)
[03/23 21:52:40     77s] (I)      Grid                :    83   111     4
[03/23 21:52:40     77s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:52:40     77s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:52:40     77s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:52:40     77s] (I)      Default wire width  :   160   200   200   200
[03/23 21:52:40     77s] (I)      Default wire space  :   160   200   200   200
[03/23 21:52:40     77s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:52:40     77s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:52:40     77s] (I)      First track coord   :   400   400   400   400
[03/23 21:52:40     77s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:52:40     77s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:52:40     77s] (I)      Num of masks        :     1     1     1     1
[03/23 21:52:40     77s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:52:40     77s] (I)      --------------------------------------------------------
[03/23 21:52:40     77s] 
[03/23 21:52:40     77s] [NR-eGR] ============ Routing rule table ============
[03/23 21:52:40     77s] [NR-eGR] Rule id: 0  Nets: 2666
[03/23 21:52:40     77s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:52:40     77s] (I)                    Layer    2    3    4 
[03/23 21:52:40     77s] (I)                    Pitch  400  400  400 
[03/23 21:52:40     77s] (I)             #Used tracks    1    1    1 
[03/23 21:52:40     77s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:40     77s] [NR-eGR] ========================================
[03/23 21:52:40     77s] [NR-eGR] 
[03/23 21:52:40     77s] (I)      =============== Blocked Tracks ===============
[03/23 21:52:40     77s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:40     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:52:40     77s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:40     77s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:52:40     77s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:52:40     77s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:52:40     77s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:52:40     77s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:40     77s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2666.07 MB )
[03/23 21:52:40     77s] (I)      Reset routing kernel
[03/23 21:52:40     77s] (I)      Started Global Routing ( Curr Mem: 2666.07 MB )
[03/23 21:52:40     77s] (I)      totalPins=9472  totalGlobalPin=9409 (99.33%)
[03/23 21:52:40     77s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:52:40     77s] [NR-eGR] Layer group 1: route 2666 net(s) in layer range [2, 4]
[03/23 21:52:40     77s] (I)      
[03/23 21:52:40     77s] (I)      ============  Phase 1a Route ============
[03/23 21:52:40     77s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 98
[03/23 21:52:40     77s] (I)      Usage: 21915 = (10178 H, 11737 V) = (17.83% H, 8.89% V) = (3.664e+04um H, 4.225e+04um V)
[03/23 21:52:40     77s] (I)      
[03/23 21:52:40     77s] (I)      ============  Phase 1b Route ============
[03/23 21:52:40     77s] (I)      Usage: 21934 = (10189 H, 11745 V) = (17.85% H, 8.90% V) = (3.668e+04um H, 4.228e+04um V)
[03/23 21:52:40     77s] (I)      Overflow of layer group 1: 4.76% H + 0.10% V. EstWL: 7.896240e+04um
[03/23 21:52:40     77s] (I)      Congestion metric : 4.76%H 0.10%V, 4.86%HV
[03/23 21:52:40     77s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:52:40     77s] (I)      
[03/23 21:52:40     77s] (I)      ============  Phase 1c Route ============
[03/23 21:52:40     77s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:40     77s] (I)      Usage: 21939 = (10191 H, 11748 V) = (17.85% H, 8.90% V) = (3.669e+04um H, 4.229e+04um V)
[03/23 21:52:40     77s] (I)      
[03/23 21:52:40     77s] (I)      ============  Phase 1d Route ============
[03/23 21:52:40     77s] (I)      Usage: 21939 = (10191 H, 11748 V) = (17.85% H, 8.90% V) = (3.669e+04um H, 4.229e+04um V)
[03/23 21:52:40     77s] (I)      
[03/23 21:52:40     77s] (I)      ============  Phase 1e Route ============
[03/23 21:52:40     77s] (I)      Usage: 22078 = (10187 H, 11891 V) = (17.84% H, 9.01% V) = (3.667e+04um H, 4.281e+04um V)
[03/23 21:52:40     77s] [NR-eGR] Early Global Route overflow of layer group 1: 4.80% H + 0.10% V. EstWL: 7.948080e+04um
[03/23 21:52:40     77s] (I)      
[03/23 21:52:40     77s] (I)      ============  Phase 1l Route ============
[03/23 21:52:40     77s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:52:40     77s] (I)      Layer  2:      74906     13633         6         639       81531    ( 0.78%) 
[03/23 21:52:40     77s] (I)      Layer  3:      58955     10253       202         684       81234    ( 0.83%) 
[03/23 21:52:40     77s] (I)      Layer  4:      60178      1041         5         720       81450    ( 0.88%) 
[03/23 21:52:40     77s] (I)      Total:        194039     24927       213        2043      244215    ( 0.83%) 
[03/23 21:52:40     77s] (I)      
[03/23 21:52:40     77s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:52:40     77s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 21:52:40     77s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 21:52:40     77s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 21:52:40     77s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:52:40     77s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:40     77s] [NR-eGR]      M2 ( 2)         6( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/23 21:52:40     77s] [NR-eGR]      M3 ( 3)       150( 1.66%)         5( 0.06%)         1( 0.01%)   ( 1.73%) 
[03/23 21:52:40     77s] [NR-eGR]      M4 ( 4)         4( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[03/23 21:52:40     77s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:52:40     77s] [NR-eGR]        Total       160( 0.59%)         5( 0.02%)         1( 0.00%)   ( 0.61%) 
[03/23 21:52:40     77s] [NR-eGR] 
[03/23 21:52:40     77s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.05 sec, Curr Mem: 2666.07 MB )
[03/23 21:52:40     77s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:52:40     77s] [NR-eGR] Overflow after Early Global Route 1.71% H + 0.02% V
[03/23 21:52:40     77s] (I)      ============= Track Assignment ============
[03/23 21:52:40     77s] (I)      Started Track Assignment (6T) ( Curr Mem: 2666.07 MB )
[03/23 21:52:40     77s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:52:40     77s] (I)      Run Multi-thread track assignment
[03/23 21:52:40     77s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2666.07 MB )
[03/23 21:52:40     77s] (I)      Started Export ( Curr Mem: 2666.07 MB )
[03/23 21:52:40     77s] [NR-eGR]             Length (um)   Vias 
[03/23 21:52:40     77s] [NR-eGR] -------------------------------
[03/23 21:52:40     77s] [NR-eGR]  M1  (1H)             0   9404 
[03/23 21:52:40     77s] [NR-eGR]  M2  (2V)         40089  15177 
[03/23 21:52:40     77s] [NR-eGR]  M3  (3H)         39141    420 
[03/23 21:52:40     77s] [NR-eGR]  M4  (4V)          3753      0 
[03/23 21:52:40     77s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:52:40     77s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:52:40     77s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:52:40     77s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:52:40     77s] [NR-eGR] -------------------------------
[03/23 21:52:40     77s] [NR-eGR]      Total        82982  25001 
[03/23 21:52:40     77s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:40     77s] [NR-eGR] Total half perimeter of net bounding box: 65824um
[03/23 21:52:40     77s] [NR-eGR] Total length: 82982um, number of vias: 25001
[03/23 21:52:40     77s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:40     77s] [NR-eGR] Total eGR-routed clock nets wire length: 6134um, number of vias: 2094
[03/23 21:52:40     77s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:40     77s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2666.07 MB )
[03/23 21:52:40     77s] Saved RC grid cleaned up.
[03/23 21:52:40     77s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.12 sec, Curr Mem: 2666.07 MB )
[03/23 21:52:40     77s] (I)      ======================================= Runtime Summary =======================================
[03/23 21:52:40     77s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 21:52:40     77s] (I)      -----------------------------------------------------------------------------------------------
[03/23 21:52:40     77s] (I)       Early Global Route kernel                   100.00%  49.67 sec  49.79 sec  0.12 sec  0.22 sec 
[03/23 21:52:40     77s] (I)       +-Import and model                           24.14%  49.68 sec  49.71 sec  0.03 sec  0.03 sec 
[03/23 21:52:40     77s] (I)       | +-Create place DB                           6.17%  49.68 sec  49.69 sec  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | +-Import place data                       6.04%  49.68 sec  49.69 sec  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | | +-Read instances and placement          2.45%  49.68 sec  49.68 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Read nets                             3.34%  49.68 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | +-Create route DB                          11.53%  49.69 sec  49.70 sec  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | +-Import route data (6T)                 11.08%  49.69 sec  49.70 sec  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.10%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Read routing blockages              0.00%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Read instance blockages             0.41%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Read PG blockages                   0.38%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Read clock blockages                0.06%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Read other blockages                0.06%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Read halo blockages                 0.03%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Read boundary cut boxes             0.00%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Read blackboxes                       0.04%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Read prerouted                        0.21%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Read unlegalized nets                 0.21%  49.69 sec  49.69 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Read nets                             0.93%  49.69 sec  49.70 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Set up via pillars                    0.01%  49.70 sec  49.70 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Initialize 3D grid graph              0.02%  49.70 sec  49.70 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Model blockage capacity               3.23%  49.70 sec  49.70 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Initialize 3D capacity              2.87%  49.70 sec  49.70 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | +-Read aux data                             0.00%  49.70 sec  49.70 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | +-Others data preparation                   0.25%  49.70 sec  49.70 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | +-Create route kernel                       5.22%  49.70 sec  49.71 sec  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       +-Global Routing                             39.00%  49.71 sec  49.76 sec  0.05 sec  0.10 sec 
[03/23 21:52:40     77s] (I)       | +-Initialization                            0.72%  49.71 sec  49.71 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | +-Net group 1                              35.75%  49.71 sec  49.75 sec  0.04 sec  0.09 sec 
[03/23 21:52:40     77s] (I)       | | +-Generate topology (6T)                  2.77%  49.71 sec  49.71 sec  0.00 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | +-Phase 1a                                7.03%  49.72 sec  49.72 sec  0.01 sec  0.02 sec 
[03/23 21:52:40     77s] (I)       | | | +-Pattern routing (6T)                  5.03%  49.72 sec  49.72 sec  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.88%  49.72 sec  49.72 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Add via demand to 2D                  0.62%  49.72 sec  49.72 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | +-Phase 1b                                3.01%  49.72 sec  49.73 sec  0.00 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | | +-Monotonic routing (6T)                2.63%  49.73 sec  49.73 sec  0.00 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | +-Phase 1c                                2.01%  49.73 sec  49.73 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Two level Routing                     1.82%  49.73 sec  49.73 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Two Level Routing (Regular)         0.95%  49.73 sec  49.73 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Two Level Routing (Strong)          0.43%  49.73 sec  49.73 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | +-Phase 1d                                4.34%  49.73 sec  49.74 sec  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | | +-Detoured routing (6T)                 4.11%  49.73 sec  49.74 sec  0.00 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | +-Phase 1e                                1.47%  49.74 sec  49.74 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | +-Route legalization                    1.22%  49.74 sec  49.74 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | | | +-Legalize Blockage Violations        1.12%  49.74 sec  49.74 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | | +-Phase 1l                               12.12%  49.74 sec  49.75 sec  0.01 sec  0.05 sec 
[03/23 21:52:40     77s] (I)       | | | +-Layer assignment (6T)                11.63%  49.74 sec  49.75 sec  0.01 sec  0.05 sec 
[03/23 21:52:40     77s] (I)       | +-Clean cong LA                             0.00%  49.75 sec  49.75 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       +-Export 3D cong map                          1.38%  49.76 sec  49.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | +-Export 2D cong map                        0.30%  49.76 sec  49.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       +-Extract Global 3D Wires                     0.45%  49.76 sec  49.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       +-Track Assignment (6T)                      10.11%  49.76 sec  49.77 sec  0.01 sec  0.04 sec 
[03/23 21:52:40     77s] (I)       | +-Initialization                            0.11%  49.76 sec  49.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | +-Track Assignment Kernel                   9.59%  49.76 sec  49.77 sec  0.01 sec  0.04 sec 
[03/23 21:52:40     77s] (I)       | +-Free Memory                               0.01%  49.77 sec  49.77 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       +-Export                                     16.09%  49.77 sec  49.79 sec  0.02 sec  0.03 sec 
[03/23 21:52:40     77s] (I)       | +-Export DB wires                           5.68%  49.77 sec  49.78 sec  0.01 sec  0.02 sec 
[03/23 21:52:40     77s] (I)       | | +-Export all nets (6T)                    3.14%  49.77 sec  49.78 sec  0.00 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | | +-Set wire vias (6T)                      1.84%  49.78 sec  49.78 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       | +-Report wirelength                         7.65%  49.78 sec  49.79 sec  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | +-Update net boxes                          2.13%  49.79 sec  49.79 sec  0.00 sec  0.01 sec 
[03/23 21:52:40     77s] (I)       | +-Update timing                             0.00%  49.79 sec  49.79 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)       +-Postprocess design                          0.91%  49.79 sec  49.79 sec  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)      ======================= Summary by functions ========================
[03/23 21:52:40     77s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:52:40     77s] (I)      ---------------------------------------------------------------------
[03/23 21:52:40     77s] (I)        0  Early Global Route kernel           100.00%  0.12 sec  0.22 sec 
[03/23 21:52:40     77s] (I)        1  Global Routing                       39.00%  0.05 sec  0.10 sec 
[03/23 21:52:40     77s] (I)        1  Import and model                     24.14%  0.03 sec  0.03 sec 
[03/23 21:52:40     77s] (I)        1  Export                               16.09%  0.02 sec  0.03 sec 
[03/23 21:52:40     77s] (I)        1  Track Assignment (6T)                10.11%  0.01 sec  0.04 sec 
[03/23 21:52:40     77s] (I)        1  Export 3D cong map                    1.38%  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)        1  Postprocess design                    0.91%  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)        1  Extract Global 3D Wires               0.45%  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)        2  Net group 1                          35.75%  0.04 sec  0.09 sec 
[03/23 21:52:40     77s] (I)        2  Create route DB                      11.53%  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)        2  Track Assignment Kernel               9.59%  0.01 sec  0.04 sec 
[03/23 21:52:40     77s] (I)        2  Report wirelength                     7.65%  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)        2  Create place DB                       6.17%  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)        2  Export DB wires                       5.68%  0.01 sec  0.02 sec 
[03/23 21:52:40     77s] (I)        2  Create route kernel                   5.22%  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)        2  Update net boxes                      2.13%  0.00 sec  0.01 sec 
[03/23 21:52:40     77s] (I)        2  Initialization                        0.83%  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)        2  Export 2D cong map                    0.30%  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)        2  Others data preparation               0.25%  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:40     77s] (I)        3  Phase 1l                             12.12%  0.01 sec  0.05 sec 
[03/23 21:52:40     77s] (I)        3  Import route data (6T)               11.08%  0.01 sec  0.01 sec 
[03/23 21:52:40     77s] (I)        3  Phase 1a                              7.03%  0.01 sec  0.02 sec 
[03/23 21:52:41     77s] (I)        3  Import place data                     6.04%  0.01 sec  0.01 sec 
[03/23 21:52:41     77s] (I)        3  Phase 1d                              4.34%  0.01 sec  0.01 sec 
[03/23 21:52:41     77s] (I)        3  Export all nets (6T)                  3.14%  0.00 sec  0.01 sec 
[03/23 21:52:41     77s] (I)        3  Phase 1b                              3.01%  0.00 sec  0.01 sec 
[03/23 21:52:41     77s] (I)        3  Generate topology (6T)                2.77%  0.00 sec  0.01 sec 
[03/23 21:52:41     77s] (I)        3  Phase 1c                              2.01%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        3  Set wire vias (6T)                    1.84%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        3  Phase 1e                              1.47%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Layer assignment (6T)                11.63%  0.01 sec  0.05 sec 
[03/23 21:52:41     77s] (I)        4  Pattern routing (6T)                  5.03%  0.01 sec  0.01 sec 
[03/23 21:52:41     77s] (I)        4  Read nets                             4.27%  0.01 sec  0.01 sec 
[03/23 21:52:41     77s] (I)        4  Detoured routing (6T)                 4.11%  0.00 sec  0.01 sec 
[03/23 21:52:41     77s] (I)        4  Model blockage capacity               3.23%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Monotonic routing (6T)                2.63%  0.00 sec  0.01 sec 
[03/23 21:52:41     77s] (I)        4  Read instances and placement          2.45%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Read blockages ( Layer 2-4 )          2.10%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Two level Routing                     1.82%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Route legalization                    1.22%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Pattern Routing Avoiding Blockages    0.88%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Add via demand to 2D                  0.62%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Read prerouted                        0.21%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Read unlegalized nets                 0.21%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Read blackboxes                       0.04%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Initialize 3D capacity                2.87%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Legalize Blockage Violations          1.12%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Two Level Routing (Regular)           0.95%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Two Level Routing (Strong)            0.43%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Read instance blockages               0.41%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Read PG blockages                     0.38%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Read other blockages                  0.06%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 21:52:41     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:41     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:41     77s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 21:52:41     77s] Legalization setup...
[03/23 21:52:41     77s] Using cell based legalization.
[03/23 21:52:41     77s] Initializing placement interface...
[03/23 21:52:41     77s]   Use check_library -place or consult logv if problems occur.
[03/23 21:52:41     77s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 21:52:41     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:2666.1M, EPOCH TIME: 1679622761.009350
[03/23 21:52:41     77s] Processing tracks to init pin-track alignment.
[03/23 21:52:41     77s] z: 2, totalTracks: 1
[03/23 21:52:41     77s] z: 4, totalTracks: 1
[03/23 21:52:41     77s] z: 6, totalTracks: 1
[03/23 21:52:41     77s] z: 8, totalTracks: 1
[03/23 21:52:41     77s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:41     77s] All LLGs are deleted
[03/23 21:52:41     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:41     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:41     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2666.1M, EPOCH TIME: 1679622761.012676
[03/23 21:52:41     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2666.1M, EPOCH TIME: 1679622761.012889
[03/23 21:52:41     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2666.1M, EPOCH TIME: 1679622761.013368
[03/23 21:52:41     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:41     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:41     77s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2762.1M, EPOCH TIME: 1679622761.015975
[03/23 21:52:41     77s] Max number of tech site patterns supported in site array is 256.
[03/23 21:52:41     77s] Core basic site is IBM13SITE
[03/23 21:52:41     77s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2762.1M, EPOCH TIME: 1679622761.029976
[03/23 21:52:41     77s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 21:52:41     77s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 21:52:41     77s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2762.1M, EPOCH TIME: 1679622761.033743
[03/23 21:52:41     77s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 21:52:41     77s] SiteArray: use 413,696 bytes
[03/23 21:52:41     77s] SiteArray: current memory after site array memory allocation 2762.1M
[03/23 21:52:41     77s] SiteArray: FP blocked sites are writable
[03/23 21:52:41     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:52:41     77s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2730.1M, EPOCH TIME: 1679622761.041129
[03/23 21:52:41     77s] Process 3446 wires and vias for routing blockage analysis
[03/23 21:52:41     77s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.014, REAL:0.006, MEM:2762.1M, EPOCH TIME: 1679622761.047537
[03/23 21:52:41     77s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 21:52:41     77s] Atter site array init, number of instance map data is 0.
[03/23 21:52:41     77s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.041, REAL:0.033, MEM:2762.1M, EPOCH TIME: 1679622761.048863
[03/23 21:52:41     77s] 
[03/23 21:52:41     77s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:41     77s] OPERPROF:     Starting CMU at level 3, MEM:2762.1M, EPOCH TIME: 1679622761.049885
[03/23 21:52:41     77s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.007, MEM:2762.1M, EPOCH TIME: 1679622761.056665
[03/23 21:52:41     77s] 
[03/23 21:52:41     77s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:41     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.045, MEM:2666.1M, EPOCH TIME: 1679622761.058307
[03/23 21:52:41     77s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2666.1M, EPOCH TIME: 1679622761.058441
[03/23 21:52:41     77s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2666.1M, EPOCH TIME: 1679622761.060632
[03/23 21:52:41     77s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2666.1MB).
[03/23 21:52:41     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.062, REAL:0.053, MEM:2666.1M, EPOCH TIME: 1679622761.062796
[03/23 21:52:41     77s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:41     77s] Initializing placement interface done.
[03/23 21:52:41     77s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:52:41     77s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2666.1M, EPOCH TIME: 1679622761.063193
[03/23 21:52:41     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:41     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:41     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:41     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:41     77s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.004, MEM:2666.1M, EPOCH TIME: 1679622761.067597
[03/23 21:52:41     77s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:41     77s] Leaving CCOpt scope - Initializing placement interface...
[03/23 21:52:41     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:2666.1M, EPOCH TIME: 1679622761.072444
[03/23 21:52:41     77s] Processing tracks to init pin-track alignment.
[03/23 21:52:41     77s] z: 2, totalTracks: 1
[03/23 21:52:41     77s] z: 4, totalTracks: 1
[03/23 21:52:41     77s] z: 6, totalTracks: 1
[03/23 21:52:41     77s] z: 8, totalTracks: 1
[03/23 21:52:41     77s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:41     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2666.1M, EPOCH TIME: 1679622761.076016
[03/23 21:52:41     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:41     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:41     77s] 
[03/23 21:52:41     77s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:41     77s] OPERPROF:     Starting CMU at level 3, MEM:2730.1M, EPOCH TIME: 1679622761.112251
[03/23 21:52:41     77s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2762.1M, EPOCH TIME: 1679622761.117752
[03/23 21:52:41     77s] 
[03/23 21:52:41     77s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:41     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.044, MEM:2666.1M, EPOCH TIME: 1679622761.119765
[03/23 21:52:41     77s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2666.1M, EPOCH TIME: 1679622761.119912
[03/23 21:52:41     77s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2666.1M, EPOCH TIME: 1679622761.122856
[03/23 21:52:41     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2666.1MB).
[03/23 21:52:41     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.051, MEM:2666.1M, EPOCH TIME: 1679622761.123718
[03/23 21:52:41     77s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[03/23 21:52:41     77s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:41     77s] (I)      Load db... (mem=2666.1M)
[03/23 21:52:41     77s] (I)      Read data from FE... (mem=2666.1M)
[03/23 21:52:41     77s] (I)      Number of ignored instance 0
[03/23 21:52:41     77s] (I)      Number of inbound cells 0
[03/23 21:52:41     77s] (I)      Number of opened ILM blockages 0
[03/23 21:52:41     77s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/23 21:52:41     77s] (I)      numMoveCells=2599, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 21:52:41     77s] (I)      cell height: 3600, count: 2599
[03/23 21:52:41     77s] (I)      Read rows... (mem=2666.1M)
[03/23 21:52:41     77s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 21:52:41     77s] (I)      rowRegion : (7000, 7000) - (293000, 392200)
[03/23 21:52:41     77s] (I)      coreBox   : (7000, 7000) - (293000, 393000)
[03/23 21:52:41     77s] (I)      Done Read rows (cpu=0.000s, mem=2666.1M)
[03/23 21:52:41     77s] (I)      Done Read data from FE (cpu=0.005s, mem=2666.1M)
[03/23 21:52:41     77s] (I)      Done Load db (cpu=0.005s, mem=2666.1M)
[03/23 21:52:41     77s] (I)      Constructing placeable region... (mem=2666.1M)
[03/23 21:52:41     77s] (I)      Constructing bin map
[03/23 21:52:41     77s] (I)      Initialize bin information with width=36000 height=36000
[03/23 21:52:41     77s] (I)      Done constructing bin map
[03/23 21:52:41     77s] (I)      Compute region effective width... (mem=2666.1M)
[03/23 21:52:41     77s] (I)      Done Compute region effective width (cpu=0.000s, mem=2666.1M)
[03/23 21:52:41     77s] (I)      Done Constructing placeable region (cpu=0.001s, mem=2666.1M)
[03/23 21:52:41     77s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:41     77s] Validating CTS configuration...
[03/23 21:52:41     77s] Checking module port directions...
[03/23 21:52:41     77s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:41     77s] Non-default CCOpt properties:
[03/23 21:52:41     77s]   Public non-default CCOpt properties:
[03/23 21:52:41     77s]     cts_merge_clock_gates is set for at least one object
[03/23 21:52:41     77s]     cts_merge_clock_logic is set for at least one object
[03/23 21:52:41     77s]     route_type is set for at least one object
[03/23 21:52:41     77s]     source_driver is set for at least one object
[03/23 21:52:41     77s]     target_insertion_delay is set for at least one object
[03/23 21:52:41     77s]     target_max_trans is set for at least one object
[03/23 21:52:41     77s]     target_max_trans_sdc is set for at least one object
[03/23 21:52:41     77s]     target_skew is set for at least one object
[03/23 21:52:41     77s]     use_inverters is set for at least one object
[03/23 21:52:41     77s]   Private non-default CCOpt properties:
[03/23 21:52:41     77s]     cluster_when_starting_skewing: 1 (default: false)
[03/23 21:52:41     77s]     mini_not_full_band_size_factor: 0 (default: 100)
[03/23 21:52:41     77s]     r2r_iterations: 5 (default: 1)
[03/23 21:52:41     77s] 
[03/23 21:52:41     77s] Trim Metal Layers:
[03/23 21:52:41     77s] LayerId::1 widthSet size::1
[03/23 21:52:41     77s] LayerId::2 widthSet size::1
[03/23 21:52:41     77s] LayerId::3 widthSet size::1
[03/23 21:52:41     77s] LayerId::4 widthSet size::1
[03/23 21:52:41     77s] LayerId::5 widthSet size::1
[03/23 21:52:41     77s] LayerId::6 widthSet size::1
[03/23 21:52:41     77s] LayerId::7 widthSet size::1
[03/23 21:52:41     77s] LayerId::8 widthSet size::1
[03/23 21:52:41     77s] Updating RC grid for preRoute extraction ...
[03/23 21:52:41     77s] eee: pegSigSF::1.070000
[03/23 21:52:41     77s] Initializing multi-corner resistance tables ...
[03/23 21:52:41     77s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:52:41     77s] eee: l::2 avDens::0.129105 usedTrk::1138.708614 availTrk::8820.000000 sigTrk::1138.708614
[03/23 21:52:41     77s] eee: l::3 avDens::0.121676 usedTrk::1182.691663 availTrk::9720.000000 sigTrk::1182.691663
[03/23 21:52:41     77s] eee: l::4 avDens::0.013676 usedTrk::132.927778 availTrk::9720.000000 sigTrk::132.927778
[03/23 21:52:41     77s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:41     77s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:41     77s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:41     77s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:41     77s] {RT rc-typ 0 4 4 0}
[03/23 21:52:41     77s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.045222 aWlH=0.000000 lMod=0 pMax=0.808200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:52:41     77s] Route type trimming info:
[03/23 21:52:41     77s]   No route type modifications were made.
[03/23 21:52:41     77s] AAE DB initialization (MEM=2675.61 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 21:52:41     77s] Start AAE Lib Loading. (MEM=2675.61)
[03/23 21:52:41     77s] End AAE Lib Loading. (MEM=2694.69 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 21:52:41     77s] End AAE Lib Interpolated Model. (MEM=2694.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 4e-05
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 5.3e-05
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 6.5e-05
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 7.6e-05
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 8.7e-05
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 9.7e-05
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.000108
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.000119
[03/23 21:52:41     77s] (I)      Initializing Steiner engine. 
[03/23 21:52:41     77s] (I)      ================== Layers ==================
[03/23 21:52:41     77s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:41     77s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:52:41     77s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:41     77s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:52:41     77s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:52:41     77s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:52:41     77s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:52:41     77s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:52:41     77s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:52:41     77s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:52:41     77s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:52:41     77s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:52:41     77s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:52:41     77s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:52:41     77s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:52:41     77s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:52:41     77s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:52:41     77s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:52:41     77s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:52:41     77s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:41     77s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:52:41     77s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:41     77s] Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 21:52:41     77s] Original list had 8 cells:
[03/23 21:52:41     77s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:52:41     77s] Library trimming was not able to trim any cells:
[03/23 21:52:41     77s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.000352
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.000445
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.000512
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.000597
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.000674
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.000899
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.00102
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.00118
[03/23 21:52:41     77s] Accumulated time to calculate placeable region: 0.00118
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00128
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.0015
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00208
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00212
[03/23 21:52:41     78s] Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 21:52:41     78s] Original list had 9 cells:
[03/23 21:52:41     78s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 21:52:41     78s] New trimmed list has 8 cells:
[03/23 21:52:41     78s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00165
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00199
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00165
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00165
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00221
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00241
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00248
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00277
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00283
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00286
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00277
[03/23 21:52:41     78s] Accumulated time to calculate placeable region: 0.00248
[03/23 21:52:42     78s] Clock tree balancer configuration for clock_tree clk:
[03/23 21:52:42     78s] Non-default CCOpt properties:
[03/23 21:52:42     78s]   Public non-default CCOpt properties:
[03/23 21:52:42     78s]     cts_merge_clock_gates: true (default: false)
[03/23 21:52:42     78s]     cts_merge_clock_logic: true (default: false)
[03/23 21:52:42     78s]     route_type (leaf): default_route_type_leaf (default: default)
[03/23 21:52:42     78s]     route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 21:52:42     78s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 21:52:42     78s]     source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 21:52:42     78s]     use_inverters: true (default: auto)
[03/23 21:52:42     78s]   No private non-default CCOpt properties
[03/23 21:52:42     78s] For power domain auto-default:
[03/23 21:52:42     78s]   Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:52:42     78s]   Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 21:52:42     78s]   Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 21:52:42     78s]   Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 21:52:42     78s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 110167.200um^2
[03/23 21:52:42     78s] Top Routing info:
[03/23 21:52:42     78s]   Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:52:42     78s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:52:42     78s] Trunk Routing info:
[03/23 21:52:42     78s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:52:42     78s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:52:42     78s] Leaf Routing info:
[03/23 21:52:42     78s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:52:42     78s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:52:42     78s] For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 21:52:42     78s]   Slew time target (leaf):    0.100ns
[03/23 21:52:42     78s]   Slew time target (trunk):   0.100ns
[03/23 21:52:42     78s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 21:52:42     78s]   Buffer unit delay: 0.084ns
[03/23 21:52:42     78s]   Buffer max distance: 540.378um
[03/23 21:52:42     78s] Fastest wire driving cells and distances:
[03/23 21:52:42     78s]   Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 21:52:42     78s]   Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 21:52:42     78s]   Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 21:52:42     78s]   Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Logic Sizing Table:
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] ----------------------------------------------------------
[03/23 21:52:42     78s] Cell    Instance count    Source    Eligible library cells
[03/23 21:52:42     78s] ----------------------------------------------------------
[03/23 21:52:42     78s]   (empty table)
[03/23 21:52:42     78s] ----------------------------------------------------------
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:52:42     78s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:42     78s] Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 21:52:42     78s]   Sources:                     pin clk
[03/23 21:52:42     78s]   Total number of sinks:       716
[03/23 21:52:42     78s]   Delay constrained sinks:     716
[03/23 21:52:42     78s]   Constrains:                  default
[03/23 21:52:42     78s]   Non-leaf sinks:              0
[03/23 21:52:42     78s]   Ignore pins:                 0
[03/23 21:52:42     78s]  Timing corner worstDelay:setup.late:
[03/23 21:52:42     78s]   Skew target:                 0.100ns
[03/23 21:52:42     78s]   Insertion delay target:      0.100ns
[03/23 21:52:42     78s] Primary reporting skew groups are:
[03/23 21:52:42     78s] skew_group clk/typConstraintMode with 716 clock sinks
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Clock DAG stats initial state:
[03/23 21:52:42     78s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 21:52:42     78s]   sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:42     78s]   misc counts      : r=1, pp=0
[03/23 21:52:42     78s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 21:52:42     78s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 21:52:42     78s] Clock DAG hash initial state: 392173746738941090 3428585061669318486
[03/23 21:52:42     78s] CTS services accumulated run-time stats initial state:
[03/23 21:52:42     78s]   delay calculator: calls=7038, total_wall_time=0.122s, mean_wall_time=0.017ms
[03/23 21:52:42     78s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 21:52:42     78s]   steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/23 21:52:42     78s] Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:52:42     78s] Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] --------------------------------------------------------------------
[03/23 21:52:42     78s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:52:42     78s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:52:42     78s] --------------------------------------------------------------------
[03/23 21:52:42     78s] M1       N            H          0.317         0.288         0.091
[03/23 21:52:42     78s] M2       Y            V          0.186         0.327         0.061
[03/23 21:52:42     78s] M3       Y            H          0.186         0.328         0.061
[03/23 21:52:42     78s] M4       Y            V          0.186         0.327         0.061
[03/23 21:52:42     78s] M5       N            H          0.186         0.328         0.061
[03/23 21:52:42     78s] M6       N            V          0.181         0.323         0.058
[03/23 21:52:42     78s] MQ       N            H          0.075         0.283         0.021
[03/23 21:52:42     78s] LM       N            V          0.068         0.289         0.020
[03/23 21:52:42     78s] --------------------------------------------------------------------
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:52:42     78s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Layer information for route type default_route_type_leaf:
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] --------------------------------------------------------------------
[03/23 21:52:42     78s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:52:42     78s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:52:42     78s] --------------------------------------------------------------------
[03/23 21:52:42     78s] M1       N            H          0.317         0.213         0.068
[03/23 21:52:42     78s] M2       N            V          0.186         0.267         0.050
[03/23 21:52:42     78s] M3       Y            H          0.186         0.265         0.049
[03/23 21:52:42     78s] M4       Y            V          0.186         0.265         0.049
[03/23 21:52:42     78s] M5       N            H          0.186         0.263         0.049
[03/23 21:52:42     78s] M6       N            V          0.181         0.254         0.046
[03/23 21:52:42     78s] MQ       N            H          0.075         0.240         0.018
[03/23 21:52:42     78s] LM       N            V          0.068         0.231         0.016
[03/23 21:52:42     78s] --------------------------------------------------------------------
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:52:42     78s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Layer information for route type default_route_type_nonleaf:
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] --------------------------------------------------------------------
[03/23 21:52:42     78s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:52:42     78s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:52:42     78s] --------------------------------------------------------------------
[03/23 21:52:42     78s] M1       N            H          0.317         0.213         0.068
[03/23 21:52:42     78s] M2       N            V          0.186         0.267         0.050
[03/23 21:52:42     78s] M3       Y            H          0.186         0.265         0.049
[03/23 21:52:42     78s] M4       Y            V          0.186         0.265         0.049
[03/23 21:52:42     78s] M5       N            H          0.186         0.263         0.049
[03/23 21:52:42     78s] M6       N            V          0.181         0.254         0.046
[03/23 21:52:42     78s] MQ       N            H          0.075         0.240         0.018
[03/23 21:52:42     78s] LM       N            V          0.068         0.231         0.016
[03/23 21:52:42     78s] --------------------------------------------------------------------
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Via selection for estimated routes (rule default):
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] ------------------------------------------------------------
[03/23 21:52:42     78s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 21:52:42     78s] Range                (Ohm)    (fF)     (fs)     Only
[03/23 21:52:42     78s] ------------------------------------------------------------
[03/23 21:52:42     78s] M1-M2    V1_V        6.000    0.036    0.215    false
[03/23 21:52:42     78s] M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 21:52:42     78s] M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 21:52:42     78s] M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 21:52:42     78s] M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 21:52:42     78s] M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 21:52:42     78s] M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 21:52:42     78s] M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 21:52:42     78s] M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 21:52:42     78s] M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 21:52:42     78s] MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 21:52:42     78s] MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 21:52:42     78s] ------------------------------------------------------------
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 21:52:42     78s] No ideal or dont_touch nets found in the clock tree
[03/23 21:52:42     78s] No dont_touch hnets found in the clock tree
[03/23 21:52:42     78s] No dont_touch hpins found in the clock network.
[03/23 21:52:42     78s] Checking for illegal sizes of clock logic instances...
[03/23 21:52:42     78s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Filtering reasons for cell type: buffer
[03/23 21:52:42     78s] =======================================
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     78s] Clock trees    Power domain    Reason                         Library cells
[03/23 21:52:42     78s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     78s] all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 21:52:42     78s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Filtering reasons for cell type: inverter
[03/23 21:52:42     78s] =========================================
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     78s] Clock trees    Power domain    Reason                         Library cells
[03/23 21:52:42     78s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     78s] all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 21:52:42     78s] all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 21:52:42     78s]                                                                 INVXLTR }
[03/23 21:52:42     78s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 21:52:42     78s] CCOpt configuration status: all checks passed.
[03/23 21:52:42     78s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/23 21:52:42     78s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/23 21:52:42     78s]   No exclusion drivers are needed.
[03/23 21:52:42     78s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/23 21:52:42     78s] Antenna diode management...
[03/23 21:52:42     78s]   Found 0 antenna diodes in the clock trees.
[03/23 21:52:42     78s]   
[03/23 21:52:42     78s] Antenna diode management done.
[03/23 21:52:42     78s] Adding driver cells for primary IOs...
[03/23 21:52:42     78s]   
[03/23 21:52:42     78s]   ----------------------------------------------------------------------------------------------
[03/23 21:52:42     78s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/23 21:52:42     78s]   ----------------------------------------------------------------------------------------------
[03/23 21:52:42     78s]     (empty table)
[03/23 21:52:42     78s]   ----------------------------------------------------------------------------------------------
[03/23 21:52:42     78s]   
[03/23 21:52:42     78s]   
[03/23 21:52:42     78s] Adding driver cells for primary IOs done.
[03/23 21:52:42     78s] Adding driver cell for primary IO roots...
[03/23 21:52:42     78s] Adding driver cell for primary IO roots done.
[03/23 21:52:42     78s] Maximizing clock DAG abstraction...
[03/23 21:52:42     78s]   Removing clock DAG drivers
[03/23 21:52:42     78s] Maximizing clock DAG abstraction done.
[03/23 21:52:42     78s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.2)
[03/23 21:52:42     78s] Synthesizing clock trees...
[03/23 21:52:42     78s]   Preparing To Balance...
[03/23 21:52:42     78s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:52:42     78s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3061.9M, EPOCH TIME: 1679622762.071106
[03/23 21:52:42     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     78s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.004, MEM:3061.9M, EPOCH TIME: 1679622762.075526
[03/23 21:52:42     78s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:42     78s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 21:52:42     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:3033.4M, EPOCH TIME: 1679622762.075978
[03/23 21:52:42     78s] Processing tracks to init pin-track alignment.
[03/23 21:52:42     78s] z: 2, totalTracks: 1
[03/23 21:52:42     78s] z: 4, totalTracks: 1
[03/23 21:52:42     78s] z: 6, totalTracks: 1
[03/23 21:52:42     78s] z: 8, totalTracks: 1
[03/23 21:52:42     78s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:42     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3033.4M, EPOCH TIME: 1679622762.080738
[03/23 21:52:42     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:42     78s] OPERPROF:     Starting CMU at level 3, MEM:3097.4M, EPOCH TIME: 1679622762.104144
[03/23 21:52:42     78s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:3129.4M, EPOCH TIME: 1679622762.107711
[03/23 21:52:42     78s] 
[03/23 21:52:42     78s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:42     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.028, MEM:3033.4M, EPOCH TIME: 1679622762.108872
[03/23 21:52:42     78s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3033.4M, EPOCH TIME: 1679622762.108951
[03/23 21:52:42     78s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3033.4M, EPOCH TIME: 1679622762.111607
[03/23 21:52:42     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3033.4MB).
[03/23 21:52:42     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.036, MEM:3033.4M, EPOCH TIME: 1679622762.112110
[03/23 21:52:42     78s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:42     78s]   Merging duplicate siblings in DAG...
[03/23 21:52:42     78s]     Clock DAG stats before merging:
[03/23 21:52:42     78s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 21:52:42     78s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:42     78s]       misc counts      : r=1, pp=0
[03/23 21:52:42     78s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 21:52:42     78s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 21:52:42     78s]     Clock DAG hash before merging: 392173746738941090 3428585061669318486
[03/23 21:52:42     78s]     CTS services accumulated run-time stats before merging:
[03/23 21:52:42     78s]       delay calculator: calls=7038, total_wall_time=0.122s, mean_wall_time=0.017ms
[03/23 21:52:42     78s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 21:52:42     78s]       steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/23 21:52:42     78s]     Resynthesising clock tree into netlist...
[03/23 21:52:42     78s]       Reset timing graph...
[03/23 21:52:42     78s] Ignoring AAE DB Resetting ...
[03/23 21:52:42     78s]       Reset timing graph done.
[03/23 21:52:42     78s]     Resynthesising clock tree into netlist done.
[03/23 21:52:42     78s]     Merging duplicate clock dag driver clones in DAG...
[03/23 21:52:42     78s]     Merging duplicate clock dag driver clones in DAG done.
[03/23 21:52:42     78s]     
[03/23 21:52:42     78s]     Disconnecting clock tree from netlist...
[03/23 21:52:42     78s]     Disconnecting clock tree from netlist done.
[03/23 21:52:42     78s]   Merging duplicate siblings in DAG done.
[03/23 21:52:42     78s]   Applying movement limits...
[03/23 21:52:42     78s]   Applying movement limits done.
[03/23 21:52:42     78s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:52:42     78s]   CCOpt::Phase::Construction...
[03/23 21:52:42     78s]   Stage::Clustering...
[03/23 21:52:42     78s]   Clustering...
[03/23 21:52:42     78s]     Clock DAG hash before 'Clustering': 392173746738941090 3428585061669318486
[03/23 21:52:42     78s]     CTS services accumulated run-time stats before 'Clustering':
[03/23 21:52:42     78s]       delay calculator: calls=7038, total_wall_time=0.122s, mean_wall_time=0.017ms
[03/23 21:52:42     78s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 21:52:42     78s]       steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/23 21:52:42     78s]     Initialize for clustering...
[03/23 21:52:42     78s]     Clock DAG stats before clustering:
[03/23 21:52:42     78s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 21:52:42     78s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:42     78s]       misc counts      : r=1, pp=0
[03/23 21:52:42     78s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 21:52:42     78s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 21:52:42     78s]     Clock DAG hash before clustering: 392173746738941090 3428585061669318486
[03/23 21:52:42     78s]     CTS services accumulated run-time stats before clustering:
[03/23 21:52:42     78s]       delay calculator: calls=7038, total_wall_time=0.122s, mean_wall_time=0.017ms
[03/23 21:52:42     78s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 21:52:42     78s]       steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/23 21:52:42     78s]     Computing max distances from locked parents...
[03/23 21:52:42     78s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/23 21:52:42     78s]     Computing max distances from locked parents done.
[03/23 21:52:42     78s]     Computing optimal clock node locations...
[03/23 21:52:42     78s]       Optimal path computation stats:
[03/23 21:52:42     78s]         Successful          : 0
[03/23 21:52:42     78s]         Unsuccessful        : 0
[03/23 21:52:42     78s]         Immovable           : 1
[03/23 21:52:42     78s]         lockedParentLocation: 0
[03/23 21:52:42     78s]       Unsuccessful details:
[03/23 21:52:42     78s]       
[03/23 21:52:42     78s]     Computing optimal clock node locations done.
[03/23 21:52:42     78s] End AAE Lib Interpolated Model. (MEM=3033.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:42     78s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:42     78s]     Bottom-up phase...
[03/23 21:52:42     78s]     Clustering bottom-up starting from leaves...
[03/23 21:52:42     78s]       Clustering clock_tree clk...
[03/23 21:52:42     79s]       Clustering clock_tree clk done.
[03/23 21:52:42     79s]     Clustering bottom-up starting from leaves done.
[03/23 21:52:42     79s]     Rebuilding the clock tree after clustering...
[03/23 21:52:42     79s]     Rebuilding the clock tree after clustering done.
[03/23 21:52:42     79s]     Clock DAG stats after bottom-up phase:
[03/23 21:52:42     79s]       cell counts      : b=0, i=23, icg=0, dcg=0, l=0, total=23
[03/23 21:52:42     79s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:42     79s]       misc counts      : r=1, pp=0
[03/23 21:52:42     79s]       cell areas       : b=0.000um^2, i=449.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=449.280um^2
[03/23 21:52:42     79s]       hp wire lengths  : top=0.000um, trunk=986.800um, leaf=2362.000um, total=3348.800um
[03/23 21:52:42     79s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/23 21:52:42     79s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 
[03/23 21:52:42     79s]     Clock DAG hash after bottom-up phase: 8560357898997996281 6111643555821035797
[03/23 21:52:42     79s]     CTS services accumulated run-time stats after bottom-up phase:
[03/23 21:52:42     79s]       delay calculator: calls=7999, total_wall_time=0.159s, mean_wall_time=0.020ms
[03/23 21:52:42     79s]       legalizer: calls=270, total_wall_time=0.004s, mean_wall_time=0.013ms
[03/23 21:52:42     79s]       steiner router: calls=7899, total_wall_time=0.224s, mean_wall_time=0.028ms
[03/23 21:52:42     79s]     Bottom-up phase done. (took cpu=0:00:00.8 real=0:00:00.5)
[03/23 21:52:42     79s]     Legalizing clock trees...
[03/23 21:52:42     79s]     Resynthesising clock tree into netlist...
[03/23 21:52:42     79s]       Reset timing graph...
[03/23 21:52:42     79s] Ignoring AAE DB Resetting ...
[03/23 21:52:42     79s]       Reset timing graph done.
[03/23 21:52:42     79s]     Resynthesising clock tree into netlist done.
[03/23 21:52:42     79s]     Commiting net attributes....
[03/23 21:52:42     79s]     Commiting net attributes. done.
[03/23 21:52:42     79s]     Leaving CCOpt scope - ClockRefiner...
[03/23 21:52:42     79s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3283.4M, EPOCH TIME: 1679622762.647137
[03/23 21:52:42     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.007, MEM:3055.4M, EPOCH TIME: 1679622762.654205
[03/23 21:52:42     79s]     Assigned high priority to 739 instances.
[03/23 21:52:42     79s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[03/23 21:52:42     79s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[03/23 21:52:42     79s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3055.4M, EPOCH TIME: 1679622762.659779
[03/23 21:52:42     79s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3055.4M, EPOCH TIME: 1679622762.659956
[03/23 21:52:42     79s] Processing tracks to init pin-track alignment.
[03/23 21:52:42     79s] z: 2, totalTracks: 1
[03/23 21:52:42     79s] z: 4, totalTracks: 1
[03/23 21:52:42     79s] z: 6, totalTracks: 1
[03/23 21:52:42     79s] z: 8, totalTracks: 1
[03/23 21:52:42     79s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:42     79s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3055.4M, EPOCH TIME: 1679622762.664579
[03/23 21:52:42     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] 
[03/23 21:52:42     79s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:42     79s] OPERPROF:       Starting CMU at level 4, MEM:3119.4M, EPOCH TIME: 1679622762.679174
[03/23 21:52:42     79s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:3151.4M, EPOCH TIME: 1679622762.682257
[03/23 21:52:42     79s] 
[03/23 21:52:42     79s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:42     79s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.023, REAL:0.019, MEM:3055.4M, EPOCH TIME: 1679622762.683387
[03/23 21:52:42     79s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3055.4M, EPOCH TIME: 1679622762.683519
[03/23 21:52:42     79s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3055.4M, EPOCH TIME: 1679622762.685851
[03/23 21:52:42     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3055.4MB).
[03/23 21:52:42     79s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.031, REAL:0.026, MEM:3055.4M, EPOCH TIME: 1679622762.686379
[03/23 21:52:42     79s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.032, REAL:0.027, MEM:3055.4M, EPOCH TIME: 1679622762.686482
[03/23 21:52:42     79s] TDRefine: refinePlace mode is spiral
[03/23 21:52:42     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.6
[03/23 21:52:42     79s] OPERPROF: Starting RefinePlace at level 1, MEM:3055.4M, EPOCH TIME: 1679622762.686578
[03/23 21:52:42     79s] *** Starting refinePlace (0:01:20 mem=3055.4M) ***
[03/23 21:52:42     79s] Total net bbox length = 6.856e+04 (3.138e+04 3.718e+04) (ext = 2.961e+03)
[03/23 21:52:42     79s] 
[03/23 21:52:42     79s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:42     79s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:42     79s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:42     79s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:42     79s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3055.4M, EPOCH TIME: 1679622762.692975
[03/23 21:52:42     79s] Starting refinePlace ...
[03/23 21:52:42     79s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:42     79s] One DDP V2 for no tweak run.
[03/23 21:52:42     79s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:42     79s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3122.5M, EPOCH TIME: 1679622762.707030
[03/23 21:52:42     79s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:52:42     79s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3122.5M, EPOCH TIME: 1679622762.707215
[03/23 21:52:42     79s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3122.5M, EPOCH TIME: 1679622762.707338
[03/23 21:52:42     79s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3122.5M, EPOCH TIME: 1679622762.707422
[03/23 21:52:42     79s] DDP markSite nrRow 107 nrJob 107
[03/23 21:52:42     79s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:3122.5M, EPOCH TIME: 1679622762.707660
[03/23 21:52:42     79s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3122.5M, EPOCH TIME: 1679622762.707731
[03/23 21:52:42     79s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 21:52:42     79s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3058.5MB) @(0:01:20 - 0:01:20).
[03/23 21:52:42     79s] Move report: preRPlace moves 5 insts, mean move: 4.48 um, max move: 7.20 um 
[03/23 21:52:42     79s] 	Max move on inst (CTS_ccl_a_inv_00019): (158.60, 266.20) --> (158.60, 259.00)
[03/23 21:52:42     79s] 	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX20TR
[03/23 21:52:42     79s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 21:52:42     79s] 
[03/23 21:52:42     79s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:52:42     79s] Move report: legalization moves 34 insts, mean move: 2.94 um, max move: 4.40 um spiral
[03/23 21:52:42     79s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U201): (152.60, 68.20) --> (157.00, 68.20)
[03/23 21:52:42     79s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 21:52:42     79s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:42     79s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3076.8MB) @(0:01:20 - 0:01:20).
[03/23 21:52:42     79s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:52:42     79s] Move report: Detail placement moves 39 insts, mean move: 3.14 um, max move: 7.20 um 
[03/23 21:52:42     79s] 	Max move on inst (CTS_ccl_a_inv_00019): (158.60, 266.20) --> (158.60, 259.00)
[03/23 21:52:42     79s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3076.8MB
[03/23 21:52:42     79s] Statistics of distance of Instance movement in refine placement:
[03/23 21:52:42     79s]   maximum (X+Y) =         7.20 um
[03/23 21:52:42     79s]   inst (CTS_ccl_a_inv_00019) with max move: (158.6, 266.2) -> (158.6, 259)
[03/23 21:52:42     79s]   mean    (X+Y) =         3.14 um
[03/23 21:52:42     79s] Summary Report:
[03/23 21:52:42     79s] Instances move: 39 (out of 2622 movable)
[03/23 21:52:42     79s] Instances flipped: 0
[03/23 21:52:42     79s] Mean displacement: 3.14 um
[03/23 21:52:42     79s] Max displacement: 7.20 um (Instance: CTS_ccl_a_inv_00019) (158.6, 266.2) -> (158.6, 259)
[03/23 21:52:42     79s] 	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX20TR
[03/23 21:52:42     79s] Total instances moved : 39
[03/23 21:52:42     79s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.188, REAL:0.120, MEM:3076.8M, EPOCH TIME: 1679622762.812710
[03/23 21:52:42     79s] Total net bbox length = 6.861e+04 (3.142e+04 3.718e+04) (ext = 2.962e+03)
[03/23 21:52:42     79s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3076.8MB
[03/23 21:52:42     79s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3076.8MB) @(0:01:20 - 0:01:20).
[03/23 21:52:42     79s] *** Finished refinePlace (0:01:20 mem=3076.8M) ***
[03/23 21:52:42     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.6
[03/23 21:52:42     79s] OPERPROF: Finished RefinePlace at level 1, CPU:0.196, REAL:0.127, MEM:3076.8M, EPOCH TIME: 1679622762.814046
[03/23 21:52:42     79s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3076.8M, EPOCH TIME: 1679622762.814145
[03/23 21:52:42     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:52:42     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.013, REAL:0.008, MEM:3055.8M, EPOCH TIME: 1679622762.822486
[03/23 21:52:42     79s]     ClockRefiner summary
[03/23 21:52:42     79s]     All clock instances: Moved 22, flipped 11 and cell swapped 0 (out of a total of 739).
[03/23 21:52:42     79s]     The largest move was 7.2 um for CTS_ccl_a_inv_00021.
[03/23 21:52:42     79s]     Non-sink clock instances: Moved 5, flipped 0 and cell swapped 0 (out of a total of 23).
[03/23 21:52:42     79s]     The largest move was 7.2 um for CTS_ccl_a_inv_00021.
[03/23 21:52:42     79s]     Clock sinks: Moved 17, flipped 11 and cell swapped 0 (out of a total of 716).
[03/23 21:52:42     79s]     The largest move was 3.6 um for buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG176_S1.
[03/23 21:52:42     79s]     Revert refine place priority changes on 0 instances.
[03/23 21:52:42     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:3055.8M, EPOCH TIME: 1679622762.827160
[03/23 21:52:42     79s] Processing tracks to init pin-track alignment.
[03/23 21:52:42     79s] z: 2, totalTracks: 1
[03/23 21:52:42     79s] z: 4, totalTracks: 1
[03/23 21:52:42     79s] z: 6, totalTracks: 1
[03/23 21:52:42     79s] z: 8, totalTracks: 1
[03/23 21:52:42     79s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:42     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3055.8M, EPOCH TIME: 1679622762.830771
[03/23 21:52:42     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] 
[03/23 21:52:42     79s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:42     79s] OPERPROF:     Starting CMU at level 3, MEM:3119.8M, EPOCH TIME: 1679622762.850027
[03/23 21:52:42     79s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3151.8M, EPOCH TIME: 1679622762.854225
[03/23 21:52:42     79s] 
[03/23 21:52:42     79s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:42     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.025, MEM:3055.8M, EPOCH TIME: 1679622762.855744
[03/23 21:52:42     79s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3055.8M, EPOCH TIME: 1679622762.855858
[03/23 21:52:42     79s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3055.8M, EPOCH TIME: 1679622762.858616
[03/23 21:52:42     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3055.8MB).
[03/23 21:52:42     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:3055.8M, EPOCH TIME: 1679622762.859471
[03/23 21:52:42     79s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 21:52:42     79s]     Disconnecting clock tree from netlist...
[03/23 21:52:42     79s]     Disconnecting clock tree from netlist done.
[03/23 21:52:42     79s]     Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:52:42     79s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3055.8M, EPOCH TIME: 1679622762.861624
[03/23 21:52:42     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     79s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.009, REAL:0.005, MEM:3055.8M, EPOCH TIME: 1679622762.866626
[03/23 21:52:42     79s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:42     79s]     Leaving CCOpt scope - Initializing placement interface...
[03/23 21:52:42     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:3055.8M, EPOCH TIME: 1679622762.867124
[03/23 21:52:42     79s] Processing tracks to init pin-track alignment.
[03/23 21:52:42     79s] z: 2, totalTracks: 1
[03/23 21:52:42     79s] z: 4, totalTracks: 1
[03/23 21:52:42     79s] z: 6, totalTracks: 1
[03/23 21:52:42     79s] z: 8, totalTracks: 1
[03/23 21:52:42     79s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:42     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3055.8M, EPOCH TIME: 1679622762.872067
[03/23 21:52:42     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     80s] 
[03/23 21:52:42     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:42     80s] OPERPROF:     Starting CMU at level 3, MEM:3119.8M, EPOCH TIME: 1679622762.902942
[03/23 21:52:42     80s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:3151.8M, EPOCH TIME: 1679622762.906854
[03/23 21:52:42     80s] 
[03/23 21:52:42     80s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:42     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.036, MEM:3055.8M, EPOCH TIME: 1679622762.908034
[03/23 21:52:42     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3055.8M, EPOCH TIME: 1679622762.908119
[03/23 21:52:42     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3055.8M, EPOCH TIME: 1679622762.910217
[03/23 21:52:42     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3055.8MB).
[03/23 21:52:42     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.044, MEM:3055.8M, EPOCH TIME: 1679622762.910746
[03/23 21:52:42     80s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:42     80s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:52:42     80s] End AAE Lib Interpolated Model. (MEM=3055.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:42     80s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:42     80s]     
[03/23 21:52:42     80s]     Clock tree legalization - Histogram:
[03/23 21:52:42     80s]     ====================================
[03/23 21:52:42     80s]     
[03/23 21:52:42     80s]     --------------------------------
[03/23 21:52:42     80s]     Movement (um)    Number of cells
[03/23 21:52:42     80s]     --------------------------------
[03/23 21:52:42     80s]     [0.4,2.1)               2
[03/23 21:52:42     80s]     [2.1,3.8)               0
[03/23 21:52:42     80s]     [3.8,5.5)               0
[03/23 21:52:42     80s]     [5.5,7.2)               3
[03/23 21:52:42     80s]     --------------------------------
[03/23 21:52:42     80s]     
[03/23 21:52:42     80s]     
[03/23 21:52:42     80s]     Clock tree legalization - Top 10 Movements:
[03/23 21:52:42     80s]     ===========================================
[03/23 21:52:42     80s]     
[03/23 21:52:42     80s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     80s]     Movement (um)    Desired              Achieved             Node
[03/23 21:52:42     80s]                      location             location             
[03/23 21:52:42     80s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     80s]          7.2         (158.600,266.200)    (158.600,259.000)    CTS_ccl_a_inv_00019 (a lib_cell CLKINVX20TR) at (158.600,259.000), in power domain auto-default
[03/23 21:52:42     80s]          7.2         (78.600,129.400)     (78.600,122.200)     CTS_ccl_a_inv_00021 (a lib_cell CLKINVX20TR) at (78.600,122.200), in power domain auto-default
[03/23 21:52:42     80s]          6.4         (54.600,129.400)     (48.200,129.400)     CTS_ccl_a_inv_00012 (a lib_cell CLKINVX12TR) at (48.200,129.400), in power domain auto-default
[03/23 21:52:42     80s]          1.2         (158.600,331.000)    (159.800,331.000)    CTS_ccl_a_inv_00008 (a lib_cell CLKINVX20TR) at (159.800,331.000), in power domain auto-default
[03/23 21:52:42     80s]          0.4         (165.800,266.200)    (166.200,266.200)    CTS_ccl_a_inv_00009 (a lib_cell CLKINVX20TR) at (166.200,266.200), in power domain auto-default
[03/23 21:52:42     80s]          0           (161.700,269.030)    (161.700,269.030)    CTS_ccl_a_inv_00017 (a lib_cell CLKINVX20TR) at (158.600,266.200), in power domain auto-default
[03/23 21:52:42     80s]          0           (161.700,261.830)    (161.700,261.830)    CTS_ccl_a_inv_00019 (a lib_cell CLKINVX20TR) at (158.600,259.000), in power domain auto-default
[03/23 21:52:42     80s]          0           (81.700,125.030)     (81.700,125.030)     CTS_ccl_a_inv_00021 (a lib_cell CLKINVX20TR) at (78.600,122.200), in power domain auto-default
[03/23 21:52:42     80s]          0           (21.300,9.830)       (21.300,9.830)       CTS_ccl_a_inv_00022 (a lib_cell CLKINVX20TR) at (18.200,7.000), in power domain auto-default
[03/23 21:52:42     80s]          0           (10.100,9.830)       (10.100,9.830)       CTS_ccl_inv_00023 (a lib_cell CLKINVX20TR) at (7.000,7.000), in power domain auto-default
[03/23 21:52:42     80s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     80s]     
[03/23 21:52:42     80s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.3)
[03/23 21:52:42     80s]     Clock DAG stats after 'Clustering':
[03/23 21:52:42     80s]       cell counts      : b=0, i=23, icg=0, dcg=0, l=0, total=23
[03/23 21:52:42     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:42     80s]       misc counts      : r=1, pp=0
[03/23 21:52:42     80s]       cell areas       : b=0.000um^2, i=449.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=449.280um^2
[03/23 21:52:42     80s]       cell capacitance : b=0.000pF, i=0.622pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.622pF
[03/23 21:52:42     80s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:42     80s]       wire capacitance : top=0.000pF, trunk=0.196pF, leaf=1.035pF, total=1.231pF
[03/23 21:52:42     80s]       wire lengths     : top=0.000um, trunk=1308.002um, leaf=6284.999um, total=7593.001um
[03/23 21:52:42     80s]       hp wire lengths  : top=0.000um, trunk=987.600um, leaf=2362.000um, total=3349.600um
[03/23 21:52:42     80s]     Clock DAG net violations after 'Clustering':
[03/23 21:52:42     80s]       Remaining Transition : {count=1, worst=[0.067ns]} avg=0.067ns sd=0.000ns sum=0.067ns
[03/23 21:52:42     80s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/23 21:52:42     80s]       Trunk : target=0.100ns count=10 avg=0.071ns sd=0.037ns min=0.038ns max=0.168ns {4 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 21:52:42     80s]       Leaf  : target=0.100ns count=14 avg=0.090ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 10 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
[03/23 21:52:42     80s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/23 21:52:42     80s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 
[03/23 21:52:42     80s]     Clock DAG hash after 'Clustering': 6167710194240794135 6243835252259073835
[03/23 21:52:42     80s]     CTS services accumulated run-time stats after 'Clustering':
[03/23 21:52:42     80s]       delay calculator: calls=8023, total_wall_time=0.162s, mean_wall_time=0.020ms
[03/23 21:52:42     80s]       legalizer: calls=339, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 21:52:42     80s]       steiner router: calls=7923, total_wall_time=0.249s, mean_wall_time=0.031ms
[03/23 21:52:42     80s]     Primary reporting skew groups after 'Clustering':
[03/23 21:52:42     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.272, max=0.312, avg=0.298, sd=0.011], skew [0.041 vs 0.100], 100% {0.272, 0.312} (wid=0.044 ws=0.033) (gid=0.279 gs=0.019)
[03/23 21:52:42     80s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:42     80s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG525_S1/CK
[03/23 21:52:42     80s]     Skew group summary after 'Clustering':
[03/23 21:52:42     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.272, max=0.312, avg=0.298, sd=0.011], skew [0.041 vs 0.100], 100% {0.272, 0.312} (wid=0.044 ws=0.033) (gid=0.279 gs=0.019)
[03/23 21:52:42     80s]     Legalizer API calls during this step: 339 succeeded with high effort: 339 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:42     80s]   Clustering done. (took cpu=0:00:01.2 real=0:00:00.8)
[03/23 21:52:42     80s]   
[03/23 21:52:42     80s]   Post-Clustering Statistics Report
[03/23 21:52:42     80s]   =================================
[03/23 21:52:42     80s]   
[03/23 21:52:42     80s]   Fanout Statistics:
[03/23 21:52:42     80s]   
[03/23 21:52:42     80s]   -------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     80s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/23 21:52:42     80s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/23 21:52:42     80s]   -------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     80s]   Trunk        11       2.182       1         4        1.168      {4 <= 1, 3 <= 2, 2 <= 3, 2 <= 4}
[03/23 21:52:42     80s]   Leaf         14      51.143      27        61        9.742      {1 <= 33, 1 <= 40, 1 <= 47, 4 <= 54, 7 <= 61}
[03/23 21:52:42     80s]   -------------------------------------------------------------------------------------------------------------
[03/23 21:52:42     80s]   
[03/23 21:52:42     80s]   Clustering Failure Statistics:
[03/23 21:52:42     80s]   
[03/23 21:52:42     80s]   ----------------------------------------------
[03/23 21:52:42     80s]   Net Type    Clusters    Clusters    Transition
[03/23 21:52:42     80s]               Tried       Failed      Failures
[03/23 21:52:42     80s]   ----------------------------------------------
[03/23 21:52:42     80s]   Trunk          19           6            6
[03/23 21:52:42     80s]   Leaf          109          27           27
[03/23 21:52:42     80s]   ----------------------------------------------
[03/23 21:52:42     80s]   
[03/23 21:52:42     80s]   Clustering Partition Statistics:
[03/23 21:52:42     80s]   
[03/23 21:52:42     80s]   -------------------------------------------------------------------------------------
[03/23 21:52:42     80s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[03/23 21:52:42     80s]               Fraction    Fraction    Count        Size       Size    Size    Size
[03/23 21:52:42     80s]   -------------------------------------------------------------------------------------
[03/23 21:52:42     80s]   Trunk        0.000       1.000          5          4.400      1      14       5.505
[03/23 21:52:42     80s]   Leaf         0.000       1.000          1        716.000    716     716       0.000
[03/23 21:52:42     80s]   -------------------------------------------------------------------------------------
[03/23 21:52:42     80s]   
[03/23 21:52:42     80s]   
[03/23 21:52:42     80s]   Looking for fanout violations...
[03/23 21:52:42     80s]   Looking for fanout violations done.
[03/23 21:52:42     80s]   CongRepair After Initial Clustering...
[03/23 21:52:42     80s]   Reset timing graph...
[03/23 21:52:42     80s] Ignoring AAE DB Resetting ...
[03/23 21:52:42     80s]   Reset timing graph done.
[03/23 21:52:42     80s]   Leaving CCOpt scope - Early Global Route...
[03/23 21:52:42     80s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3284.7M, EPOCH TIME: 1679622762.961592
[03/23 21:52:42     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 21:52:42     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     80s] All LLGs are deleted
[03/23 21:52:42     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:42     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3284.7M, EPOCH TIME: 1679622762.966034
[03/23 21:52:42     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3284.7M, EPOCH TIME: 1679622762.966314
[03/23 21:52:42     80s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.012, REAL:0.007, MEM:3056.7M, EPOCH TIME: 1679622762.968582
[03/23 21:52:42     80s]   Clock implementation routing...
[03/23 21:52:42     80s] Net route status summary:
[03/23 21:52:42     80s]   Clock:        24 (unrouted=24, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:42     80s]   Non-clock:  5615 (unrouted=2950, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2950, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:43     80s]     Routing using eGR only...
[03/23 21:52:43     80s]       Early Global Route - eGR only step...
[03/23 21:52:43     80s] (ccopt eGR): There are 24 nets to be routed. 0 nets have skip routing designation.
[03/23 21:52:43     80s] (ccopt eGR): There are 24 nets for routing of which 24 have one or more fixed wires.
[03/23 21:52:43     80s] (ccopt eGR): Start to route 24 all nets
[03/23 21:52:43     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:43     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:43     80s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      ================== Layers ==================
[03/23 21:52:43     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:43     80s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:52:43     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:43     80s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:43     80s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:52:43     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:43     80s] (I)      Started Import and model ( Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:43     80s] (I)      == Non-default Options ==
[03/23 21:52:43     80s] (I)      Clean congestion better                            : true
[03/23 21:52:43     80s] (I)      Estimate vias on DPT layer                         : true
[03/23 21:52:43     80s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 21:52:43     80s] (I)      Layer constraints as soft constraints              : true
[03/23 21:52:43     80s] (I)      Soft top layer                                     : true
[03/23 21:52:43     80s] (I)      Skip prospective layer relax nets                  : true
[03/23 21:52:43     80s] (I)      Better NDR handling                                : true
[03/23 21:52:43     80s] (I)      Improved NDR modeling in LA                        : true
[03/23 21:52:43     80s] (I)      Routing cost fix for NDR handling                  : true
[03/23 21:52:43     80s] (I)      Block tracks for preroutes                         : true
[03/23 21:52:43     80s] (I)      Assign IRoute by net group key                     : true
[03/23 21:52:43     80s] (I)      Block unroutable channels                          : true
[03/23 21:52:43     80s] (I)      Block unroutable channels 3D                       : true
[03/23 21:52:43     80s] (I)      Bound layer relaxed segment wl                     : true
[03/23 21:52:43     80s] (I)      Blocked pin reach length threshold                 : 2
[03/23 21:52:43     80s] (I)      Check blockage within NDR space in TA              : true
[03/23 21:52:43     80s] (I)      Skip must join for term with via pillar            : true
[03/23 21:52:43     80s] (I)      Model find APA for IO pin                          : true
[03/23 21:52:43     80s] (I)      On pin location for off pin term                   : true
[03/23 21:52:43     80s] (I)      Handle EOL spacing                                 : true
[03/23 21:52:43     80s] (I)      Merge PG vias by gap                               : true
[03/23 21:52:43     80s] (I)      Maximum routing layer                              : 4
[03/23 21:52:43     80s] (I)      Route selected nets only                           : true
[03/23 21:52:43     80s] (I)      Refine MST                                         : true
[03/23 21:52:43     80s] (I)      Honor PRL                                          : true
[03/23 21:52:43     80s] (I)      Strong congestion aware                            : true
[03/23 21:52:43     80s] (I)      Improved initial location for IRoutes              : true
[03/23 21:52:43     80s] (I)      Multi panel TA                                     : true
[03/23 21:52:43     80s] (I)      Penalize wire overlap                              : true
[03/23 21:52:43     80s] (I)      Expand small instance blockage                     : true
[03/23 21:52:43     80s] (I)      Reduce via in TA                                   : true
[03/23 21:52:43     80s] (I)      SS-aware routing                                   : true
[03/23 21:52:43     80s] (I)      Improve tree edge sharing                          : true
[03/23 21:52:43     80s] (I)      Improve 2D via estimation                          : true
[03/23 21:52:43     80s] (I)      Refine Steiner tree                                : true
[03/23 21:52:43     80s] (I)      Build spine tree                                   : true
[03/23 21:52:43     80s] (I)      Model pass through capacity                        : true
[03/23 21:52:43     80s] (I)      Extend blockages by a half GCell                   : true
[03/23 21:52:43     80s] (I)      Consider pin shapes                                : true
[03/23 21:52:43     80s] (I)      Consider pin shapes for all nodes                  : true
[03/23 21:52:43     80s] (I)      Consider NR APA                                    : true
[03/23 21:52:43     80s] (I)      Consider IO pin shape                              : true
[03/23 21:52:43     80s] (I)      Fix pin connection bug                             : true
[03/23 21:52:43     80s] (I)      Consider layer RC for local wires                  : true
[03/23 21:52:43     80s] (I)      Route to clock mesh pin                            : true
[03/23 21:52:43     80s] (I)      LA-aware pin escape length                         : 2
[03/23 21:52:43     80s] (I)      Connect multiple ports                             : true
[03/23 21:52:43     80s] (I)      Split for must join                                : true
[03/23 21:52:43     80s] (I)      Number of threads                                  : 6
[03/23 21:52:43     80s] (I)      Routing effort level                               : 10000
[03/23 21:52:43     80s] (I)      Prefer layer length threshold                      : 8
[03/23 21:52:43     80s] (I)      Overflow penalty cost                              : 10
[03/23 21:52:43     80s] (I)      A-star cost                                        : 0.300000
[03/23 21:52:43     80s] (I)      Misalignment cost                                  : 10.000000
[03/23 21:52:43     80s] (I)      Threshold for short IRoute                         : 6
[03/23 21:52:43     80s] (I)      Via cost during post routing                       : 1.000000
[03/23 21:52:43     80s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 21:52:43     80s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 21:52:43     80s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 21:52:43     80s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 21:52:43     80s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 21:52:43     80s] (I)      PG-aware similar topology routing                  : true
[03/23 21:52:43     80s] (I)      Maze routing via cost fix                          : true
[03/23 21:52:43     80s] (I)      Apply PRL on PG terms                              : true
[03/23 21:52:43     80s] (I)      Apply PRL on obs objects                           : true
[03/23 21:52:43     80s] (I)      Handle range-type spacing rules                    : true
[03/23 21:52:43     80s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 21:52:43     80s] (I)      Parallel spacing query fix                         : true
[03/23 21:52:43     80s] (I)      Force source to root IR                            : true
[03/23 21:52:43     80s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 21:52:43     80s] (I)      Do not relax to DPT layer                          : true
[03/23 21:52:43     80s] (I)      No DPT in post routing                             : true
[03/23 21:52:43     80s] (I)      Modeling PG via merging fix                        : true
[03/23 21:52:43     80s] (I)      Shield aware TA                                    : true
[03/23 21:52:43     80s] (I)      Strong shield aware TA                             : true
[03/23 21:52:43     80s] (I)      Overflow calculation fix in LA                     : true
[03/23 21:52:43     80s] (I)      Post routing fix                                   : true
[03/23 21:52:43     80s] (I)      Strong post routing                                : true
[03/23 21:52:43     80s] (I)      Access via pillar from top                         : true
[03/23 21:52:43     80s] (I)      NDR via pillar fix                                 : true
[03/23 21:52:43     80s] (I)      Violation on path threshold                        : 1
[03/23 21:52:43     80s] (I)      Pass through capacity modeling                     : true
[03/23 21:52:43     80s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 21:52:43     80s] (I)      Select term pin box for io pin                     : true
[03/23 21:52:43     80s] (I)      Penalize NDR sharing                               : true
[03/23 21:52:43     80s] (I)      Enable special modeling                            : false
[03/23 21:52:43     80s] (I)      Keep fixed segments                                : true
[03/23 21:52:43     80s] (I)      Reorder net groups by key                          : true
[03/23 21:52:43     80s] (I)      Increase net scenic ratio                          : true
[03/23 21:52:43     80s] (I)      Method to set GCell size                           : row
[03/23 21:52:43     80s] (I)      Connect multiple ports and must join fix           : true
[03/23 21:52:43     80s] (I)      Avoid high resistance layers                       : true
[03/23 21:52:43     80s] (I)      Model find APA for IO pin fix                      : true
[03/23 21:52:43     80s] (I)      Avoid connecting non-metal layers                  : true
[03/23 21:52:43     80s] (I)      Use track pitch for NDR                            : true
[03/23 21:52:43     80s] (I)      Enable layer relax to lower layer                  : true
[03/23 21:52:43     80s] (I)      Enable layer relax to upper layer                  : true
[03/23 21:52:43     80s] (I)      Top layer relaxation fix                           : true
[03/23 21:52:43     80s] (I)      Handle non-default track width                     : false
[03/23 21:52:43     80s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:52:43     80s] (I)      Use row-based GCell size
[03/23 21:52:43     80s] (I)      Use row-based GCell align
[03/23 21:52:43     80s] (I)      layer 0 area = 89000
[03/23 21:52:43     80s] (I)      layer 1 area = 120000
[03/23 21:52:43     80s] (I)      layer 2 area = 120000
[03/23 21:52:43     80s] (I)      layer 3 area = 120000
[03/23 21:52:43     80s] (I)      GCell unit size   : 3600
[03/23 21:52:43     80s] (I)      GCell multiplier  : 1
[03/23 21:52:43     80s] (I)      GCell row height  : 3600
[03/23 21:52:43     80s] (I)      Actual row height : 3600
[03/23 21:52:43     80s] (I)      GCell align ref   : 7000 7000
[03/23 21:52:43     80s] [NR-eGR] Track table information for default rule: 
[03/23 21:52:43     80s] [NR-eGR] M1 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] M2 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] M3 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] M4 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] M5 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] M6 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] MQ has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] LM has single uniform track structure
[03/23 21:52:43     80s] (I)      ============== Default via ===============
[03/23 21:52:43     80s] (I)      +---+------------------+-----------------+
[03/23 21:52:43     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:52:43     80s] (I)      +---+------------------+-----------------+
[03/23 21:52:43     80s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:52:43     80s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:52:43     80s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:52:43     80s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:52:43     80s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:52:43     80s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:52:43     80s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:52:43     80s] (I)      +---+------------------+-----------------+
[03/23 21:52:43     80s] [NR-eGR] Read 74 PG shapes
[03/23 21:52:43     80s] [NR-eGR] Read 0 clock shapes
[03/23 21:52:43     80s] [NR-eGR] Read 0 other shapes
[03/23 21:52:43     80s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:52:43     80s] [NR-eGR] #Instance Blockages : 0
[03/23 21:52:43     80s] [NR-eGR] #PG Blockages       : 74
[03/23 21:52:43     80s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:52:43     80s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:52:43     80s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:52:43     80s] [NR-eGR] #Other Blockages    : 0
[03/23 21:52:43     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:52:43     80s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 21:52:43     80s] [NR-eGR] Read 2689 nets ( ignored 2665 )
[03/23 21:52:43     80s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 21:52:43     80s] (I)      early_global_route_priority property id does not exist.
[03/23 21:52:43     80s] (I)      Read Num Blocks=4103  Num Prerouted Wires=0  Num CS=0
[03/23 21:52:43     80s] (I)      Layer 1 (V) : #blockages 1429 : #preroutes 0
[03/23 21:52:43     80s] (I)      Layer 2 (H) : #blockages 2034 : #preroutes 0
[03/23 21:52:43     80s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 21:52:43     80s] (I)      Moved 1 terms for better access 
[03/23 21:52:43     80s] (I)      Number of ignored nets                =      0
[03/23 21:52:43     80s] (I)      Number of connected nets              =      0
[03/23 21:52:43     80s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of clock nets                  =     24.  Ignored: No
[03/23 21:52:43     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:52:43     80s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:52:43     80s] [NR-eGR] There are 24 clock nets ( 24 with NDR ).
[03/23 21:52:43     80s] (I)      Ndr track 0 does not exist
[03/23 21:52:43     80s] (I)      Ndr track 0 does not exist
[03/23 21:52:43     80s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:52:43     80s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:52:43     80s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:52:43     80s] (I)      Site width          :   400  (dbu)
[03/23 21:52:43     80s] (I)      Row height          :  3600  (dbu)
[03/23 21:52:43     80s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:52:43     80s] (I)      GCell width         :  3600  (dbu)
[03/23 21:52:43     80s] (I)      GCell height        :  3600  (dbu)
[03/23 21:52:43     80s] (I)      Grid                :    83   111     4
[03/23 21:52:43     80s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:52:43     80s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:52:43     80s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:52:43     80s] (I)      Default wire width  :   160   200   200   200
[03/23 21:52:43     80s] (I)      Default wire space  :   160   200   200   200
[03/23 21:52:43     80s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:52:43     80s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:52:43     80s] (I)      First track coord   :   400   400   400   400
[03/23 21:52:43     80s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:52:43     80s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:52:43     80s] (I)      Num of masks        :     1     1     1     1
[03/23 21:52:43     80s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:52:43     80s] (I)      --------------------------------------------------------
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s] [NR-eGR] ============ Routing rule table ============
[03/23 21:52:43     80s] [NR-eGR] Rule id: 0  Nets: 24
[03/23 21:52:43     80s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 21:52:43     80s] (I)                    Layer    2    3    4 
[03/23 21:52:43     80s] (I)                    Pitch  800  800  800 
[03/23 21:52:43     80s] (I)             #Used tracks    2    2    2 
[03/23 21:52:43     80s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:43     80s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 21:52:43     80s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:52:43     80s] (I)                    Layer    2    3    4 
[03/23 21:52:43     80s] (I)                    Pitch  400  400  400 
[03/23 21:52:43     80s] (I)             #Used tracks    1    1    1 
[03/23 21:52:43     80s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:43     80s] [NR-eGR] ========================================
[03/23 21:52:43     80s] [NR-eGR] 
[03/23 21:52:43     80s] (I)      =============== Blocked Tracks ===============
[03/23 21:52:43     80s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:43     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:52:43     80s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:43     80s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:52:43     80s] (I)      |     2 |   83139 |    18931 |        22.77% |
[03/23 21:52:43     80s] (I)      |     3 |   82917 |    37827 |        45.62% |
[03/23 21:52:43     80s] (I)      |     4 |   83139 |    38031 |        45.74% |
[03/23 21:52:43     80s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:43     80s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3048.75 MB )
[03/23 21:52:43     80s] (I)      Reset routing kernel
[03/23 21:52:43     80s] (I)      Started Global Routing ( Curr Mem: 3048.75 MB )
[03/23 21:52:43     80s] (I)      totalPins=763  totalGlobalPin=763 (100.00%)
[03/23 21:52:43     80s] (I)      total 2D Cap : 100261 = (49889 H, 50372 V)
[03/23 21:52:43     80s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [3, 4]
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1a Route ============
[03/23 21:52:43     80s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 163
[03/23 21:52:43     80s] (I)      Usage: 2115 = (998 H, 1117 V) = (2.00% H, 2.22% V) = (3.593e+03um H, 4.021e+03um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1b Route ============
[03/23 21:52:43     80s] (I)      Usage: 2115 = (998 H, 1117 V) = (2.00% H, 2.22% V) = (3.593e+03um H, 4.021e+03um V)
[03/23 21:52:43     80s] (I)      Overflow of layer group 1: 1.74% H + 2.21% V. EstWL: 7.614000e+03um
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1c Route ============
[03/23 21:52:43     80s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:43     80s] (I)      Usage: 2115 = (998 H, 1117 V) = (2.00% H, 2.22% V) = (3.593e+03um H, 4.021e+03um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1d Route ============
[03/23 21:52:43     80s] (I)      Usage: 2149 = (1026 H, 1123 V) = (2.06% H, 2.23% V) = (3.694e+03um H, 4.043e+03um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1e Route ============
[03/23 21:52:43     80s] (I)      Usage: 2149 = (1026 H, 1123 V) = (2.06% H, 2.23% V) = (3.694e+03um H, 4.043e+03um V)
[03/23 21:52:43     80s] [NR-eGR] Early Global Route overflow of layer group 1: 1.73% H + 2.19% V. EstWL: 7.736400e+03um
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1f Route ============
[03/23 21:52:43     80s] (I)      Usage: 2477 = (1235 H, 1242 V) = (2.48% H, 2.47% V) = (4.446e+03um H, 4.471e+03um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1g Route ============
[03/23 21:52:43     80s] (I)      Usage: 1222 = (605 H, 617 V) = (1.21% H, 1.22% V) = (2.178e+03um H, 2.221e+03um V)
[03/23 21:52:43     80s] (I)      #Nets         : 24
[03/23 21:52:43     80s] (I)      #Relaxed nets : 23
[03/23 21:52:43     80s] (I)      Wire length   : 3
[03/23 21:52:43     80s] [NR-eGR] Create a new net group with 23 nets and layer range [2, 4]
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1h Route ============
[03/23 21:52:43     80s] (I)      Usage: 1219 = (603 H, 616 V) = (1.21% H, 1.22% V) = (2.171e+03um H, 2.218e+03um V)
[03/23 21:52:43     80s] (I)      total 2D Cap : 181243 = (49889 H, 131354 V)
[03/23 21:52:43     80s] [NR-eGR] Layer group 2: route 23 net(s) in layer range [2, 4]
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1a Route ============
[03/23 21:52:43     80s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 166
[03/23 21:52:43     80s] (I)      Usage: 4595 = (2146 H, 2449 V) = (4.30% H, 1.86% V) = (7.726e+03um H, 8.816e+03um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1b Route ============
[03/23 21:52:43     80s] (I)      Usage: 4595 = (2146 H, 2449 V) = (4.30% H, 1.86% V) = (7.726e+03um H, 8.816e+03um V)
[03/23 21:52:43     80s] (I)      Overflow of layer group 2: 1.68% H + 0.00% V. EstWL: 1.654200e+04um
[03/23 21:52:43     80s] (I)      Congestion metric : 1.68%H 0.00%V, 1.68%HV
[03/23 21:52:43     80s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1c Route ============
[03/23 21:52:43     80s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:43     80s] (I)      Usage: 4560 = (2146 H, 2414 V) = (4.30% H, 1.84% V) = (7.726e+03um H, 8.690e+03um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1d Route ============
[03/23 21:52:43     80s] (I)      Usage: 5224 = (2043 H, 3181 V) = (4.10% H, 2.42% V) = (7.355e+03um H, 1.145e+04um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1e Route ============
[03/23 21:52:43     80s] (I)      Usage: 5312 = (2043 H, 3269 V) = (4.10% H, 2.49% V) = (7.355e+03um H, 1.177e+04um V)
[03/23 21:52:43     80s] [NR-eGR] Early Global Route overflow of layer group 2: 2.06% H + 0.00% V. EstWL: 1.912320e+04um
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1f Route ============
[03/23 21:52:43     80s] (I)      Usage: 5271 = (2019 H, 3252 V) = (4.05% H, 2.48% V) = (7.268e+03um H, 1.171e+04um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1g Route ============
[03/23 21:52:43     80s] (I)      Usage: 5086 = (2005 H, 3081 V) = (4.02% H, 2.35% V) = (7.218e+03um H, 1.109e+04um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1h Route ============
[03/23 21:52:43     80s] (I)      Usage: 5081 = (2000 H, 3081 V) = (4.01% H, 2.35% V) = (7.200e+03um H, 1.109e+04um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:52:43     80s] [NR-eGR]                        OverCon           OverCon            
[03/23 21:52:43     80s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 21:52:43     80s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 21:52:43     80s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:43     80s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:43     80s] [NR-eGR]      M3 ( 3)        17( 0.19%)         1( 0.01%)   ( 0.20%) 
[03/23 21:52:43     80s] [NR-eGR]      M4 ( 4)        15( 0.17%)         1( 0.01%)   ( 0.18%) 
[03/23 21:52:43     80s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR]        Total        32( 0.12%)         2( 0.01%)   ( 0.13%) 
[03/23 21:52:43     80s] [NR-eGR] 
[03/23 21:52:43     80s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.28 sec, Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      total 2D Cap : 196526 = (60167 H, 136359 V)
[03/23 21:52:43     80s] [NR-eGR] Overflow after Early Global Route 0.20% H + 0.00% V
[03/23 21:52:43     80s] (I)      ============= Track Assignment ============
[03/23 21:52:43     80s] (I)      Started Track Assignment (6T) ( Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:52:43     80s] (I)      Run Multi-thread track assignment
[03/23 21:52:43     80s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      Started Export ( Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] [NR-eGR]             Length (um)   Vias 
[03/23 21:52:43     80s] [NR-eGR] -------------------------------
[03/23 21:52:43     80s] [NR-eGR]  M1  (1H)             0   9450 
[03/23 21:52:43     80s] [NR-eGR]  M2  (2V)         40401  15009 
[03/23 21:52:43     80s] [NR-eGR]  M3  (3H)         39155    897 
[03/23 21:52:43     80s] [NR-eGR]  M4  (4V)          6554      0 
[03/23 21:52:43     80s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:52:43     80s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:52:43     80s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:52:43     80s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:52:43     80s] [NR-eGR] -------------------------------
[03/23 21:52:43     80s] [NR-eGR]      Total        86110  25356 
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR] Total half perimeter of net bounding box: 68606um
[03/23 21:52:43     80s] [NR-eGR] Total length: 86110um, number of vias: 25356
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR] Total eGR-routed clock nets wire length: 9263um, number of vias: 2449
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR] Report for selected net(s) only.
[03/23 21:52:43     80s] [NR-eGR]             Length (um)  Vias 
[03/23 21:52:43     80s] [NR-eGR] ------------------------------
[03/23 21:52:43     80s] [NR-eGR]  M1  (1H)             0   762 
[03/23 21:52:43     80s] [NR-eGR]  M2  (2V)          3293  1191 
[03/23 21:52:43     80s] [NR-eGR]  M3  (3H)          3144   496 
[03/23 21:52:43     80s] [NR-eGR]  M4  (4V)          2826     0 
[03/23 21:52:43     80s] [NR-eGR]  M5  (5H)             0     0 
[03/23 21:52:43     80s] [NR-eGR]  M6  (6V)             0     0 
[03/23 21:52:43     80s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 21:52:43     80s] [NR-eGR]  LM  (8V)             0     0 
[03/23 21:52:43     80s] [NR-eGR] ------------------------------
[03/23 21:52:43     80s] [NR-eGR]      Total         9263  2449 
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR] Total half perimeter of net bounding box: 3381um
[03/23 21:52:43     80s] [NR-eGR] Total length: 9263um, number of vias: 2449
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR] Total routed clock nets wire length: 9263um, number of vias: 2449
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:43     80s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.36 sec, Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      ======================================= Runtime Summary =======================================
[03/23 21:52:43     80s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 21:52:43     80s] (I)      -----------------------------------------------------------------------------------------------
[03/23 21:52:43     80s] (I)       Early Global Route kernel                   100.00%  51.84 sec  52.20 sec  0.36 sec  0.43 sec 
[03/23 21:52:43     80s] (I)       +-Import and model                           11.04%  51.85 sec  51.89 sec  0.04 sec  0.04 sec 
[03/23 21:52:43     80s] (I)       | +-Create place DB                           1.99%  51.85 sec  51.85 sec  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)       | | +-Import place data                       1.96%  51.85 sec  51.85 sec  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)       | | | +-Read instances and placement          0.69%  51.85 sec  51.85 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Read nets                             1.17%  51.85 sec  51.85 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | +-Create route DB                           6.59%  51.85 sec  51.88 sec  0.02 sec  0.02 sec 
[03/23 21:52:43     80s] (I)       | | +-Import route data (6T)                  5.48%  51.86 sec  51.88 sec  0.02 sec  0.02 sec 
[03/23 21:52:43     80s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.21%  51.86 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Read routing blockages              0.00%  51.86 sec  51.86 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Read instance blockages             0.19%  51.86 sec  51.86 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Read PG blockages                   0.49%  51.86 sec  51.86 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Read clock blockages                0.02%  51.86 sec  51.86 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Read other blockages                0.02%  51.86 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Read halo blockages                 0.01%  51.87 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Read boundary cut boxes             0.00%  51.87 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Read blackboxes                       0.02%  51.87 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Read prerouted                        0.26%  51.87 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Read unlegalized nets                 0.07%  51.87 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Read nets                             0.05%  51.87 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Set up via pillars                    0.00%  51.87 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Initialize 3D grid graph              0.06%  51.87 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Model blockage capacity               1.32%  51.87 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Initialize 3D capacity              1.18%  51.87 sec  51.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Move terms for access (6T)            0.53%  51.87 sec  51.88 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | +-Read aux data                             0.00%  51.88 sec  51.88 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | +-Others data preparation                   0.04%  51.88 sec  51.88 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | +-Create route kernel                       2.09%  51.88 sec  51.88 sec  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)       +-Global Routing                             78.45%  51.89 sec  52.17 sec  0.28 sec  0.34 sec 
[03/23 21:52:43     80s] (I)       | +-Initialization                            0.03%  51.89 sec  51.89 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | +-Net group 1                              30.82%  51.89 sec  52.00 sec  0.11 sec  0.14 sec 
[03/23 21:52:43     80s] (I)       | | +-Generate topology (6T)                  0.70%  51.89 sec  51.89 sec  0.00 sec  0.01 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1a                                1.24%  51.89 sec  51.90 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Pattern routing (6T)                  0.50%  51.89 sec  51.89 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.24%  51.89 sec  51.89 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1b                                0.67%  51.90 sec  51.90 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Monotonic routing (6T)                0.49%  51.90 sec  51.90 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1c                                0.53%  51.90 sec  51.90 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Two level Routing                     0.47%  51.90 sec  51.90 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Two Level Routing (Regular)         0.16%  51.90 sec  51.90 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  51.90 sec  51.90 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1d                               10.12%  51.90 sec  51.94 sec  0.04 sec  0.06 sec 
[03/23 21:52:43     80s] (I)       | | | +-Detoured routing (6T)                10.04%  51.90 sec  51.94 sec  0.04 sec  0.06 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1e                                0.24%  51.94 sec  51.94 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Route legalization                    0.18%  51.94 sec  51.94 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Legalize Blockage Violations        0.14%  51.94 sec  51.94 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1f                               14.66%  51.94 sec  51.99 sec  0.05 sec  0.05 sec 
[03/23 21:52:43     80s] (I)       | | | +-Congestion clean                     14.57%  51.94 sec  51.99 sec  0.05 sec  0.05 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1g                                0.81%  51.99 sec  51.99 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Post Routing                          0.71%  51.99 sec  51.99 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1h                                0.12%  52.00 sec  52.00 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Post Routing                          0.04%  52.00 sec  52.00 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Layer assignment (6T)                   0.65%  52.00 sec  52.00 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | +-Net group 2                              46.98%  52.00 sec  52.17 sec  0.17 sec  0.20 sec 
[03/23 21:52:43     80s] (I)       | | +-Generate topology (6T)                  0.32%  52.00 sec  52.00 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1a                                0.81%  52.00 sec  52.00 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Pattern routing (6T)                  0.47%  52.00 sec  52.00 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  52.00 sec  52.00 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Add via demand to 2D                  0.03%  52.00 sec  52.00 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1b                                0.74%  52.00 sec  52.01 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Monotonic routing (6T)                0.55%  52.00 sec  52.01 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1c                                0.46%  52.01 sec  52.01 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Two level Routing                     0.40%  52.01 sec  52.01 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Two Level Routing (Regular)         0.10%  52.01 sec  52.01 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  52.01 sec  52.01 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1d                               21.27%  52.01 sec  52.09 sec  0.08 sec  0.09 sec 
[03/23 21:52:43     80s] (I)       | | | +-Detoured routing (6T)                21.19%  52.01 sec  52.09 sec  0.08 sec  0.09 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1e                                0.27%  52.09 sec  52.09 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Route legalization                    0.20%  52.09 sec  52.09 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | | +-Legalize Blockage Violations        0.17%  52.09 sec  52.09 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1f                               16.44%  52.09 sec  52.15 sec  0.06 sec  0.06 sec 
[03/23 21:52:43     80s] (I)       | | | +-Congestion clean                     16.35%  52.09 sec  52.15 sec  0.06 sec  0.06 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1g                                1.50%  52.15 sec  52.15 sec  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)       | | | +-Post Routing                          1.41%  52.15 sec  52.15 sec  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)       | | +-Phase 1h                                0.93%  52.15 sec  52.16 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | | +-Post Routing                          0.85%  52.15 sec  52.16 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Layer assignment (6T)                   2.82%  52.16 sec  52.17 sec  0.01 sec  0.02 sec 
[03/23 21:52:43     80s] (I)       +-Export 3D cong map                          0.30%  52.17 sec  52.17 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | +-Export 2D cong map                        0.06%  52.17 sec  52.17 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       +-Extract Global 3D Wires                     0.02%  52.17 sec  52.17 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       +-Track Assignment (6T)                       1.63%  52.17 sec  52.18 sec  0.01 sec  0.02 sec 
[03/23 21:52:43     80s] (I)       | +-Initialization                            0.02%  52.17 sec  52.17 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | +-Track Assignment Kernel                   1.47%  52.17 sec  52.18 sec  0.01 sec  0.02 sec 
[03/23 21:52:43     80s] (I)       | +-Free Memory                               0.00%  52.18 sec  52.18 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       +-Export                                      6.09%  52.18 sec  52.20 sec  0.02 sec  0.03 sec 
[03/23 21:52:43     80s] (I)       | +-Export DB wires                           1.01%  52.18 sec  52.18 sec  0.00 sec  0.01 sec 
[03/23 21:52:43     80s] (I)       | | +-Export all nets (6T)                    0.45%  52.18 sec  52.18 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | | +-Set wire vias (6T)                      0.41%  52.18 sec  52.18 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       | +-Report wirelength                         4.24%  52.18 sec  52.20 sec  0.02 sec  0.02 sec 
[03/23 21:52:43     80s] (I)       | +-Update net boxes                          0.63%  52.20 sec  52.20 sec  0.00 sec  0.01 sec 
[03/23 21:52:43     80s] (I)       | +-Update timing                             0.00%  52.20 sec  52.20 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)       +-Postprocess design                          0.17%  52.20 sec  52.20 sec  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)      ======================= Summary by functions ========================
[03/23 21:52:43     80s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:52:43     80s] (I)      ---------------------------------------------------------------------
[03/23 21:52:43     80s] (I)        0  Early Global Route kernel           100.00%  0.36 sec  0.43 sec 
[03/23 21:52:43     80s] (I)        1  Global Routing                       78.45%  0.28 sec  0.34 sec 
[03/23 21:52:43     80s] (I)        1  Import and model                     11.04%  0.04 sec  0.04 sec 
[03/23 21:52:43     80s] (I)        1  Export                                6.09%  0.02 sec  0.03 sec 
[03/23 21:52:43     80s] (I)        1  Track Assignment (6T)                 1.63%  0.01 sec  0.02 sec 
[03/23 21:52:43     80s] (I)        1  Export 3D cong map                    0.30%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        1  Postprocess design                    0.17%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        2  Net group 2                          46.98%  0.17 sec  0.20 sec 
[03/23 21:52:43     80s] (I)        2  Net group 1                          30.82%  0.11 sec  0.14 sec 
[03/23 21:52:43     80s] (I)        2  Create route DB                       6.59%  0.02 sec  0.02 sec 
[03/23 21:52:43     80s] (I)        2  Report wirelength                     4.24%  0.02 sec  0.02 sec 
[03/23 21:52:43     80s] (I)        2  Create route kernel                   2.09%  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)        2  Create place DB                       1.99%  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)        2  Track Assignment Kernel               1.47%  0.01 sec  0.02 sec 
[03/23 21:52:43     80s] (I)        2  Export DB wires                       1.01%  0.00 sec  0.01 sec 
[03/23 21:52:43     80s] (I)        2  Update net boxes                      0.63%  0.00 sec  0.01 sec 
[03/23 21:52:43     80s] (I)        2  Export 2D cong map                    0.06%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        2  Initialization                        0.05%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        3  Phase 1d                             31.39%  0.11 sec  0.15 sec 
[03/23 21:52:43     80s] (I)        3  Phase 1f                             31.11%  0.11 sec  0.11 sec 
[03/23 21:52:43     80s] (I)        3  Import route data (6T)                5.48%  0.02 sec  0.02 sec 
[03/23 21:52:43     80s] (I)        3  Layer assignment (6T)                 3.47%  0.01 sec  0.02 sec 
[03/23 21:52:43     80s] (I)        3  Phase 1g                              2.31%  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)        3  Phase 1a                              2.05%  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)        3  Import place data                     1.96%  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)        3  Phase 1b                              1.41%  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)        3  Phase 1h                              1.05%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        3  Generate topology (6T)                1.01%  0.00 sec  0.01 sec 
[03/23 21:52:43     80s] (I)        3  Phase 1c                              0.99%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        3  Phase 1e                              0.52%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        3  Export all nets (6T)                  0.45%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        3  Set wire vias (6T)                    0.41%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Detoured routing (6T)                31.23%  0.11 sec  0.15 sec 
[03/23 21:52:43     80s] (I)        4  Congestion clean                     30.92%  0.11 sec  0.11 sec 
[03/23 21:52:43     80s] (I)        4  Post Routing                          3.02%  0.01 sec  0.01 sec 
[03/23 21:52:43     80s] (I)        4  Model blockage capacity               1.32%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Read nets                             1.23%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Read blockages ( Layer 2-4 )          1.21%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Monotonic routing (6T)                1.04%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Pattern routing (6T)                  0.97%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Two level Routing                     0.87%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Read instances and placement          0.69%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Move terms for access (6T)            0.53%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Route legalization                    0.38%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Pattern Routing Avoiding Blockages    0.37%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Read prerouted                        0.26%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Read unlegalized nets                 0.07%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Add via demand to 2D                  0.03%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Initialize 3D capacity                1.18%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Read PG blockages                     0.49%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Legalize Blockage Violations          0.32%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Two Level Routing (Strong)            0.32%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Two Level Routing (Regular)           0.27%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Read instance blockages               0.19%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 21:52:43     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:43     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:43     80s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
[03/23 21:52:43     80s]     Routing using eGR only done.
[03/23 21:52:43     80s] Net route status summary:
[03/23 21:52:43     80s]   Clock:        24 (unrouted=0, trialRouted=0, noStatus=0, routed=24, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:43     80s]   Non-clock:  5615 (unrouted=2950, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2950, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s] CCOPT: Done with clock implementation routing.
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s]   Clock implementation routing done.
[03/23 21:52:43     80s]   Fixed 24 wires.
[03/23 21:52:43     80s]   CCOpt: Starting congestion repair using flow wrapper...
[03/23 21:52:43     80s]     Congestion Repair...
[03/23 21:52:43     80s] *** IncrReplace #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:20.7/0:03:07.0 (0.4), mem = 3056.7M
[03/23 21:52:43     80s] Info: Disable timing driven in postCTS congRepair.
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s] Starting congRepair ...
[03/23 21:52:43     80s] User Input Parameters:
[03/23 21:52:43     80s] - Congestion Driven    : On
[03/23 21:52:43     80s] - Timing Driven        : Off
[03/23 21:52:43     80s] - Area-Violation Based : On
[03/23 21:52:43     80s] - Start Rollback Level : -5
[03/23 21:52:43     80s] - Legalized            : On
[03/23 21:52:43     80s] - Window Based         : Off
[03/23 21:52:43     80s] - eDen incr mode       : Off
[03/23 21:52:43     80s] - Small incr mode      : Off
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3056.7M, EPOCH TIME: 1679622763.457833
[03/23 21:52:43     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:43     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:43     80s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:3056.7M, EPOCH TIME: 1679622763.461736
[03/23 21:52:43     80s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3056.7M, EPOCH TIME: 1679622763.461831
[03/23 21:52:43     80s] Starting Early Global Route congestion estimation: mem = 3056.7M
[03/23 21:52:43     80s] (I)      ================== Layers ==================
[03/23 21:52:43     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:43     80s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:52:43     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:43     80s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:52:43     80s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:52:43     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:43     80s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:52:43     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:43     80s] (I)      Started Import and model ( Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:43     80s] (I)      == Non-default Options ==
[03/23 21:52:43     80s] (I)      Maximum routing layer                              : 4
[03/23 21:52:43     80s] (I)      Number of threads                                  : 6
[03/23 21:52:43     80s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 21:52:43     80s] (I)      Method to set GCell size                           : row
[03/23 21:52:43     80s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:52:43     80s] (I)      Use row-based GCell size
[03/23 21:52:43     80s] (I)      Use row-based GCell align
[03/23 21:52:43     80s] (I)      layer 0 area = 89000
[03/23 21:52:43     80s] (I)      layer 1 area = 120000
[03/23 21:52:43     80s] (I)      layer 2 area = 120000
[03/23 21:52:43     80s] (I)      layer 3 area = 120000
[03/23 21:52:43     80s] (I)      GCell unit size   : 3600
[03/23 21:52:43     80s] (I)      GCell multiplier  : 1
[03/23 21:52:43     80s] (I)      GCell row height  : 3600
[03/23 21:52:43     80s] (I)      Actual row height : 3600
[03/23 21:52:43     80s] (I)      GCell align ref   : 7000 7000
[03/23 21:52:43     80s] [NR-eGR] Track table information for default rule: 
[03/23 21:52:43     80s] [NR-eGR] M1 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] M2 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] M3 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] M4 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] M5 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] M6 has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] MQ has single uniform track structure
[03/23 21:52:43     80s] [NR-eGR] LM has single uniform track structure
[03/23 21:52:43     80s] (I)      ============== Default via ===============
[03/23 21:52:43     80s] (I)      +---+------------------+-----------------+
[03/23 21:52:43     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:52:43     80s] (I)      +---+------------------+-----------------+
[03/23 21:52:43     80s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:52:43     80s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:52:43     80s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:52:43     80s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:52:43     80s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:52:43     80s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:52:43     80s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:52:43     80s] (I)      +---+------------------+-----------------+
[03/23 21:52:43     80s] [NR-eGR] Read 5606 PG shapes
[03/23 21:52:43     80s] [NR-eGR] Read 0 clock shapes
[03/23 21:52:43     80s] [NR-eGR] Read 0 other shapes
[03/23 21:52:43     80s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:52:43     80s] [NR-eGR] #Instance Blockages : 0
[03/23 21:52:43     80s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:52:43     80s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:52:43     80s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:52:43     80s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:52:43     80s] [NR-eGR] #Other Blockages    : 0
[03/23 21:52:43     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:52:43     80s] [NR-eGR] Num Prerouted Nets = 24  Num Prerouted Wires = 2707
[03/23 21:52:43     80s] [NR-eGR] Read 2689 nets ( ignored 24 )
[03/23 21:52:43     80s] (I)      early_global_route_priority property id does not exist.
[03/23 21:52:43     80s] (I)      Read Num Blocks=5606  Num Prerouted Wires=2707  Num CS=0
[03/23 21:52:43     80s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 1515
[03/23 21:52:43     80s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 997
[03/23 21:52:43     80s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 195
[03/23 21:52:43     80s] (I)      Number of ignored nets                =     24
[03/23 21:52:43     80s] (I)      Number of connected nets              =      0
[03/23 21:52:43     80s] (I)      Number of fixed nets                  =     24.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of clock nets                  =     24.  Ignored: No
[03/23 21:52:43     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:52:43     80s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:52:43     80s] (I)      Ndr track 0 does not exist
[03/23 21:52:43     80s] (I)      Ndr track 0 does not exist
[03/23 21:52:43     80s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:52:43     80s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:52:43     80s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:52:43     80s] (I)      Site width          :   400  (dbu)
[03/23 21:52:43     80s] (I)      Row height          :  3600  (dbu)
[03/23 21:52:43     80s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:52:43     80s] (I)      GCell width         :  3600  (dbu)
[03/23 21:52:43     80s] (I)      GCell height        :  3600  (dbu)
[03/23 21:52:43     80s] (I)      Grid                :    83   111     4
[03/23 21:52:43     80s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:52:43     80s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:52:43     80s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:52:43     80s] (I)      Default wire width  :   160   200   200   200
[03/23 21:52:43     80s] (I)      Default wire space  :   160   200   200   200
[03/23 21:52:43     80s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:52:43     80s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:52:43     80s] (I)      First track coord   :   400   400   400   400
[03/23 21:52:43     80s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:52:43     80s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:52:43     80s] (I)      Num of masks        :     1     1     1     1
[03/23 21:52:43     80s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:52:43     80s] (I)      --------------------------------------------------------
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s] [NR-eGR] ============ Routing rule table ============
[03/23 21:52:43     80s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 21:52:43     80s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 21:52:43     80s] (I)                    Layer    2    3    4 
[03/23 21:52:43     80s] (I)                    Pitch  800  800  800 
[03/23 21:52:43     80s] (I)             #Used tracks    2    2    2 
[03/23 21:52:43     80s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:43     80s] [NR-eGR] Rule id: 1  Nets: 2665
[03/23 21:52:43     80s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:52:43     80s] (I)                    Layer    2    3    4 
[03/23 21:52:43     80s] (I)                    Pitch  400  400  400 
[03/23 21:52:43     80s] (I)             #Used tracks    1    1    1 
[03/23 21:52:43     80s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:43     80s] [NR-eGR] ========================================
[03/23 21:52:43     80s] [NR-eGR] 
[03/23 21:52:43     80s] (I)      =============== Blocked Tracks ===============
[03/23 21:52:43     80s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:43     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:52:43     80s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:43     80s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:52:43     80s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:52:43     80s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:52:43     80s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:52:43     80s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:43     80s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      Reset routing kernel
[03/23 21:52:43     80s] (I)      Started Global Routing ( Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      totalPins=8755  totalGlobalPin=8689 (99.25%)
[03/23 21:52:43     80s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:52:43     80s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1a Route ============
[03/23 21:52:43     80s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 86
[03/23 21:52:43     80s] (I)      Usage: 20331 = (9403 H, 10928 V) = (16.47% H, 8.28% V) = (3.385e+04um H, 3.934e+04um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1b Route ============
[03/23 21:52:43     80s] (I)      Usage: 20346 = (9413 H, 10933 V) = (16.49% H, 8.28% V) = (3.389e+04um H, 3.936e+04um V)
[03/23 21:52:43     80s] (I)      Overflow of layer group 1: 5.94% H + 0.26% V. EstWL: 7.324560e+04um
[03/23 21:52:43     80s] (I)      Congestion metric : 5.94%H 0.26%V, 6.20%HV
[03/23 21:52:43     80s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1c Route ============
[03/23 21:52:43     80s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:43     80s] (I)      Usage: 20348 = (9412 H, 10936 V) = (16.48% H, 8.29% V) = (3.388e+04um H, 3.937e+04um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1d Route ============
[03/23 21:52:43     80s] (I)      Usage: 20348 = (9412 H, 10936 V) = (16.48% H, 8.29% V) = (3.388e+04um H, 3.937e+04um V)
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1e Route ============
[03/23 21:52:43     80s] (I)      Usage: 20462 = (9405 H, 11057 V) = (16.47% H, 8.38% V) = (3.386e+04um H, 3.981e+04um V)
[03/23 21:52:43     80s] [NR-eGR] Early Global Route overflow of layer group 1: 6.02% H + 0.25% V. EstWL: 7.366320e+04um
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] (I)      ============  Phase 1l Route ============
[03/23 21:52:43     80s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:52:43     80s] (I)      Layer  2:      74906     15326        19         639       81531    ( 0.78%) 
[03/23 21:52:43     80s] (I)      Layer  3:      58955     11807       239         684       81234    ( 0.83%) 
[03/23 21:52:43     80s] (I)      Layer  4:      60178      3446         9         720       81450    ( 0.88%) 
[03/23 21:52:43     80s] (I)      Total:        194039     30579       267        2043      244215    ( 0.83%) 
[03/23 21:52:43     80s] (I)      
[03/23 21:52:43     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:52:43     80s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 21:52:43     80s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 21:52:43     80s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:43     80s] [NR-eGR]      M2 ( 2)        17( 0.19%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[03/23 21:52:43     80s] [NR-eGR]      M3 ( 3)       164( 1.82%)        10( 0.11%)         1( 0.01%)   ( 1.94%) 
[03/23 21:52:43     80s] [NR-eGR]      M4 ( 4)         8( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR]        Total       189( 0.70%)        10( 0.04%)         1( 0.00%)   ( 0.74%) 
[03/23 21:52:43     80s] [NR-eGR] 
[03/23 21:52:43     80s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:52:43     80s] [NR-eGR] Overflow after Early Global Route 1.92% H + 0.05% V
[03/23 21:52:43     80s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 3056.7M
[03/23 21:52:43     80s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.128, REAL:0.092, MEM:3056.7M, EPOCH TIME: 1679622763.553437
[03/23 21:52:43     80s] OPERPROF: Starting HotSpotCal at level 1, MEM:3056.7M, EPOCH TIME: 1679622763.553541
[03/23 21:52:43     80s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:43     80s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:52:43     80s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:43     80s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 21:52:43     80s] [hotspot] +------------+---------------+---------------+
[03/23 21:52:43     80s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 21:52:43     80s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 21:52:43     80s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 21:52:43     80s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:52:43     80s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 21:52:43     80s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:52:43     80s] [hotspot] |  1  |   133.00   349.00   147.40   363.40 |        1.00   |
[03/23 21:52:43     80s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:52:43     80s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.006, MEM:3056.7M, EPOCH TIME: 1679622763.559936
[03/23 21:52:43     80s] Skipped repairing congestion.
[03/23 21:52:43     80s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3056.7M, EPOCH TIME: 1679622763.560092
[03/23 21:52:43     80s] Starting Early Global Route wiring: mem = 3056.7M
[03/23 21:52:43     80s] (I)      ============= Track Assignment ============
[03/23 21:52:43     80s] (I)      Started Track Assignment (6T) ( Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:52:43     80s] (I)      Run Multi-thread track assignment
[03/23 21:52:43     80s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] (I)      Started Export ( Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] [NR-eGR]             Length (um)   Vias 
[03/23 21:52:43     80s] [NR-eGR] -------------------------------
[03/23 21:52:43     80s] [NR-eGR]  M1  (1H)             0   9450 
[03/23 21:52:43     80s] [NR-eGR]  M2  (2V)         38583  14872 
[03/23 21:52:43     80s] [NR-eGR]  M3  (3H)         39145   1062 
[03/23 21:52:43     80s] [NR-eGR]  M4  (4V)          8320      0 
[03/23 21:52:43     80s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:52:43     80s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:52:43     80s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:52:43     80s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:52:43     80s] [NR-eGR] -------------------------------
[03/23 21:52:43     80s] [NR-eGR]      Total        86048  25384 
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR] Total half perimeter of net bounding box: 68606um
[03/23 21:52:43     80s] [NR-eGR] Total length: 86048um, number of vias: 25384
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:43     80s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 21:52:43     80s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:43     80s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 3056.75 MB )
[03/23 21:52:43     80s] Early Global Route wiring runtime: 0.04 seconds, mem = 3056.7M
[03/23 21:52:43     80s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.082, REAL:0.041, MEM:3056.7M, EPOCH TIME: 1679622763.600790
[03/23 21:52:43     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:43     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:43     80s] Tdgp not successfully inited but do clear! skip clearing
[03/23 21:52:43     80s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[03/23 21:52:43     80s] *** IncrReplace #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.5), totSession cpu/real = 0:01:20.9/0:03:07.2 (0.4), mem = 3056.7M
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s] =============================================================================================
[03/23 21:52:43     80s]  Step TAT Report : IncrReplace #1 / ccopt_design #1                             21.14-s109_1
[03/23 21:52:43     80s] =============================================================================================
[03/23 21:52:43     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:52:43     80s] ---------------------------------------------------------------------------------------------
[03/23 21:52:43     80s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.5
[03/23 21:52:43     80s] ---------------------------------------------------------------------------------------------
[03/23 21:52:43     80s]  IncrReplace #1 TOTAL               0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.5
[03/23 21:52:43     80s] ---------------------------------------------------------------------------------------------
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:52:43     80s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/23 21:52:43     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:3056.7M, EPOCH TIME: 1679622763.618461
[03/23 21:52:43     80s] Processing tracks to init pin-track alignment.
[03/23 21:52:43     80s] z: 2, totalTracks: 1
[03/23 21:52:43     80s] z: 4, totalTracks: 1
[03/23 21:52:43     80s] z: 6, totalTracks: 1
[03/23 21:52:43     80s] z: 8, totalTracks: 1
[03/23 21:52:43     80s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:43     80s] All LLGs are deleted
[03/23 21:52:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:43     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3056.7M, EPOCH TIME: 1679622763.622397
[03/23 21:52:43     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3056.7M, EPOCH TIME: 1679622763.622759
[03/23 21:52:43     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3056.7M, EPOCH TIME: 1679622763.623630
[03/23 21:52:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:43     80s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3152.7M, EPOCH TIME: 1679622763.627071
[03/23 21:52:43     80s] Max number of tech site patterns supported in site array is 256.
[03/23 21:52:43     80s] Core basic site is IBM13SITE
[03/23 21:52:43     80s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3152.7M, EPOCH TIME: 1679622763.637349
[03/23 21:52:43     80s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:52:43     80s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:52:43     80s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:3152.7M, EPOCH TIME: 1679622763.641504
[03/23 21:52:43     80s] Fast DP-INIT is on for default
[03/23 21:52:43     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:52:43     80s] Atter site array init, number of instance map data is 0.
[03/23 21:52:43     80s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:3152.7M, EPOCH TIME: 1679622763.643259
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:43     80s] OPERPROF:     Starting CMU at level 3, MEM:3152.7M, EPOCH TIME: 1679622763.644816
[03/23 21:52:43     80s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3152.7M, EPOCH TIME: 1679622763.648522
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:43     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.026, MEM:3056.7M, EPOCH TIME: 1679622763.649678
[03/23 21:52:43     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3056.7M, EPOCH TIME: 1679622763.649759
[03/23 21:52:43     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3056.7M, EPOCH TIME: 1679622763.651779
[03/23 21:52:43     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3056.7MB).
[03/23 21:52:43     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.034, MEM:3056.7M, EPOCH TIME: 1679622763.652290
[03/23 21:52:43     80s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.9 real=0:00:00.7)
[03/23 21:52:43     80s]   Leaving CCOpt scope - extractRC...
[03/23 21:52:43     80s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 21:52:43     80s] Extraction called for design 'PE_top' of instances=2622 and nets=5639 using extraction engine 'preRoute' .
[03/23 21:52:43     80s] PreRoute RC Extraction called for design PE_top.
[03/23 21:52:43     80s] RC Extraction called in multi-corner(1) mode.
[03/23 21:52:43     80s] RCMode: PreRoute
[03/23 21:52:43     80s]       RC Corner Indexes            0   
[03/23 21:52:43     80s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:52:43     80s] Resistance Scaling Factor    : 1.00000 
[03/23 21:52:43     80s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:52:43     80s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:52:43     80s] Shrink Factor                : 1.00000
[03/23 21:52:43     80s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:52:43     80s] Using Quantus QRC technology file ...
[03/23 21:52:43     80s] 
[03/23 21:52:43     80s] Trim Metal Layers:
[03/23 21:52:43     80s] LayerId::1 widthSet size::1
[03/23 21:52:43     80s] LayerId::2 widthSet size::1
[03/23 21:52:43     80s] LayerId::3 widthSet size::1
[03/23 21:52:43     80s] LayerId::4 widthSet size::1
[03/23 21:52:43     80s] LayerId::5 widthSet size::1
[03/23 21:52:43     80s] LayerId::6 widthSet size::1
[03/23 21:52:43     80s] LayerId::7 widthSet size::1
[03/23 21:52:43     80s] LayerId::8 widthSet size::1
[03/23 21:52:43     80s] Updating RC grid for preRoute extraction ...
[03/23 21:52:43     80s] eee: pegSigSF::1.070000
[03/23 21:52:43     80s] Initializing multi-corner resistance tables ...
[03/23 21:52:43     80s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:52:43     80s] eee: l::2 avDens::0.124183 usedTrk::1095.291946 availTrk::8820.000000 sigTrk::1095.291946
[03/23 21:52:43     80s] eee: l::3 avDens::0.121651 usedTrk::1182.451113 availTrk::9720.000000 sigTrk::1182.451113
[03/23 21:52:43     80s] eee: l::4 avDens::0.026894 usedTrk::261.411111 availTrk::9720.000000 sigTrk::261.411111
[03/23 21:52:43     80s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:43     80s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:43     80s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:43     80s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:43     80s] {RT rc-typ 0 4 4 0}
[03/23 21:52:43     80s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.071557 aWlH=0.000000 lMod=0 pMax=0.809700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:52:43     81s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3056.746M)
[03/23 21:52:43     81s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 21:52:43     81s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:52:43     81s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:52:43     81s] End AAE Lib Interpolated Model. (MEM=3056.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:43     81s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:43     81s]   Clock DAG stats after clustering cong repair call:
[03/23 21:52:43     81s]     cell counts      : b=0, i=23, icg=0, dcg=0, l=0, total=23
[03/23 21:52:43     81s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:43     81s]     misc counts      : r=1, pp=0
[03/23 21:52:43     81s]     cell areas       : b=0.000um^2, i=449.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=449.280um^2
[03/23 21:52:43     81s]     cell capacitance : b=0.000pF, i=0.622pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.622pF
[03/23 21:52:43     81s]     sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:43     81s]     wire capacitance : top=0.000pF, trunk=0.197pF, leaf=1.041pF, total=1.238pF
[03/23 21:52:43     81s]     wire lengths     : top=0.000um, trunk=1308.002um, leaf=6284.999um, total=7593.001um
[03/23 21:52:43     81s]     hp wire lengths  : top=0.000um, trunk=987.600um, leaf=2362.000um, total=3349.600um
[03/23 21:52:43     81s]   Clock DAG net violations after clustering cong repair call:
[03/23 21:52:43     81s]     Remaining Transition : {count=1, worst=[0.068ns]} avg=0.068ns sd=0.000ns sum=0.068ns
[03/23 21:52:43     81s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/23 21:52:43     81s]     Trunk : target=0.100ns count=10 avg=0.071ns sd=0.037ns min=0.038ns max=0.168ns {4 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 21:52:43     81s]     Leaf  : target=0.100ns count=14 avg=0.090ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:43     81s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[03/23 21:52:43     81s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 
[03/23 21:52:43     81s]   Clock DAG hash after clustering cong repair call: 6167710194240794135 6243835252259073835
[03/23 21:52:43     81s]   CTS services accumulated run-time stats after clustering cong repair call:
[03/23 21:52:43     81s]     delay calculator: calls=8047, total_wall_time=0.166s, mean_wall_time=0.021ms
[03/23 21:52:43     81s]     legalizer: calls=339, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 21:52:43     81s]     steiner router: calls=7971, total_wall_time=0.287s, mean_wall_time=0.036ms
[03/23 21:52:43     81s]   Primary reporting skew groups after clustering cong repair call:
[03/23 21:52:43     81s]     skew_group clk/typConstraintMode: insertion delay [min=0.272, max=0.313, avg=0.299, sd=0.012], skew [0.041 vs 0.100], 100% {0.272, 0.313} (wid=0.044 ws=0.033) (gid=0.279 gs=0.018)
[03/23 21:52:43     81s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:43     81s]         max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG525_S1/CK
[03/23 21:52:43     81s]   Skew group summary after clustering cong repair call:
[03/23 21:52:43     81s]     skew_group clk/typConstraintMode: insertion delay [min=0.272, max=0.313, avg=0.299, sd=0.012], skew [0.041 vs 0.100], 100% {0.272, 0.313} (wid=0.044 ws=0.033) (gid=0.279 gs=0.018)
[03/23 21:52:43     81s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.0 real=0:00:00.8)
[03/23 21:52:43     81s]   Stage::Clustering done. (took cpu=0:00:02.2 real=0:00:01.6)
[03/23 21:52:43     81s]   Stage::DRV Fixing...
[03/23 21:52:43     81s]   Fixing clock tree slew time and max cap violations...
[03/23 21:52:43     81s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 6167710194240794135 6243835252259073835
[03/23 21:52:43     81s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[03/23 21:52:43     81s]       delay calculator: calls=8047, total_wall_time=0.166s, mean_wall_time=0.021ms
[03/23 21:52:43     81s]       legalizer: calls=339, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 21:52:43     81s]       steiner router: calls=7971, total_wall_time=0.287s, mean_wall_time=0.036ms
[03/23 21:52:43     81s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:52:43     81s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/23 21:52:43     81s]       cell counts      : b=0, i=23, icg=0, dcg=0, l=0, total=23
[03/23 21:52:43     81s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:43     81s]       misc counts      : r=1, pp=0
[03/23 21:52:43     81s]       cell areas       : b=0.000um^2, i=439.200um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=439.200um^2
[03/23 21:52:43     81s]       cell capacitance : b=0.000pF, i=0.605pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.605pF
[03/23 21:52:43     81s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:43     81s]       wire capacitance : top=0.000pF, trunk=0.197pF, leaf=1.041pF, total=1.238pF
[03/23 21:52:43     81s]       wire lengths     : top=0.000um, trunk=1308.802um, leaf=6284.999um, total=7593.801um
[03/23 21:52:43     81s]       hp wire lengths  : top=0.000um, trunk=987.600um, leaf=2362.000um, total=3349.600um
[03/23 21:52:43     81s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/23 21:52:43     81s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/23 21:52:43     81s]       Trunk : target=0.100ns count=10 avg=0.063ns sd=0.017ns min=0.038ns max=0.084ns {4 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:43     81s]       Leaf  : target=0.100ns count=14 avg=0.090ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:43     81s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/23 21:52:43     81s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:43     81s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 1821171228994208247 9733058084668526347
[03/23 21:52:43     81s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[03/23 21:52:43     81s]       delay calculator: calls=8068, total_wall_time=0.167s, mean_wall_time=0.021ms
[03/23 21:52:43     81s]       legalizer: calls=344, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 21:52:43     81s]       steiner router: calls=7979, total_wall_time=0.287s, mean_wall_time=0.036ms
[03/23 21:52:43     81s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/23 21:52:43     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.100]
[03/23 21:52:43     81s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:43     81s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG525_S1/CK
[03/23 21:52:43     81s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/23 21:52:43     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.100]
[03/23 21:52:43     81s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:43     81s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:43     81s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/23 21:52:43     81s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 1821171228994208247 9733058084668526347
[03/23 21:52:43     81s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 21:52:43     81s]       delay calculator: calls=8068, total_wall_time=0.167s, mean_wall_time=0.021ms
[03/23 21:52:43     81s]       legalizer: calls=344, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 21:52:43     81s]       steiner router: calls=7979, total_wall_time=0.287s, mean_wall_time=0.036ms
[03/23 21:52:43     81s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:52:43     81s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 21:52:43     81s]       cell counts      : b=0, i=23, icg=0, dcg=0, l=0, total=23
[03/23 21:52:43     81s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:43     81s]       misc counts      : r=1, pp=0
[03/23 21:52:43     81s]       cell areas       : b=0.000um^2, i=439.200um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=439.200um^2
[03/23 21:52:43     81s]       cell capacitance : b=0.000pF, i=0.605pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.605pF
[03/23 21:52:43     81s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:43     81s]       wire capacitance : top=0.000pF, trunk=0.197pF, leaf=1.041pF, total=1.238pF
[03/23 21:52:43     81s]       wire lengths     : top=0.000um, trunk=1308.802um, leaf=6284.999um, total=7593.801um
[03/23 21:52:43     81s]       hp wire lengths  : top=0.000um, trunk=987.600um, leaf=2362.000um, total=3349.600um
[03/23 21:52:43     81s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/23 21:52:43     81s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 21:52:43     81s]       Trunk : target=0.100ns count=10 avg=0.063ns sd=0.017ns min=0.038ns max=0.084ns {4 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:43     81s]       Leaf  : target=0.100ns count=14 avg=0.090ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:43     81s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/23 21:52:43     81s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:43     81s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 1821171228994208247 9733058084668526347
[03/23 21:52:43     81s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 21:52:43     81s]       delay calculator: calls=8068, total_wall_time=0.167s, mean_wall_time=0.021ms
[03/23 21:52:43     81s]       legalizer: calls=344, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 21:52:43     81s]       steiner router: calls=7979, total_wall_time=0.287s, mean_wall_time=0.036ms
[03/23 21:52:43     81s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 21:52:43     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.322, avg=0.307, sd=0.012], skew [0.041 vs 0.100], 100% {0.281, 0.322} (wid=0.043 ws=0.033) (gid=0.288 gs=0.018)
[03/23 21:52:43     81s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:43     81s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG525_S1/CK
[03/23 21:52:43     81s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 21:52:43     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.322, avg=0.307, sd=0.012], skew [0.041 vs 0.100], 100% {0.281, 0.322} (wid=0.043 ws=0.033) (gid=0.288 gs=0.018)
[03/23 21:52:43     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:43     81s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:43     81s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:43     81s]   Stage::Insertion Delay Reduction...
[03/23 21:52:43     81s]   Removing unnecessary root buffering...
[03/23 21:52:43     81s]     Clock DAG hash before 'Removing unnecessary root buffering': 1821171228994208247 9733058084668526347
[03/23 21:52:43     81s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[03/23 21:52:43     81s]       delay calculator: calls=8068, total_wall_time=0.167s, mean_wall_time=0.021ms
[03/23 21:52:43     81s]       legalizer: calls=344, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 21:52:43     81s]       steiner router: calls=7979, total_wall_time=0.287s, mean_wall_time=0.036ms
[03/23 21:52:43     81s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/23 21:52:43     81s]       cell counts      : b=0, i=23, icg=0, dcg=0, l=0, total=23
[03/23 21:52:43     81s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:43     81s]       misc counts      : r=1, pp=0
[03/23 21:52:43     81s]       cell areas       : b=0.000um^2, i=439.200um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=439.200um^2
[03/23 21:52:43     81s]       cell capacitance : b=0.000pF, i=0.605pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.605pF
[03/23 21:52:43     81s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:43     81s]       wire capacitance : top=0.000pF, trunk=0.197pF, leaf=1.041pF, total=1.238pF
[03/23 21:52:43     81s]       wire lengths     : top=0.000um, trunk=1308.802um, leaf=6284.999um, total=7593.801um
[03/23 21:52:43     81s]       hp wire lengths  : top=0.000um, trunk=987.600um, leaf=2362.000um, total=3349.600um
[03/23 21:52:43     81s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/23 21:52:43     81s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/23 21:52:43     81s]       Trunk : target=0.100ns count=10 avg=0.063ns sd=0.017ns min=0.038ns max=0.084ns {4 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:43     81s]       Leaf  : target=0.100ns count=14 avg=0.090ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:43     81s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/23 21:52:43     81s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:43     81s]     Clock DAG hash after 'Removing unnecessary root buffering': 1821171228994208247 9733058084668526347
[03/23 21:52:43     81s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[03/23 21:52:43     81s]       delay calculator: calls=8247, total_wall_time=0.181s, mean_wall_time=0.022ms
[03/23 21:52:43     81s]       legalizer: calls=357, total_wall_time=0.005s, mean_wall_time=0.013ms
[03/23 21:52:43     81s]       steiner router: calls=8008, total_wall_time=0.353s, mean_wall_time=0.044ms
[03/23 21:52:43     81s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/23 21:52:43     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.100]
[03/23 21:52:43     81s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:43     81s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG525_S1/CK
[03/23 21:52:43     81s]     Skew group summary after 'Removing unnecessary root buffering':
[03/23 21:52:43     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.100]
[03/23 21:52:43     81s]     Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:43     81s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:43     81s]   Removing unconstrained drivers...
[03/23 21:52:43     81s]     Clock DAG hash before 'Removing unconstrained drivers': 1821171228994208247 9733058084668526347
[03/23 21:52:43     81s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[03/23 21:52:43     81s]       delay calculator: calls=8247, total_wall_time=0.181s, mean_wall_time=0.022ms
[03/23 21:52:43     81s]       legalizer: calls=357, total_wall_time=0.005s, mean_wall_time=0.013ms
[03/23 21:52:43     81s]       steiner router: calls=8008, total_wall_time=0.353s, mean_wall_time=0.044ms
[03/23 21:52:43     81s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/23 21:52:43     81s]       cell counts      : b=0, i=23, icg=0, dcg=0, l=0, total=23
[03/23 21:52:43     81s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:43     81s]       misc counts      : r=1, pp=0
[03/23 21:52:43     81s]       cell areas       : b=0.000um^2, i=439.200um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=439.200um^2
[03/23 21:52:43     81s]       cell capacitance : b=0.000pF, i=0.605pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.605pF
[03/23 21:52:43     81s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:43     81s]       wire capacitance : top=0.000pF, trunk=0.197pF, leaf=1.041pF, total=1.238pF
[03/23 21:52:43     81s]       wire lengths     : top=0.000um, trunk=1308.802um, leaf=6284.999um, total=7593.801um
[03/23 21:52:43     81s]       hp wire lengths  : top=0.000um, trunk=987.600um, leaf=2362.000um, total=3349.600um
[03/23 21:52:43     81s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/23 21:52:43     81s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/23 21:52:43     81s]       Trunk : target=0.100ns count=10 avg=0.063ns sd=0.017ns min=0.038ns max=0.084ns {4 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:43     81s]       Leaf  : target=0.100ns count=14 avg=0.090ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:43     81s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/23 21:52:43     81s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:43     81s]     Clock DAG hash after 'Removing unconstrained drivers': 1821171228994208247 9733058084668526347
[03/23 21:52:43     81s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[03/23 21:52:43     81s]       delay calculator: calls=8247, total_wall_time=0.181s, mean_wall_time=0.022ms
[03/23 21:52:43     81s]       legalizer: calls=357, total_wall_time=0.005s, mean_wall_time=0.013ms
[03/23 21:52:43     81s]       steiner router: calls=8008, total_wall_time=0.353s, mean_wall_time=0.044ms
[03/23 21:52:43     81s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/23 21:52:43     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.100]
[03/23 21:52:43     81s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:43     81s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG525_S1/CK
[03/23 21:52:43     81s]     Skew group summary after 'Removing unconstrained drivers':
[03/23 21:52:43     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.100]
[03/23 21:52:43     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:43     81s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:43     81s]   Reducing insertion delay 1...
[03/23 21:52:43     81s]     Clock DAG hash before 'Reducing insertion delay 1': 1821171228994208247 9733058084668526347
[03/23 21:52:43     81s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[03/23 21:52:43     81s]       delay calculator: calls=8247, total_wall_time=0.181s, mean_wall_time=0.022ms
[03/23 21:52:43     81s]       legalizer: calls=357, total_wall_time=0.005s, mean_wall_time=0.013ms
[03/23 21:52:43     81s]       steiner router: calls=8008, total_wall_time=0.353s, mean_wall_time=0.044ms
[03/23 21:52:43     81s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/23 21:52:43     81s]       cell counts      : b=0, i=23, icg=0, dcg=0, l=0, total=23
[03/23 21:52:43     81s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:43     81s]       misc counts      : r=1, pp=0
[03/23 21:52:43     81s]       cell areas       : b=0.000um^2, i=439.200um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=439.200um^2
[03/23 21:52:43     81s]       cell capacitance : b=0.000pF, i=0.605pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.605pF
[03/23 21:52:43     81s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:43     81s]       wire capacitance : top=0.000pF, trunk=0.197pF, leaf=1.041pF, total=1.238pF
[03/23 21:52:43     81s]       wire lengths     : top=0.000um, trunk=1308.802um, leaf=6284.999um, total=7593.801um
[03/23 21:52:43     81s]       hp wire lengths  : top=0.000um, trunk=987.600um, leaf=2362.000um, total=3349.600um
[03/23 21:52:43     81s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/23 21:52:43     81s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/23 21:52:43     81s]       Trunk : target=0.100ns count=10 avg=0.063ns sd=0.017ns min=0.038ns max=0.084ns {4 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:43     81s]       Leaf  : target=0.100ns count=14 avg=0.090ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:43     81s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/23 21:52:43     81s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:43     81s]     Clock DAG hash after 'Reducing insertion delay 1': 1821171228994208247 9733058084668526347
[03/23 21:52:43     81s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[03/23 21:52:43     81s]       delay calculator: calls=8324, total_wall_time=0.182s, mean_wall_time=0.022ms
[03/23 21:52:43     81s]       legalizer: calls=374, total_wall_time=0.007s, mean_wall_time=0.018ms
[03/23 21:52:43     81s]       steiner router: calls=8035, total_wall_time=0.353s, mean_wall_time=0.044ms
[03/23 21:52:43     81s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/23 21:52:43     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.100]
[03/23 21:52:43     81s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:43     81s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG525_S1/CK
[03/23 21:52:43     81s]     Skew group summary after 'Reducing insertion delay 1':
[03/23 21:52:43     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.100]
[03/23 21:52:43     81s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:43     81s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:43     81s]   Removing longest path buffering...
[03/23 21:52:43     81s]     Clock DAG hash before 'Removing longest path buffering': 1821171228994208247 9733058084668526347
[03/23 21:52:43     81s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[03/23 21:52:43     81s]       delay calculator: calls=8324, total_wall_time=0.182s, mean_wall_time=0.022ms
[03/23 21:52:43     81s]       legalizer: calls=374, total_wall_time=0.007s, mean_wall_time=0.018ms
[03/23 21:52:43     81s]       steiner router: calls=8035, total_wall_time=0.353s, mean_wall_time=0.044ms
[03/23 21:52:46     84s]     Clock DAG stats after 'Removing longest path buffering':
[03/23 21:52:46     84s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:46     84s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:46     84s]       misc counts      : r=1, pp=0
[03/23 21:52:46     84s]       cell areas       : b=0.000um^2, i=381.600um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=381.600um^2
[03/23 21:52:46     84s]       cell capacitance : b=0.000pF, i=0.526pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.526pF
[03/23 21:52:46     84s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:46     84s]       wire capacitance : top=0.000pF, trunk=0.195pF, leaf=1.041pF, total=1.236pF
[03/23 21:52:46     84s]       wire lengths     : top=0.000um, trunk=1299.400um, leaf=6284.999um, total=7584.399um
[03/23 21:52:46     84s]       hp wire lengths  : top=0.000um, trunk=1220.400um, leaf=2362.000um, total=3582.400um
[03/23 21:52:46     84s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/23 21:52:46     84s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/23 21:52:46     84s]       Trunk : target=0.100ns count=7 avg=0.080ns sd=0.015ns min=0.048ns max=0.095ns {1 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:46     84s]       Leaf  : target=0.100ns count=14 avg=0.090ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns}
[03/23 21:52:46     84s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/23 21:52:46     84s]        Invs: CLKINVX20TR: 17 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:46     84s]     Clock DAG hash after 'Removing longest path buffering': 1821706925166007032 1687226626294417329
[03/23 21:52:46     84s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[03/23 21:52:46     84s]       delay calculator: calls=13179, total_wall_time=0.532s, mean_wall_time=0.040ms
[03/23 21:52:46     84s]       legalizer: calls=734, total_wall_time=0.013s, mean_wall_time=0.018ms
[03/23 21:52:46     84s]       steiner router: calls=8879, total_wall_time=1.458s, mean_wall_time=0.164ms
[03/23 21:52:46     84s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/23 21:52:46     84s]       skew_group clk/typConstraintMode: insertion delay [min=0.251, max=0.269], skew [0.019 vs 0.100]
[03/23 21:52:46     84s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:46     84s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG139_S2/CK
[03/23 21:52:46     84s]     Skew group summary after 'Removing longest path buffering':
[03/23 21:52:46     84s]       skew_group clk/typConstraintMode: insertion delay [min=0.251, max=0.269], skew [0.019 vs 0.100]
[03/23 21:52:46     84s]     Legalizer API calls during this step: 360 succeeded with high effort: 360 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:46     84s]   Removing longest path buffering done. (took cpu=0:00:02.9 real=0:00:02.9)
[03/23 21:52:46     84s]   Reducing insertion delay 2...
[03/23 21:52:46     84s]     Clock DAG hash before 'Reducing insertion delay 2': 1821706925166007032 1687226626294417329
[03/23 21:52:46     84s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[03/23 21:52:46     84s]       delay calculator: calls=13179, total_wall_time=0.532s, mean_wall_time=0.040ms
[03/23 21:52:46     84s]       legalizer: calls=734, total_wall_time=0.013s, mean_wall_time=0.018ms
[03/23 21:52:46     84s]       steiner router: calls=8879, total_wall_time=1.458s, mean_wall_time=0.164ms
[03/23 21:52:47     85s]     Path optimization required 438 stage delay updates 
[03/23 21:52:47     85s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/23 21:52:47     85s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:47     85s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:47     85s]       misc counts      : r=1, pp=0
[03/23 21:52:47     85s]       cell areas       : b=0.000um^2, i=381.600um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=381.600um^2
[03/23 21:52:47     85s]       cell capacitance : b=0.000pF, i=0.526pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.526pF
[03/23 21:52:47     85s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:47     85s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.048pF, total=1.231pF
[03/23 21:52:47     85s]       wire lengths     : top=0.000um, trunk=1214.799um, leaf=6329.400um, total=7544.199um
[03/23 21:52:47     85s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:47     85s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/23 21:52:47     85s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/23 21:52:47     85s]       Trunk : target=0.100ns count=7 avg=0.077ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:47     85s]       Leaf  : target=0.100ns count=14 avg=0.090ns sd=0.005ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns}
[03/23 21:52:47     85s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/23 21:52:47     85s]        Invs: CLKINVX20TR: 17 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:47     85s]     Clock DAG hash after 'Reducing insertion delay 2': 14766994685360064326 2673248776064921887
[03/23 21:52:47     85s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[03/23 21:52:47     85s]       delay calculator: calls=14995, total_wall_time=0.651s, mean_wall_time=0.043ms
[03/23 21:52:47     85s]       legalizer: calls=952, total_wall_time=0.017s, mean_wall_time=0.018ms
[03/23 21:52:47     85s]       steiner router: calls=9321, total_wall_time=1.646s, mean_wall_time=0.177ms
[03/23 21:52:47     85s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/23 21:52:47     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262, avg=0.255, sd=0.005], skew [0.024 vs 0.100], 100% {0.237, 0.262} (wid=0.032 ws=0.020) (gid=0.239 gs=0.016)
[03/23 21:52:47     85s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:47     85s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:47     85s]     Skew group summary after 'Reducing insertion delay 2':
[03/23 21:52:47     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262, avg=0.255, sd=0.005], skew [0.024 vs 0.100], 100% {0.237, 0.262} (wid=0.032 ws=0.020) (gid=0.239 gs=0.016)
[03/23 21:52:47     85s]     Legalizer API calls during this step: 218 succeeded with high effort: 218 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:47     85s]   Reducing insertion delay 2 done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/23 21:52:47     85s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:04.1 real=0:00:04.2)
[03/23 21:52:47     85s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.4 real=0:00:05.8)
[03/23 21:52:47     85s]   CCOpt::Phase::Implementation...
[03/23 21:52:47     85s]   Stage::Reducing Power...
[03/23 21:52:47     85s]   Improving clock tree routing...
[03/23 21:52:47     85s]     Clock DAG hash before 'Improving clock tree routing': 14766994685360064326 2673248776064921887
[03/23 21:52:47     85s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[03/23 21:52:47     85s]       delay calculator: calls=14995, total_wall_time=0.651s, mean_wall_time=0.043ms
[03/23 21:52:47     85s]       legalizer: calls=952, total_wall_time=0.017s, mean_wall_time=0.018ms
[03/23 21:52:47     85s]       steiner router: calls=9321, total_wall_time=1.646s, mean_wall_time=0.177ms
[03/23 21:52:47     85s]     Iteration 1...
[03/23 21:52:48     85s]     Iteration 1 done.
[03/23 21:52:48     85s]     Clock DAG stats after 'Improving clock tree routing':
[03/23 21:52:48     85s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     85s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     85s]       misc counts      : r=1, pp=0
[03/23 21:52:48     85s]       cell areas       : b=0.000um^2, i=381.600um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=381.600um^2
[03/23 21:52:48     85s]       cell capacitance : b=0.000pF, i=0.526pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.526pF
[03/23 21:52:48     85s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     85s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.048pF, total=1.231pF
[03/23 21:52:48     85s]       wire lengths     : top=0.000um, trunk=1214.799um, leaf=6329.400um, total=7544.199um
[03/23 21:52:48     85s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     85s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/23 21:52:48     85s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/23 21:52:48     85s]       Trunk : target=0.100ns count=7 avg=0.077ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     85s]       Leaf  : target=0.100ns count=14 avg=0.090ns sd=0.005ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns}
[03/23 21:52:48     85s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/23 21:52:48     85s]        Invs: CLKINVX20TR: 17 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     85s]     Clock DAG hash after 'Improving clock tree routing': 14766994685360064326 2673248776064921887
[03/23 21:52:48     85s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[03/23 21:52:48     85s]       delay calculator: calls=15162, total_wall_time=0.669s, mean_wall_time=0.044ms
[03/23 21:52:48     85s]       legalizer: calls=967, total_wall_time=0.018s, mean_wall_time=0.018ms
[03/23 21:52:48     85s]       steiner router: calls=9351, total_wall_time=1.668s, mean_wall_time=0.178ms
[03/23 21:52:48     85s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/23 21:52:48     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     85s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     85s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     85s]     Skew group summary after 'Improving clock tree routing':
[03/23 21:52:48     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     85s]     Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     85s]   Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:52:48     85s]   Reducing clock tree power 1...
[03/23 21:52:48     85s]     Clock DAG hash before 'Reducing clock tree power 1': 14766994685360064326 2673248776064921887
[03/23 21:52:48     85s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[03/23 21:52:48     85s]       delay calculator: calls=15162, total_wall_time=0.669s, mean_wall_time=0.044ms
[03/23 21:52:48     85s]       legalizer: calls=967, total_wall_time=0.018s, mean_wall_time=0.018ms
[03/23 21:52:48     85s]       steiner router: calls=9351, total_wall_time=1.668s, mean_wall_time=0.178ms
[03/23 21:52:48     85s]     Resizing gates: 
[03/23 21:52:48     85s]     Legalizer releasing space for clock trees
[03/23 21:52:48     85s]     ...20% ...Legalizing clock trees...
[03/23 21:52:48     85s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     85s]     40% ...60% ...80% ...100% 
[03/23 21:52:48     85s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[03/23 21:52:48     85s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     85s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     85s]       misc counts      : r=1, pp=0
[03/23 21:52:48     85s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     85s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     85s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     85s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     85s]       wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     85s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     85s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[03/23 21:52:48     85s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[03/23 21:52:48     85s]       Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     85s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     85s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[03/23 21:52:48     85s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     85s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 10104599932947012291 799606490491651674
[03/23 21:52:48     85s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[03/23 21:52:48     85s]       delay calculator: calls=15409, total_wall_time=0.696s, mean_wall_time=0.045ms
[03/23 21:52:48     85s]       legalizer: calls=1012, total_wall_time=0.018s, mean_wall_time=0.018ms
[03/23 21:52:48     85s]       steiner router: calls=9369, total_wall_time=1.680s, mean_wall_time=0.179ms
[03/23 21:52:48     85s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[03/23 21:52:48     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     85s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     85s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     85s]     Skew group summary after reducing clock tree power 1 iteration 1:
[03/23 21:52:48     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     85s]     Resizing gates: 
[03/23 21:52:48     85s]     Legalizer releasing space for clock trees
[03/23 21:52:48     85s]     ...20% ...40% ...60% ...Legalizing clock trees...
[03/23 21:52:48     85s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     85s]     80% ...100% 
[03/23 21:52:48     85s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/23 21:52:48     85s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     85s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     85s]       misc counts      : r=1, pp=0
[03/23 21:52:48     85s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     85s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     85s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     85s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     85s]       wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     85s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     85s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/23 21:52:48     85s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/23 21:52:48     85s]       Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     85s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     85s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/23 21:52:48     85s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     85s]     Clock DAG hash after 'Reducing clock tree power 1': 10104599932947012291 799606490491651674
[03/23 21:52:48     85s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[03/23 21:52:48     85s]       delay calculator: calls=15626, total_wall_time=0.724s, mean_wall_time=0.046ms
[03/23 21:52:48     85s]       legalizer: calls=1056, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     85s]       steiner router: calls=9385, total_wall_time=1.690s, mean_wall_time=0.180ms
[03/23 21:52:48     85s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/23 21:52:48     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     85s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     85s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     85s]     Skew group summary after 'Reducing clock tree power 1':
[03/23 21:52:48     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     85s]     Legalizer API calls during this step: 89 succeeded with high effort: 89 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     85s]   Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.3)
[03/23 21:52:48     85s]   Reducing clock tree power 2...
[03/23 21:52:48     85s]     Clock DAG hash before 'Reducing clock tree power 2': 10104599932947012291 799606490491651674
[03/23 21:52:48     85s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[03/23 21:52:48     85s]       delay calculator: calls=15626, total_wall_time=0.724s, mean_wall_time=0.046ms
[03/23 21:52:48     85s]       legalizer: calls=1056, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     85s]       steiner router: calls=9385, total_wall_time=1.690s, mean_wall_time=0.180ms
[03/23 21:52:48     85s]     Path optimization required 0 stage delay updates 
[03/23 21:52:48     85s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/23 21:52:48     85s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     85s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     85s]       misc counts      : r=1, pp=0
[03/23 21:52:48     85s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     85s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     85s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     85s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     85s]       wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     85s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     85s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/23 21:52:48     85s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/23 21:52:48     85s]       Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     85s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     85s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/23 21:52:48     85s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     85s]     Clock DAG hash after 'Reducing clock tree power 2': 10104599932947012291 799606490491651674
[03/23 21:52:48     85s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[03/23 21:52:48     85s]       delay calculator: calls=15626, total_wall_time=0.724s, mean_wall_time=0.046ms
[03/23 21:52:48     85s]       legalizer: calls=1056, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     85s]       steiner router: calls=9385, total_wall_time=1.690s, mean_wall_time=0.180ms
[03/23 21:52:48     85s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/23 21:52:48     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262, avg=0.255, sd=0.005], skew [0.024 vs 0.100], 100% {0.237, 0.262} (wid=0.032 ws=0.020) (gid=0.238 gs=0.015)
[03/23 21:52:48     85s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     85s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     85s]     Skew group summary after 'Reducing clock tree power 2':
[03/23 21:52:48     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262, avg=0.255, sd=0.005], skew [0.024 vs 0.100], 100% {0.237, 0.262} (wid=0.032 ws=0.020) (gid=0.238 gs=0.015)
[03/23 21:52:48     85s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     85s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     85s]   Stage::Reducing Power done. (took cpu=0:00:00.6 real=0:00:00.4)
[03/23 21:52:48     85s]   Stage::Balancing...
[03/23 21:52:48     85s]   Approximately balancing fragments step...
[03/23 21:52:48     85s]     Clock DAG hash before 'Approximately balancing fragments step': 10104599932947012291 799606490491651674
[03/23 21:52:48     85s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[03/23 21:52:48     85s]       delay calculator: calls=15626, total_wall_time=0.724s, mean_wall_time=0.046ms
[03/23 21:52:48     85s]       legalizer: calls=1056, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     85s]       steiner router: calls=9385, total_wall_time=1.690s, mean_wall_time=0.180ms
[03/23 21:52:48     85s]     Resolve constraints - Approximately balancing fragments...
[03/23 21:52:48     85s]     Resolving skew group constraints...
[03/23 21:52:48     85s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 21:52:48     85s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.262ns.
[03/23 21:52:48     85s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 21:52:48     85s]       
[03/23 21:52:48     85s]       Slackened skew group targets:
[03/23 21:52:48     85s]       
[03/23 21:52:48     85s]       ---------------------------------------------------------------------
[03/23 21:52:48     85s]       Skew group               Desired    Slackened    Desired    Slackened
[03/23 21:52:48     85s]                                Target     Target       Target     Target
[03/23 21:52:48     85s]                                Max ID     Max ID       Skew       Skew
[03/23 21:52:48     85s]       ---------------------------------------------------------------------
[03/23 21:52:48     85s]       clk/typConstraintMode     0.150       0.262         -           -
[03/23 21:52:48     85s]       ---------------------------------------------------------------------
[03/23 21:52:48     85s]       
[03/23 21:52:48     85s]       
[03/23 21:52:48     85s]     Resolving skew group constraints done.
[03/23 21:52:48     85s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:48     85s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/23 21:52:48     85s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/23 21:52:48     85s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     85s]     Approximately balancing fragments...
[03/23 21:52:48     85s]       Moving gates to improve sub-tree skew...
[03/23 21:52:48     85s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 10104599932947012291 799606490491651674
[03/23 21:52:48     85s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[03/23 21:52:48     85s]           delay calculator: calls=15678, total_wall_time=0.725s, mean_wall_time=0.046ms
[03/23 21:52:48     85s]           legalizer: calls=1056, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     85s]           steiner router: calls=9437, total_wall_time=1.691s, mean_wall_time=0.179ms
[03/23 21:52:48     85s]         Tried: 22 Succeeded: 0
[03/23 21:52:48     85s]         Topology Tried: 0 Succeeded: 0
[03/23 21:52:48     85s]         0 Succeeded with SS ratio
[03/23 21:52:48     85s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/23 21:52:48     85s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/23 21:52:48     85s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/23 21:52:48     85s]           cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     85s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     85s]           misc counts      : r=1, pp=0
[03/23 21:52:48     85s]           cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     85s]           cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     85s]           sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     85s]           wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     85s]           wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     85s]           hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     85s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/23 21:52:48     85s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/23 21:52:48     85s]           Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     85s]           Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     85s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/23 21:52:48     85s]            Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     85s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 10104599932947012291 799606490491651674
[03/23 21:52:48     85s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[03/23 21:52:48     85s]           delay calculator: calls=15678, total_wall_time=0.725s, mean_wall_time=0.046ms
[03/23 21:52:48     85s]           legalizer: calls=1056, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     85s]           steiner router: calls=9437, total_wall_time=1.691s, mean_wall_time=0.179ms
[03/23 21:52:48     85s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     85s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     85s]       Approximately balancing fragments bottom up...
[03/23 21:52:48     85s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 10104599932947012291 799606490491651674
[03/23 21:52:48     85s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[03/23 21:52:48     85s]           delay calculator: calls=15678, total_wall_time=0.725s, mean_wall_time=0.046ms
[03/23 21:52:48     85s]           legalizer: calls=1056, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     85s]           steiner router: calls=9437, total_wall_time=1.691s, mean_wall_time=0.179ms
[03/23 21:52:48     85s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:52:48     86s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/23 21:52:48     86s]           cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]           misc counts      : r=1, pp=0
[03/23 21:52:48     86s]           cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]           cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]           sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]           wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]           wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]           hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/23 21:52:48     86s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/23 21:52:48     86s]           Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]           Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/23 21:52:48     86s]            Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[03/23 21:52:48     86s]           delay calculator: calls=15895, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]           legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]           steiner router: calls=9453, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     86s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:52:48     86s]       Approximately balancing fragments, wire and cell delays...
[03/23 21:52:48     86s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/23 21:52:48     86s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 21:52:48     86s]           cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]           misc counts      : r=1, pp=0
[03/23 21:52:48     86s]           cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]           cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]           sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]           wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]           wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]           hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/23 21:52:48     86s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 21:52:48     86s]           Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]           Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/23 21:52:48     86s]            Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 21:52:48     86s]           delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]           legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]           steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/23 21:52:48     86s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]     Approximately balancing fragments done.
[03/23 21:52:48     86s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/23 21:52:48     86s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]       misc counts      : r=1, pp=0
[03/23 21:52:48     86s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]       wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/23 21:52:48     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/23 21:52:48     86s]       Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/23 21:52:48     86s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]     Clock DAG hash after 'Approximately balancing fragments step': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[03/23 21:52:48     86s]       delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     86s]   Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/23 21:52:48     86s]   Clock DAG stats after Approximately balancing fragments:
[03/23 21:52:48     86s]     cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]     misc counts      : r=1, pp=0
[03/23 21:52:48     86s]     cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]     cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]     sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]     wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]     wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]     hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]   Clock DAG net violations after Approximately balancing fragments: none
[03/23 21:52:48     86s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/23 21:52:48     86s]     Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]     Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/23 21:52:48     86s]      Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]   Clock DAG hash after Approximately balancing fragments: 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[03/23 21:52:48     86s]     delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]     legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]     steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]   Primary reporting skew groups after Approximately balancing fragments:
[03/23 21:52:48     86s]     skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     86s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     86s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     86s]   Skew group summary after Approximately balancing fragments:
[03/23 21:52:48     86s]     skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     86s]   Improving fragments clock skew...
[03/23 21:52:48     86s]     Clock DAG hash before 'Improving fragments clock skew': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[03/23 21:52:48     86s]       delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]     Clock DAG stats after 'Improving fragments clock skew':
[03/23 21:52:48     86s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]       misc counts      : r=1, pp=0
[03/23 21:52:48     86s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]       wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/23 21:52:48     86s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/23 21:52:48     86s]       Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/23 21:52:48     86s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]     Clock DAG hash after 'Improving fragments clock skew': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[03/23 21:52:48     86s]       delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     86s]     Skew group summary after 'Improving fragments clock skew':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     86s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]   Approximately balancing step...
[03/23 21:52:48     86s]     Clock DAG hash before 'Approximately balancing step': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[03/23 21:52:48     86s]       delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]     Resolve constraints - Approximately balancing...
[03/23 21:52:48     86s]     Resolving skew group constraints...
[03/23 21:52:48     86s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 21:52:48     86s]     Resolving skew group constraints done.
[03/23 21:52:48     86s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]     Approximately balancing...
[03/23 21:52:48     86s]       Approximately balancing, wire and cell delays...
[03/23 21:52:48     86s]       Approximately balancing, wire and cell delays, iteration 1...
[03/23 21:52:48     86s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/23 21:52:48     86s]           cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]           misc counts      : r=1, pp=0
[03/23 21:52:48     86s]           cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]           cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]           sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]           wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]           wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]           hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/23 21:52:48     86s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/23 21:52:48     86s]           Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]           Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/23 21:52:48     86s]            Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[03/23 21:52:48     86s]           delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]           legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]           steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/23 21:52:48     86s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]     Approximately balancing done.
[03/23 21:52:48     86s]     Clock DAG stats after 'Approximately balancing step':
[03/23 21:52:48     86s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]       misc counts      : r=1, pp=0
[03/23 21:52:48     86s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]       wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]     Clock DAG net violations after 'Approximately balancing step': none
[03/23 21:52:48     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/23 21:52:48     86s]       Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/23 21:52:48     86s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]     Clock DAG hash after 'Approximately balancing step': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[03/23 21:52:48     86s]       delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]     Primary reporting skew groups after 'Approximately balancing step':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     86s]     Skew group summary after 'Approximately balancing step':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     86s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]   Fixing clock tree overload...
[03/23 21:52:48     86s]     Clock DAG hash before 'Fixing clock tree overload': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[03/23 21:52:48     86s]       delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:52:48     86s]     Clock DAG stats after 'Fixing clock tree overload':
[03/23 21:52:48     86s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]       misc counts      : r=1, pp=0
[03/23 21:52:48     86s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]       wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/23 21:52:48     86s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/23 21:52:48     86s]       Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/23 21:52:48     86s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]     Clock DAG hash after 'Fixing clock tree overload': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[03/23 21:52:48     86s]       delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     86s]     Skew group summary after 'Fixing clock tree overload':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.024 vs 0.100]
[03/23 21:52:48     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     86s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]   Approximately balancing paths...
[03/23 21:52:48     86s]     Clock DAG hash before 'Approximately balancing paths': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[03/23 21:52:48     86s]       delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]     Added 0 buffers.
[03/23 21:52:48     86s]     Clock DAG stats after 'Approximately balancing paths':
[03/23 21:52:48     86s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]       misc counts      : r=1, pp=0
[03/23 21:52:48     86s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]       wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/23 21:52:48     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/23 21:52:48     86s]       Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.048ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/23 21:52:48     86s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]     Clock DAG hash after 'Approximately balancing paths': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[03/23 21:52:48     86s]       delay calculator: calls=15897, total_wall_time=0.749s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9455, total_wall_time=1.702s, mean_wall_time=0.180ms
[03/23 21:52:48     86s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262, avg=0.255, sd=0.005], skew [0.024 vs 0.100], 100% {0.237, 0.262} (wid=0.032 ws=0.020) (gid=0.238 gs=0.015)
[03/23 21:52:48     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     86s]     Skew group summary after 'Approximately balancing paths':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262, avg=0.255, sd=0.005], skew [0.024 vs 0.100], 100% {0.237, 0.262} (wid=0.032 ws=0.020) (gid=0.238 gs=0.015)
[03/23 21:52:48     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     86s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]   Stage::Balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/23 21:52:48     86s]   Stage::Polishing...
[03/23 21:52:48     86s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:52:48     86s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]   Clock DAG stats before polishing:
[03/23 21:52:48     86s]     cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]     misc counts      : r=1, pp=0
[03/23 21:52:48     86s]     cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]     cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]     sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]     wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]     wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]     hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]   Clock DAG net violations before polishing: none
[03/23 21:52:48     86s]   Clock DAG primary half-corner transition distribution before polishing:
[03/23 21:52:48     86s]     Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.047ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]     Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]   Clock DAG library cell distribution before polishing {count}:
[03/23 21:52:48     86s]      Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]   Clock DAG hash before polishing: 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]   CTS services accumulated run-time stats before polishing:
[03/23 21:52:48     86s]     delay calculator: calls=15918, total_wall_time=0.751s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]     legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]     steiner router: calls=9476, total_wall_time=1.727s, mean_wall_time=0.182ms
[03/23 21:52:48     86s]   Primary reporting skew groups before polishing:
[03/23 21:52:48     86s]     skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.025 vs 0.100]
[03/23 21:52:48     86s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     86s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     86s]   Skew group summary before polishing:
[03/23 21:52:48     86s]     skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.025 vs 0.100]
[03/23 21:52:48     86s]   Merging balancing drivers for power...
[03/23 21:52:48     86s]     Clock DAG hash before 'Merging balancing drivers for power': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[03/23 21:52:48     86s]       delay calculator: calls=15918, total_wall_time=0.751s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9476, total_wall_time=1.727s, mean_wall_time=0.182ms
[03/23 21:52:48     86s]     Tried: 22 Succeeded: 0
[03/23 21:52:48     86s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/23 21:52:48     86s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]       misc counts      : r=1, pp=0
[03/23 21:52:48     86s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]       wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/23 21:52:48     86s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/23 21:52:48     86s]       Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.047ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/23 21:52:48     86s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]     Clock DAG hash after 'Merging balancing drivers for power': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[03/23 21:52:48     86s]       delay calculator: calls=15918, total_wall_time=0.751s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9476, total_wall_time=1.727s, mean_wall_time=0.182ms
[03/23 21:52:48     86s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.025 vs 0.100]
[03/23 21:52:48     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     86s]     Skew group summary after 'Merging balancing drivers for power':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262], skew [0.025 vs 0.100]
[03/23 21:52:48     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     86s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]   Improving clock skew...
[03/23 21:52:48     86s]     Clock DAG hash before 'Improving clock skew': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats before 'Improving clock skew':
[03/23 21:52:48     86s]       delay calculator: calls=15918, total_wall_time=0.751s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9476, total_wall_time=1.727s, mean_wall_time=0.182ms
[03/23 21:52:48     86s]     Clock DAG stats after 'Improving clock skew':
[03/23 21:52:48     86s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:48     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:48     86s]       misc counts      : r=1, pp=0
[03/23 21:52:48     86s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:48     86s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:48     86s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:48     86s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=1.046pF, total=1.229pF
[03/23 21:52:48     86s]       wire lengths     : top=0.000um, trunk=1213.599um, leaf=6320.601um, total=7534.200um
[03/23 21:52:48     86s]       hp wire lengths  : top=0.000um, trunk=1154.000um, leaf=2385.800um, total=3539.800um
[03/23 21:52:48     86s]     Clock DAG net violations after 'Improving clock skew': none
[03/23 21:52:48     86s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/23 21:52:48     86s]       Trunk : target=0.100ns count=7 avg=0.076ns sd=0.014ns min=0.047ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:48     86s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.004ns min=0.085ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 21:52:48     86s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/23 21:52:48     86s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:48     86s]     Clock DAG hash after 'Improving clock skew': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats after 'Improving clock skew':
[03/23 21:52:48     86s]       delay calculator: calls=15918, total_wall_time=0.751s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9476, total_wall_time=1.727s, mean_wall_time=0.182ms
[03/23 21:52:48     86s]     Primary reporting skew groups after 'Improving clock skew':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262, avg=0.255, sd=0.005], skew [0.025 vs 0.100], 100% {0.237, 0.262} (wid=0.032 ws=0.020) (gid=0.238 gs=0.014)
[03/23 21:52:48     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:48     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:48     86s]     Skew group summary after 'Improving clock skew':
[03/23 21:52:48     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.262, avg=0.255, sd=0.005], skew [0.025 vs 0.100], 100% {0.237, 0.262} (wid=0.032 ws=0.020) (gid=0.238 gs=0.014)
[03/23 21:52:48     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     86s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]   Moving gates to reduce wire capacitance...
[03/23 21:52:48     86s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[03/23 21:52:48     86s]       delay calculator: calls=15918, total_wall_time=0.751s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]       legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]       steiner router: calls=9476, total_wall_time=1.727s, mean_wall_time=0.182ms
[03/23 21:52:48     86s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[03/23 21:52:48     86s]     Iteration 1...
[03/23 21:52:48     86s]       Artificially removing short and long paths...
[03/23 21:52:48     86s]         Clock DAG hash before 'Artificially removing short and long paths': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 21:52:48     86s]           delay calculator: calls=15918, total_wall_time=0.751s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]           legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]           steiner router: calls=9476, total_wall_time=1.727s, mean_wall_time=0.182ms
[03/23 21:52:48     86s]         For skew_group clk/typConstraintMode target band (0.237, 0.262)
[03/23 21:52:48     86s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:48     86s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:48     86s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[03/23 21:52:48     86s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 10104599932947012291 799606490491651674
[03/23 21:52:48     86s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[03/23 21:52:48     86s]           delay calculator: calls=15918, total_wall_time=0.751s, mean_wall_time=0.047ms
[03/23 21:52:48     86s]           legalizer: calls=1060, total_wall_time=0.019s, mean_wall_time=0.018ms
[03/23 21:52:48     86s]           steiner router: calls=9476, total_wall_time=1.727s, mean_wall_time=0.182ms
[03/23 21:52:48     86s]         Legalizer releasing space for clock trees
[03/23 21:52:49     86s]         Legalizing clock trees...
[03/23 21:52:49     86s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:49     86s]         Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:49     86s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.4)
[03/23 21:52:49     86s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[03/23 21:52:49     86s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 16809077683017592043 12427285159140579866
[03/23 21:52:49     86s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[03/23 21:52:49     86s]           delay calculator: calls=16168, total_wall_time=0.778s, mean_wall_time=0.048ms
[03/23 21:52:49     86s]           legalizer: calls=1168, total_wall_time=0.025s, mean_wall_time=0.021ms
[03/23 21:52:49     86s]           steiner router: calls=9588, total_wall_time=1.829s, mean_wall_time=0.191ms
[03/23 21:52:49     86s]         Moving gates: 
[03/23 21:52:49     86s]         Legalizer releasing space for clock trees
[03/23 21:52:49     87s]         ...20% ...Legalizing clock trees...
[03/23 21:52:49     88s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:49     88s]         40% ...60% ...80% ...100% 
[03/23 21:52:49     88s]         Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:49     88s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.2 real=0:00:00.5)
[03/23 21:52:49     88s]     Iteration 1 done.
[03/23 21:52:49     88s]     Iteration 2...
[03/23 21:52:49     88s]       Artificially removing short and long paths...
[03/23 21:52:49     88s]         Clock DAG hash before 'Artificially removing short and long paths': 15993700119675660478 13542165750272318535
[03/23 21:52:49     88s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 21:52:49     88s]           delay calculator: calls=16730, total_wall_time=0.832s, mean_wall_time=0.050ms
[03/23 21:52:49     88s]           legalizer: calls=1448, total_wall_time=0.038s, mean_wall_time=0.027ms
[03/23 21:52:49     88s]           steiner router: calls=9986, total_wall_time=2.202s, mean_wall_time=0.221ms
[03/23 21:52:49     88s]         For skew_group clk/typConstraintMode target band (0.235, 0.262)
[03/23 21:52:49     88s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:49     88s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:49     88s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[03/23 21:52:49     88s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 15993700119675660478 13542165750272318535
[03/23 21:52:49     88s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[03/23 21:52:49     88s]           delay calculator: calls=16734, total_wall_time=0.832s, mean_wall_time=0.050ms
[03/23 21:52:49     88s]           legalizer: calls=1448, total_wall_time=0.038s, mean_wall_time=0.027ms
[03/23 21:52:49     88s]           steiner router: calls=9990, total_wall_time=2.205s, mean_wall_time=0.221ms
[03/23 21:52:49     88s]         Legalizer releasing space for clock trees
[03/23 21:52:50     88s]         Legalizing clock trees...
[03/23 21:52:50     88s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:50     88s]         Legalizer API calls during this step: 102 succeeded with high effort: 102 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:50     88s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.3)
[03/23 21:52:50     88s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[03/23 21:52:50     88s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 3963190335178506946 10641801059285157507
[03/23 21:52:50     88s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[03/23 21:52:50     88s]           delay calculator: calls=16990, total_wall_time=0.856s, mean_wall_time=0.050ms
[03/23 21:52:50     88s]           legalizer: calls=1550, total_wall_time=0.041s, mean_wall_time=0.026ms
[03/23 21:52:50     88s]           steiner router: calls=10102, total_wall_time=2.281s, mean_wall_time=0.226ms
[03/23 21:52:50     88s]         Moving gates: 
[03/23 21:52:50     88s]         Legalizer releasing space for clock trees
[03/23 21:52:50     88s]         ...20% ...40% ...60% ...80% Legalizing clock trees...
[03/23 21:52:50     89s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:50     89s]         ...100% 
[03/23 21:52:50     89s]         Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:50     89s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.0 real=0:00:00.5)
[03/23 21:52:50     89s]     Iteration 2 done.
[03/23 21:52:50     89s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[03/23 21:52:50     89s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[03/23 21:52:50     89s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:50     89s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:50     89s]       misc counts      : r=1, pp=0
[03/23 21:52:50     89s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:50     89s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:50     89s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:50     89s]       wire capacitance : top=0.000pF, trunk=0.171pF, leaf=1.033pF, total=1.204pF
[03/23 21:52:50     89s]       wire lengths     : top=0.000um, trunk=1134.999um, leaf=6237.803um, total=7372.802um
[03/23 21:52:50     89s]       hp wire lengths  : top=0.000um, trunk=1067.600um, leaf=2391.800um, total=3459.400um
[03/23 21:52:50     89s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[03/23 21:52:50     89s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[03/23 21:52:50     89s]       Trunk : target=0.100ns count=7 avg=0.075ns sd=0.014ns min=0.047ns max=0.092ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:50     89s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.005ns min=0.082ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[03/23 21:52:50     89s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[03/23 21:52:50     89s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:50     89s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 437271340623481845 12753333665399550660
[03/23 21:52:50     89s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[03/23 21:52:50     89s]       delay calculator: calls=17463, total_wall_time=0.904s, mean_wall_time=0.052ms
[03/23 21:52:50     89s]       legalizer: calls=1830, total_wall_time=0.049s, mean_wall_time=0.027ms
[03/23 21:52:50     89s]       steiner router: calls=10514, total_wall_time=2.667s, mean_wall_time=0.254ms
[03/23 21:52:50     89s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[03/23 21:52:50     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.235, max=0.262, avg=0.253, sd=0.006], skew [0.027 vs 0.100], 100% {0.235, 0.262} (wid=0.035 ws=0.024) (gid=0.237 gs=0.019)
[03/23 21:52:50     89s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG472_S2/CK
[03/23 21:52:50     89s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:50     89s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[03/23 21:52:50     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.235, max=0.262, avg=0.253, sd=0.006], skew [0.027 vs 0.100], 100% {0.235, 0.262} (wid=0.035 ws=0.024) (gid=0.237 gs=0.019)
[03/23 21:52:50     89s]     Legalizer API calls during this step: 770 succeeded with high effort: 770 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:50     89s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:03.3 real=0:00:01.8)
[03/23 21:52:50     89s]   Reducing clock tree power 3...
[03/23 21:52:50     89s]     Clock DAG hash before 'Reducing clock tree power 3': 437271340623481845 12753333665399550660
[03/23 21:52:50     89s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[03/23 21:52:50     89s]       delay calculator: calls=17463, total_wall_time=0.904s, mean_wall_time=0.052ms
[03/23 21:52:50     89s]       legalizer: calls=1830, total_wall_time=0.049s, mean_wall_time=0.027ms
[03/23 21:52:50     89s]       steiner router: calls=10514, total_wall_time=2.667s, mean_wall_time=0.254ms
[03/23 21:52:50     89s]     Artificially removing short and long paths...
[03/23 21:52:50     89s]       Clock DAG hash before 'Artificially removing short and long paths': 437271340623481845 12753333665399550660
[03/23 21:52:50     89s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 21:52:50     89s]         delay calculator: calls=17463, total_wall_time=0.904s, mean_wall_time=0.052ms
[03/23 21:52:50     89s]         legalizer: calls=1830, total_wall_time=0.049s, mean_wall_time=0.027ms
[03/23 21:52:50     89s]         steiner router: calls=10514, total_wall_time=2.667s, mean_wall_time=0.254ms
[03/23 21:52:50     89s]       For skew_group clk/typConstraintMode target band (0.235, 0.262)
[03/23 21:52:50     89s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:50     89s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:50     89s]     Initial gate capacitance is (rise=1.555pF fall=1.555pF).
[03/23 21:52:50     89s]     Resizing gates: 
[03/23 21:52:50     89s]     Legalizer releasing space for clock trees
[03/23 21:52:50     89s]     ...20% ...40% ...60% ..Legalizing clock trees...
[03/23 21:52:50     89s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:50     89s]     .80% ...100% 
[03/23 21:52:50     89s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/23 21:52:50     89s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:50     89s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:50     89s]       misc counts      : r=1, pp=0
[03/23 21:52:50     89s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:50     89s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:50     89s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:50     89s]       wire capacitance : top=0.000pF, trunk=0.171pF, leaf=1.033pF, total=1.204pF
[03/23 21:52:50     89s]       wire lengths     : top=0.000um, trunk=1134.999um, leaf=6237.803um, total=7372.802um
[03/23 21:52:50     89s]       hp wire lengths  : top=0.000um, trunk=1067.600um, leaf=2391.800um, total=3459.400um
[03/23 21:52:50     89s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/23 21:52:50     89s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/23 21:52:50     89s]       Trunk : target=0.100ns count=7 avg=0.075ns sd=0.014ns min=0.047ns max=0.092ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:50     89s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.005ns min=0.082ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[03/23 21:52:50     89s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/23 21:52:50     89s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:50     89s]     Clock DAG hash after 'Reducing clock tree power 3': 437271340623481845 12753333665399550660
[03/23 21:52:50     89s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[03/23 21:52:50     89s]       delay calculator: calls=17696, total_wall_time=0.928s, mean_wall_time=0.052ms
[03/23 21:52:50     89s]       legalizer: calls=1875, total_wall_time=0.050s, mean_wall_time=0.027ms
[03/23 21:52:50     89s]       steiner router: calls=10534, total_wall_time=2.681s, mean_wall_time=0.255ms
[03/23 21:52:50     89s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/23 21:52:50     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.235, max=0.262, avg=0.253, sd=0.006], skew [0.027 vs 0.100], 100% {0.235, 0.262} (wid=0.035 ws=0.024) (gid=0.237 gs=0.019)
[03/23 21:52:50     89s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG472_S2/CK
[03/23 21:52:50     89s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:50     89s]     Skew group summary after 'Reducing clock tree power 3':
[03/23 21:52:50     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.235, max=0.262, avg=0.253, sd=0.006], skew [0.027 vs 0.100], 100% {0.235, 0.262} (wid=0.035 ws=0.024) (gid=0.237 gs=0.019)
[03/23 21:52:50     89s]     Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:50     89s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:52:50     89s]   Improving insertion delay...
[03/23 21:52:50     89s]     Clock DAG hash before 'Improving insertion delay': 437271340623481845 12753333665399550660
[03/23 21:52:50     89s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[03/23 21:52:50     89s]       delay calculator: calls=17696, total_wall_time=0.928s, mean_wall_time=0.052ms
[03/23 21:52:50     89s]       legalizer: calls=1875, total_wall_time=0.050s, mean_wall_time=0.027ms
[03/23 21:52:50     89s]       steiner router: calls=10534, total_wall_time=2.681s, mean_wall_time=0.255ms
[03/23 21:52:50     89s]     Clock DAG stats after 'Improving insertion delay':
[03/23 21:52:50     89s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:50     89s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:50     89s]       misc counts      : r=1, pp=0
[03/23 21:52:50     89s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:50     89s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:50     89s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:50     89s]       wire capacitance : top=0.000pF, trunk=0.171pF, leaf=1.033pF, total=1.204pF
[03/23 21:52:50     89s]       wire lengths     : top=0.000um, trunk=1134.999um, leaf=6237.803um, total=7372.802um
[03/23 21:52:50     89s]       hp wire lengths  : top=0.000um, trunk=1067.600um, leaf=2391.800um, total=3459.400um
[03/23 21:52:50     89s]     Clock DAG net violations after 'Improving insertion delay': none
[03/23 21:52:50     89s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/23 21:52:50     89s]       Trunk : target=0.100ns count=7 avg=0.075ns sd=0.014ns min=0.047ns max=0.092ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:50     89s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.005ns min=0.082ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[03/23 21:52:50     89s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/23 21:52:50     89s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:50     89s]     Clock DAG hash after 'Improving insertion delay': 437271340623481845 12753333665399550660
[03/23 21:52:50     89s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[03/23 21:52:50     89s]       delay calculator: calls=17812, total_wall_time=0.934s, mean_wall_time=0.052ms
[03/23 21:52:50     89s]       legalizer: calls=1910, total_wall_time=0.051s, mean_wall_time=0.027ms
[03/23 21:52:50     89s]       steiner router: calls=10586, total_wall_time=2.693s, mean_wall_time=0.254ms
[03/23 21:52:50     89s]     Primary reporting skew groups after 'Improving insertion delay':
[03/23 21:52:50     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.235, max=0.262, avg=0.253, sd=0.006], skew [0.027 vs 0.100], 100% {0.235, 0.262} (wid=0.035 ws=0.024) (gid=0.237 gs=0.019)
[03/23 21:52:50     89s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG472_S2/CK
[03/23 21:52:50     89s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:50     89s]     Skew group summary after 'Improving insertion delay':
[03/23 21:52:50     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.235, max=0.262, avg=0.253, sd=0.006], skew [0.027 vs 0.100], 100% {0.235, 0.262} (wid=0.035 ws=0.024) (gid=0.237 gs=0.019)
[03/23 21:52:50     89s]     Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:50     89s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:50     89s]   Wire Opt OverFix...
[03/23 21:52:50     89s]     Clock DAG hash before 'Wire Opt OverFix': 437271340623481845 12753333665399550660
[03/23 21:52:50     89s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[03/23 21:52:50     89s]       delay calculator: calls=17812, total_wall_time=0.934s, mean_wall_time=0.052ms
[03/23 21:52:50     89s]       legalizer: calls=1910, total_wall_time=0.051s, mean_wall_time=0.027ms
[03/23 21:52:50     89s]       steiner router: calls=10586, total_wall_time=2.693s, mean_wall_time=0.254ms
[03/23 21:52:50     89s]     Wire Reduction extra effort...
[03/23 21:52:50     89s]       Clock DAG hash before 'Wire Reduction extra effort': 437271340623481845 12753333665399550660
[03/23 21:52:50     89s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[03/23 21:52:50     89s]         delay calculator: calls=17812, total_wall_time=0.934s, mean_wall_time=0.052ms
[03/23 21:52:50     89s]         legalizer: calls=1910, total_wall_time=0.051s, mean_wall_time=0.027ms
[03/23 21:52:50     89s]         steiner router: calls=10586, total_wall_time=2.693s, mean_wall_time=0.254ms
[03/23 21:52:50     89s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[03/23 21:52:50     89s]       Artificially removing short and long paths...
[03/23 21:52:50     89s]         Clock DAG hash before 'Artificially removing short and long paths': 437271340623481845 12753333665399550660
[03/23 21:52:50     89s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 21:52:50     89s]           delay calculator: calls=17812, total_wall_time=0.934s, mean_wall_time=0.052ms
[03/23 21:52:50     89s]           legalizer: calls=1910, total_wall_time=0.051s, mean_wall_time=0.027ms
[03/23 21:52:50     89s]           steiner router: calls=10586, total_wall_time=2.693s, mean_wall_time=0.254ms
[03/23 21:52:50     89s]         For skew_group clk/typConstraintMode target band (0.235, 0.262)
[03/23 21:52:50     89s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:50     89s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:50     89s]       Global shorten wires A0...
[03/23 21:52:50     89s]         Clock DAG hash before 'Global shorten wires A0': 437271340623481845 12753333665399550660
[03/23 21:52:50     89s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[03/23 21:52:50     89s]           delay calculator: calls=17812, total_wall_time=0.934s, mean_wall_time=0.052ms
[03/23 21:52:50     89s]           legalizer: calls=1910, total_wall_time=0.051s, mean_wall_time=0.027ms
[03/23 21:52:50     89s]           steiner router: calls=10586, total_wall_time=2.693s, mean_wall_time=0.254ms
[03/23 21:52:50     90s]         Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:50     90s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:50     90s]       Move For Wirelength - core...
[03/23 21:52:50     90s]         Clock DAG hash before 'Move For Wirelength - core': 437271340623481845 12753333665399550660
[03/23 21:52:50     90s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/23 21:52:50     90s]           delay calculator: calls=17944, total_wall_time=0.948s, mean_wall_time=0.053ms
[03/23 21:52:50     90s]           legalizer: calls=1936, total_wall_time=0.052s, mean_wall_time=0.027ms
[03/23 21:52:50     90s]           steiner router: calls=10604, total_wall_time=2.706s, mean_wall_time=0.255ms
[03/23 21:52:51     90s]         Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=3, computed=17, moveTooSmall=33, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=50, accepted=2
[03/23 21:52:51     90s]         Max accepted move=14.400um, total accepted move=24.800um, average move=12.400um
[03/23 21:52:51     90s]         Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=4, computed=16, moveTooSmall=36, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=51, accepted=0
[03/23 21:52:51     90s]         Max accepted move=0.000um, total accepted move=0.000um
[03/23 21:52:51     90s]         Legalizer API calls during this step: 118 succeeded with high effort: 118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:51     90s]       Move For Wirelength - core done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/23 21:52:51     90s]       Global shorten wires A1...
[03/23 21:52:51     90s]         Clock DAG hash before 'Global shorten wires A1': 11235968226238154269 3123401285828873468
[03/23 21:52:51     90s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[03/23 21:52:51     90s]           delay calculator: calls=18552, total_wall_time=1.001s, mean_wall_time=0.054ms
[03/23 21:52:51     90s]           legalizer: calls=2054, total_wall_time=0.056s, mean_wall_time=0.027ms
[03/23 21:52:51     90s]           steiner router: calls=10870, total_wall_time=2.883s, mean_wall_time=0.265ms
[03/23 21:52:51     90s]         Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:51     90s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:51     90s]       Move For Wirelength - core...
[03/23 21:52:51     90s]         Clock DAG hash before 'Move For Wirelength - core': 11235968226238154269 3123401285828873468
[03/23 21:52:51     90s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/23 21:52:51     90s]           delay calculator: calls=18686, total_wall_time=1.014s, mean_wall_time=0.054ms
[03/23 21:52:51     90s]           legalizer: calls=2080, total_wall_time=0.056s, mean_wall_time=0.027ms
[03/23 21:52:51     90s]           steiner router: calls=10888, total_wall_time=2.894s, mean_wall_time=0.266ms
[03/23 21:52:51     90s]         Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=16, computed=4, moveTooSmall=30, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=4, accepted=0
[03/23 21:52:51     90s]         Max accepted move=0.000um, total accepted move=0.000um
[03/23 21:52:51     90s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:51     90s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:51     90s]       Global shorten wires B...
[03/23 21:52:51     90s]         Clock DAG hash before 'Global shorten wires B': 11235968226238154269 3123401285828873468
[03/23 21:52:51     90s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[03/23 21:52:51     90s]           delay calculator: calls=18715, total_wall_time=1.016s, mean_wall_time=0.054ms
[03/23 21:52:51     90s]           legalizer: calls=2085, total_wall_time=0.057s, mean_wall_time=0.027ms
[03/23 21:52:51     90s]           steiner router: calls=10902, total_wall_time=2.902s, mean_wall_time=0.266ms
[03/23 21:52:51     91s]         Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:51     91s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:52:51     91s]       Move For Wirelength - branch...
[03/23 21:52:51     91s]         Clock DAG hash before 'Move For Wirelength - branch': 11235968226238154269 3123401285828873468
[03/23 21:52:51     91s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[03/23 21:52:51     91s]           delay calculator: calls=18957, total_wall_time=1.039s, mean_wall_time=0.055ms
[03/23 21:52:51     91s]           legalizer: calls=2161, total_wall_time=0.059s, mean_wall_time=0.027ms
[03/23 21:52:51     91s]           steiner router: calls=11000, total_wall_time=2.966s, mean_wall_time=0.270ms
[03/23 21:52:52     91s]         Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=0, computed=20, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=23, accepted=1
[03/23 21:52:52     91s]         Max accepted move=1.200um, total accepted move=1.200um, average move=1.200um
[03/23 21:52:52     91s]         Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=19, computed=1, moveTooSmall=0, resolved=0, predictFail=35, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[03/23 21:52:52     91s]         Max accepted move=0.000um, total accepted move=0.000um
[03/23 21:52:52     91s]         Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:52     91s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:52     91s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[03/23 21:52:52     91s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/23 21:52:52     91s]         cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:52     91s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:52     91s]         misc counts      : r=1, pp=0
[03/23 21:52:52     91s]         cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:52     91s]         cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:52     91s]         sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:52     91s]         wire capacitance : top=0.000pF, trunk=0.169pF, leaf=1.034pF, total=1.203pF
[03/23 21:52:52     91s]         wire lengths     : top=0.000um, trunk=1120.601um, leaf=6240.403um, total=7361.004um
[03/23 21:52:52     91s]         hp wire lengths  : top=0.000um, trunk=1066.400um, leaf=2391.600um, total=3458.000um
[03/23 21:52:52     91s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/23 21:52:52     91s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/23 21:52:52     91s]         Trunk : target=0.100ns count=7 avg=0.075ns sd=0.014ns min=0.047ns max=0.092ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 21:52:52     91s]         Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.005ns min=0.082ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[03/23 21:52:52     91s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[03/23 21:52:52     91s]          Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:52     91s]       Clock DAG hash after 'Wire Reduction extra effort': 18370754167364127707 16285640400119473282
[03/23 21:52:52     91s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[03/23 21:52:52     91s]         delay calculator: calls=18979, total_wall_time=1.041s, mean_wall_time=0.055ms
[03/23 21:52:52     91s]         legalizer: calls=2188, total_wall_time=0.059s, mean_wall_time=0.027ms
[03/23 21:52:52     91s]         steiner router: calls=11022, total_wall_time=2.981s, mean_wall_time=0.270ms
[03/23 21:52:52     91s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/23 21:52:52     91s]         skew_group clk/typConstraintMode: insertion delay [min=0.235, max=0.262, avg=0.253, sd=0.006], skew [0.027 vs 0.100], 100% {0.235, 0.262} (wid=0.035 ws=0.024) (gid=0.236 gs=0.018)
[03/23 21:52:52     91s]             min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG472_S2/CK
[03/23 21:52:52     91s]             max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/CK
[03/23 21:52:52     91s]       Skew group summary after 'Wire Reduction extra effort':
[03/23 21:52:52     91s]         skew_group clk/typConstraintMode: insertion delay [min=0.235, max=0.262, avg=0.253, sd=0.006], skew [0.027 vs 0.100], 100% {0.235, 0.262} (wid=0.035 ws=0.024) (gid=0.236 gs=0.018)
[03/23 21:52:52     91s]       Legalizer API calls during this step: 278 succeeded with high effort: 278 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:52     91s]     Wire Reduction extra effort done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/23 21:52:52     91s]     Optimizing orientation...
[03/23 21:52:52     91s]     FlipOpt...
[03/23 21:52:52     91s]     Disconnecting clock tree from netlist...
[03/23 21:52:52     91s]     Disconnecting clock tree from netlist done.
[03/23 21:52:52     91s]     Performing Single Threaded FlipOpt
[03/23 21:52:52     91s]     Optimizing orientation on clock cells...
[03/23 21:52:52     91s]       Orientation Wirelength Optimization: Attempted = 22 , Succeeded = 4 , Constraints Broken = 16 , CannotMove = 2 , Illegal = 0 , Other = 0
[03/23 21:52:52     91s]     Optimizing orientation on clock cells done.
[03/23 21:52:52     91s]     Resynthesising clock tree into netlist...
[03/23 21:52:52     91s]       Reset timing graph...
[03/23 21:52:52     91s] Ignoring AAE DB Resetting ...
[03/23 21:52:52     91s]       Reset timing graph done.
[03/23 21:52:52     91s]     Resynthesising clock tree into netlist done.
[03/23 21:52:52     91s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:52     91s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:52     91s] End AAE Lib Interpolated Model. (MEM=3304.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:52     91s]     Clock DAG stats after 'Wire Opt OverFix':
[03/23 21:52:52     91s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:52     91s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:52     91s]       misc counts      : r=1, pp=0
[03/23 21:52:52     91s]       cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:52     91s]       cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:52     91s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:52     91s]       wire capacitance : top=0.000pF, trunk=0.168pF, leaf=1.033pF, total=1.202pF
[03/23 21:52:52     91s]       wire lengths     : top=0.000um, trunk=1106.201um, leaf=6235.001um, total=7341.202um
[03/23 21:52:52     91s]       hp wire lengths  : top=0.000um, trunk=1066.400um, leaf=2391.600um, total=3458.000um
[03/23 21:52:52     91s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/23 21:52:52     91s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/23 21:52:52     91s]       Trunk : target=0.100ns count=7 avg=0.079ns sd=0.017ns min=0.047ns max=0.098ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[03/23 21:52:52     91s]       Leaf  : target=0.100ns count=14 avg=0.091ns sd=0.005ns min=0.082ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 6 <= 0.090ns, 2 <= 0.095ns, 6 <= 0.100ns}
[03/23 21:52:52     91s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/23 21:52:52     91s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:52     91s]     Clock DAG hash after 'Wire Opt OverFix': 10965212784233268300 11654463496753648805
[03/23 21:52:52     91s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[03/23 21:52:52     91s]       delay calculator: calls=19000, total_wall_time=1.044s, mean_wall_time=0.055ms
[03/23 21:52:52     91s]       legalizer: calls=2188, total_wall_time=0.059s, mean_wall_time=0.027ms
[03/23 21:52:52     91s]       steiner router: calls=11097, total_wall_time=3.023s, mean_wall_time=0.272ms
[03/23 21:52:52     91s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/23 21:52:52     91s]       skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.281, avg=0.259, sd=0.014], skew [0.050 vs 0.100], 100% {0.231, 0.281} (wid=0.056 ws=0.045) (gid=0.232 gs=0.017)
[03/23 21:52:52     91s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/CK
[03/23 21:52:52     91s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG125_S2/CK
[03/23 21:52:52     91s]     Skew group summary after 'Wire Opt OverFix':
[03/23 21:52:52     91s]       skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.281, avg=0.259, sd=0.014], skew [0.050 vs 0.100], 100% {0.231, 0.281} (wid=0.056 ws=0.045) (gid=0.232 gs=0.017)
[03/23 21:52:52     91s]     Legalizer API calls during this step: 278 succeeded with high effort: 278 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:52     91s]   Wire Opt OverFix done. (took cpu=0:00:01.3 real=0:00:01.3)
[03/23 21:52:52     91s]   Total capacitance is (rise=2.757pF fall=2.757pF), of which (rise=1.202pF fall=1.202pF) is wire, and (rise=1.555pF fall=1.555pF) is gate.
[03/23 21:52:52     91s]   Stage::Polishing done. (took cpu=0:00:05.0 real=0:00:03.4)
[03/23 21:52:52     91s]   Stage::Updating netlist...
[03/23 21:52:52     91s]   Reset timing graph...
[03/23 21:52:52     91s] Ignoring AAE DB Resetting ...
[03/23 21:52:52     91s]   Reset timing graph done.
[03/23 21:52:52     91s]   Setting non-default rules before calling refine place.
[03/23 21:52:52     91s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:52:52     91s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3304.0M, EPOCH TIME: 1679622772.151939
[03/23 21:52:52     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 21:52:52     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:52     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:52     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:52     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.011, REAL:0.007, MEM:3073.0M, EPOCH TIME: 1679622772.158494
[03/23 21:52:52     91s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:52     91s]   Leaving CCOpt scope - ClockRefiner...
[03/23 21:52:52     91s]   Assigned high priority to 20 instances.
[03/23 21:52:52     91s]   Soft fixed 20 clock instances.
[03/23 21:52:52     91s]   Performing Clock Only Refine Place.
[03/23 21:52:52     91s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[03/23 21:52:52     91s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3073.0M, EPOCH TIME: 1679622772.163462
[03/23 21:52:52     91s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3073.0M, EPOCH TIME: 1679622772.163616
[03/23 21:52:52     91s] Processing tracks to init pin-track alignment.
[03/23 21:52:52     91s] z: 2, totalTracks: 1
[03/23 21:52:52     91s] z: 4, totalTracks: 1
[03/23 21:52:52     91s] z: 6, totalTracks: 1
[03/23 21:52:52     91s] z: 8, totalTracks: 1
[03/23 21:52:52     91s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:52     91s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3073.0M, EPOCH TIME: 1679622772.167601
[03/23 21:52:52     91s] Info: 20 insts are soft-fixed.
[03/23 21:52:52     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:52     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:52     91s] 
[03/23 21:52:52     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:52     91s] OPERPROF:       Starting CMU at level 4, MEM:3137.0M, EPOCH TIME: 1679622772.192157
[03/23 21:52:52     91s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.004, MEM:3169.0M, EPOCH TIME: 1679622772.196465
[03/23 21:52:52     91s] 
[03/23 21:52:52     91s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:52     91s] Info: 20 insts are soft-fixed.
[03/23 21:52:52     91s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.032, REAL:0.032, MEM:3073.0M, EPOCH TIME: 1679622772.199299
[03/23 21:52:52     91s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3073.0M, EPOCH TIME: 1679622772.199458
[03/23 21:52:52     91s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.004, MEM:3073.0M, EPOCH TIME: 1679622772.203107
[03/23 21:52:52     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3073.0MB).
[03/23 21:52:52     91s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:3073.0M, EPOCH TIME: 1679622772.203995
[03/23 21:52:52     91s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:3073.0M, EPOCH TIME: 1679622772.204087
[03/23 21:52:52     91s] TDRefine: refinePlace mode is spiral
[03/23 21:52:52     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.7
[03/23 21:52:52     91s] OPERPROF: Starting RefinePlace at level 1, MEM:3073.0M, EPOCH TIME: 1679622772.204234
[03/23 21:52:52     91s] *** Starting refinePlace (0:01:31 mem=3073.0M) ***
[03/23 21:52:52     91s] Total net bbox length = 6.871e+04 (3.146e+04 3.725e+04) (ext = 2.960e+03)
[03/23 21:52:52     91s] 
[03/23 21:52:52     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:52     91s] Info: 20 insts are soft-fixed.
[03/23 21:52:52     91s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:52     91s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:52     91s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:52     91s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:52     91s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:52     91s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3073.0M, EPOCH TIME: 1679622772.213897
[03/23 21:52:52     91s] Starting refinePlace ...
[03/23 21:52:52     91s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:52     91s] One DDP V2 for no tweak run.
[03/23 21:52:52     91s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:52     91s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3073.0MB
[03/23 21:52:52     91s] Statistics of distance of Instance movement in refine placement:
[03/23 21:52:52     91s]   maximum (X+Y) =         0.00 um
[03/23 21:52:52     91s]   mean    (X+Y) =         0.00 um
[03/23 21:52:52     91s] Summary Report:
[03/23 21:52:52     91s] Instances move: 0 (out of 2619 movable)
[03/23 21:52:52     91s] Instances flipped: 0
[03/23 21:52:52     91s] Mean displacement: 0.00 um
[03/23 21:52:52     91s] Max displacement: 0.00 um 
[03/23 21:52:52     91s] Total instances moved : 0
[03/23 21:52:52     91s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.005, REAL:0.005, MEM:3073.0M, EPOCH TIME: 1679622772.219096
[03/23 21:52:52     91s] Total net bbox length = 6.871e+04 (3.146e+04 3.725e+04) (ext = 2.960e+03)
[03/23 21:52:52     91s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3073.0MB
[03/23 21:52:52     91s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3073.0MB) @(0:01:31 - 0:01:31).
[03/23 21:52:52     91s] *** Finished refinePlace (0:01:31 mem=3073.0M) ***
[03/23 21:52:52     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.7
[03/23 21:52:52     91s] OPERPROF: Finished RefinePlace at level 1, CPU:0.016, REAL:0.017, MEM:3073.0M, EPOCH TIME: 1679622772.220890
[03/23 21:52:52     91s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3073.0M, EPOCH TIME: 1679622772.220980
[03/23 21:52:52     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 21:52:52     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:52     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:52     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:52     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.015, MEM:3073.0M, EPOCH TIME: 1679622772.235625
[03/23 21:52:52     91s]   ClockRefiner summary
[03/23 21:52:52     91s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 736).
[03/23 21:52:52     91s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 20).
[03/23 21:52:52     91s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 716).
[03/23 21:52:52     91s]   Restoring pStatusCts on 20 clock instances.
[03/23 21:52:52     91s]   Revert refine place priority changes on 0 instances.
[03/23 21:52:52     91s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:52     91s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:52     91s]   CCOpt::Phase::Implementation done. (took cpu=0:00:06.1 real=0:00:04.3)
[03/23 21:52:52     91s]   CCOpt::Phase::eGRPC...
[03/23 21:52:52     91s]   eGR Post Conditioning loop iteration 0...
[03/23 21:52:52     91s]     Clock implementation routing...
[03/23 21:52:52     91s]       Leaving CCOpt scope - Routing Tools...
[03/23 21:52:52     91s] Net route status summary:
[03/23 21:52:52     91s]   Clock:        21 (unrouted=21, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:52     91s]   Non-clock:  5616 (unrouted=2951, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2951, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:52     91s]       Routing using eGR only...
[03/23 21:52:52     91s]         Early Global Route - eGR only step...
[03/23 21:52:52     91s] (ccopt eGR): There are 21 nets to be routed. 0 nets have skip routing designation.
[03/23 21:52:52     91s] (ccopt eGR): There are 21 nets for routing of which 21 have one or more fixed wires.
[03/23 21:52:52     91s] (ccopt eGR): Start to route 21 all nets
[03/23 21:52:52     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:52     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:52     91s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3073.01 MB )
[03/23 21:52:52     91s] (I)      ================== Layers ==================
[03/23 21:52:52     91s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:52     91s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:52:52     91s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:52     91s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:52:52     91s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:52:52     91s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:52:52     91s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:52:52     91s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:52:52     91s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:52:52     91s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:52:52     91s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:52:52     91s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:52:52     91s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:52:52     91s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:52:52     91s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:52:52     91s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:52:52     91s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:52:52     91s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:52:52     91s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:52:52     91s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:52     91s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:52:52     91s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:52     91s] (I)      Started Import and model ( Curr Mem: 3073.01 MB )
[03/23 21:52:52     91s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:52     91s] (I)      == Non-default Options ==
[03/23 21:52:52     91s] (I)      Clean congestion better                            : true
[03/23 21:52:52     91s] (I)      Estimate vias on DPT layer                         : true
[03/23 21:52:52     91s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 21:52:52     91s] (I)      Layer constraints as soft constraints              : true
[03/23 21:52:52     91s] (I)      Soft top layer                                     : true
[03/23 21:52:52     91s] (I)      Skip prospective layer relax nets                  : true
[03/23 21:52:52     91s] (I)      Better NDR handling                                : true
[03/23 21:52:52     91s] (I)      Improved NDR modeling in LA                        : true
[03/23 21:52:52     91s] (I)      Routing cost fix for NDR handling                  : true
[03/23 21:52:52     91s] (I)      Block tracks for preroutes                         : true
[03/23 21:52:52     91s] (I)      Assign IRoute by net group key                     : true
[03/23 21:52:52     91s] (I)      Block unroutable channels                          : true
[03/23 21:52:52     91s] (I)      Block unroutable channels 3D                       : true
[03/23 21:52:52     91s] (I)      Bound layer relaxed segment wl                     : true
[03/23 21:52:52     91s] (I)      Blocked pin reach length threshold                 : 2
[03/23 21:52:52     91s] (I)      Check blockage within NDR space in TA              : true
[03/23 21:52:52     91s] (I)      Skip must join for term with via pillar            : true
[03/23 21:52:52     91s] (I)      Model find APA for IO pin                          : true
[03/23 21:52:52     91s] (I)      On pin location for off pin term                   : true
[03/23 21:52:52     91s] (I)      Handle EOL spacing                                 : true
[03/23 21:52:52     91s] (I)      Merge PG vias by gap                               : true
[03/23 21:52:52     91s] (I)      Maximum routing layer                              : 4
[03/23 21:52:52     91s] (I)      Route selected nets only                           : true
[03/23 21:52:52     91s] (I)      Refine MST                                         : true
[03/23 21:52:52     91s] (I)      Honor PRL                                          : true
[03/23 21:52:52     91s] (I)      Strong congestion aware                            : true
[03/23 21:52:52     91s] (I)      Improved initial location for IRoutes              : true
[03/23 21:52:52     91s] (I)      Multi panel TA                                     : true
[03/23 21:52:52     91s] (I)      Penalize wire overlap                              : true
[03/23 21:52:52     91s] (I)      Expand small instance blockage                     : true
[03/23 21:52:52     91s] (I)      Reduce via in TA                                   : true
[03/23 21:52:52     91s] (I)      SS-aware routing                                   : true
[03/23 21:52:52     91s] (I)      Improve tree edge sharing                          : true
[03/23 21:52:52     91s] (I)      Improve 2D via estimation                          : true
[03/23 21:52:52     91s] (I)      Refine Steiner tree                                : true
[03/23 21:52:52     91s] (I)      Build spine tree                                   : true
[03/23 21:52:52     91s] (I)      Model pass through capacity                        : true
[03/23 21:52:52     91s] (I)      Extend blockages by a half GCell                   : true
[03/23 21:52:52     91s] (I)      Consider pin shapes                                : true
[03/23 21:52:52     91s] (I)      Consider pin shapes for all nodes                  : true
[03/23 21:52:52     91s] (I)      Consider NR APA                                    : true
[03/23 21:52:52     91s] (I)      Consider IO pin shape                              : true
[03/23 21:52:52     91s] (I)      Fix pin connection bug                             : true
[03/23 21:52:52     91s] (I)      Consider layer RC for local wires                  : true
[03/23 21:52:52     91s] (I)      Route to clock mesh pin                            : true
[03/23 21:52:52     91s] (I)      LA-aware pin escape length                         : 2
[03/23 21:52:52     91s] (I)      Connect multiple ports                             : true
[03/23 21:52:52     91s] (I)      Split for must join                                : true
[03/23 21:52:52     91s] (I)      Number of threads                                  : 6
[03/23 21:52:52     91s] (I)      Routing effort level                               : 10000
[03/23 21:52:52     91s] (I)      Prefer layer length threshold                      : 8
[03/23 21:52:52     91s] (I)      Overflow penalty cost                              : 10
[03/23 21:52:52     91s] (I)      A-star cost                                        : 0.300000
[03/23 21:52:52     91s] (I)      Misalignment cost                                  : 10.000000
[03/23 21:52:52     91s] (I)      Threshold for short IRoute                         : 6
[03/23 21:52:52     91s] (I)      Via cost during post routing                       : 1.000000
[03/23 21:52:52     91s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 21:52:52     91s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 21:52:52     91s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 21:52:52     91s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 21:52:52     91s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 21:52:52     91s] (I)      PG-aware similar topology routing                  : true
[03/23 21:52:52     91s] (I)      Maze routing via cost fix                          : true
[03/23 21:52:52     91s] (I)      Apply PRL on PG terms                              : true
[03/23 21:52:52     91s] (I)      Apply PRL on obs objects                           : true
[03/23 21:52:52     91s] (I)      Handle range-type spacing rules                    : true
[03/23 21:52:52     91s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 21:52:52     91s] (I)      Parallel spacing query fix                         : true
[03/23 21:52:52     91s] (I)      Force source to root IR                            : true
[03/23 21:52:52     91s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 21:52:52     91s] (I)      Do not relax to DPT layer                          : true
[03/23 21:52:52     91s] (I)      No DPT in post routing                             : true
[03/23 21:52:52     91s] (I)      Modeling PG via merging fix                        : true
[03/23 21:52:52     91s] (I)      Shield aware TA                                    : true
[03/23 21:52:52     91s] (I)      Strong shield aware TA                             : true
[03/23 21:52:52     91s] (I)      Overflow calculation fix in LA                     : true
[03/23 21:52:52     91s] (I)      Post routing fix                                   : true
[03/23 21:52:52     91s] (I)      Strong post routing                                : true
[03/23 21:52:52     91s] (I)      Access via pillar from top                         : true
[03/23 21:52:52     91s] (I)      NDR via pillar fix                                 : true
[03/23 21:52:52     91s] (I)      Violation on path threshold                        : 1
[03/23 21:52:52     91s] (I)      Pass through capacity modeling                     : true
[03/23 21:52:52     91s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 21:52:52     91s] (I)      Select term pin box for io pin                     : true
[03/23 21:52:52     91s] (I)      Penalize NDR sharing                               : true
[03/23 21:52:52     91s] (I)      Enable special modeling                            : false
[03/23 21:52:52     91s] (I)      Keep fixed segments                                : true
[03/23 21:52:52     91s] (I)      Reorder net groups by key                          : true
[03/23 21:52:52     91s] (I)      Increase net scenic ratio                          : true
[03/23 21:52:52     91s] (I)      Method to set GCell size                           : row
[03/23 21:52:52     91s] (I)      Connect multiple ports and must join fix           : true
[03/23 21:52:52     91s] (I)      Avoid high resistance layers                       : true
[03/23 21:52:52     91s] (I)      Model find APA for IO pin fix                      : true
[03/23 21:52:52     91s] (I)      Avoid connecting non-metal layers                  : true
[03/23 21:52:52     91s] (I)      Use track pitch for NDR                            : true
[03/23 21:52:52     91s] (I)      Enable layer relax to lower layer                  : true
[03/23 21:52:52     91s] (I)      Enable layer relax to upper layer                  : true
[03/23 21:52:52     91s] (I)      Top layer relaxation fix                           : true
[03/23 21:52:52     91s] (I)      Handle non-default track width                     : false
[03/23 21:52:52     91s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:52:52     91s] (I)      Use row-based GCell size
[03/23 21:52:52     91s] (I)      Use row-based GCell align
[03/23 21:52:52     91s] (I)      layer 0 area = 89000
[03/23 21:52:52     91s] (I)      layer 1 area = 120000
[03/23 21:52:52     91s] (I)      layer 2 area = 120000
[03/23 21:52:52     91s] (I)      layer 3 area = 120000
[03/23 21:52:52     91s] (I)      GCell unit size   : 3600
[03/23 21:52:52     91s] (I)      GCell multiplier  : 1
[03/23 21:52:52     91s] (I)      GCell row height  : 3600
[03/23 21:52:52     91s] (I)      Actual row height : 3600
[03/23 21:52:52     91s] (I)      GCell align ref   : 7000 7000
[03/23 21:52:52     91s] [NR-eGR] Track table information for default rule: 
[03/23 21:52:52     91s] [NR-eGR] M1 has single uniform track structure
[03/23 21:52:52     91s] [NR-eGR] M2 has single uniform track structure
[03/23 21:52:52     91s] [NR-eGR] M3 has single uniform track structure
[03/23 21:52:52     91s] [NR-eGR] M4 has single uniform track structure
[03/23 21:52:52     91s] [NR-eGR] M5 has single uniform track structure
[03/23 21:52:52     91s] [NR-eGR] M6 has single uniform track structure
[03/23 21:52:52     91s] [NR-eGR] MQ has single uniform track structure
[03/23 21:52:52     91s] [NR-eGR] LM has single uniform track structure
[03/23 21:52:52     91s] (I)      ============== Default via ===============
[03/23 21:52:52     91s] (I)      +---+------------------+-----------------+
[03/23 21:52:52     91s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:52:52     91s] (I)      +---+------------------+-----------------+
[03/23 21:52:52     91s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:52:52     91s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:52:52     91s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:52:52     91s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:52:52     91s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:52:52     91s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:52:52     91s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:52:52     91s] (I)      +---+------------------+-----------------+
[03/23 21:52:52     91s] [NR-eGR] Read 74 PG shapes
[03/23 21:52:52     91s] [NR-eGR] Read 0 clock shapes
[03/23 21:52:52     91s] [NR-eGR] Read 0 other shapes
[03/23 21:52:52     91s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:52:52     91s] [NR-eGR] #Instance Blockages : 0
[03/23 21:52:52     91s] [NR-eGR] #PG Blockages       : 74
[03/23 21:52:52     91s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:52:52     91s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:52:52     91s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:52:52     91s] [NR-eGR] #Other Blockages    : 0
[03/23 21:52:52     91s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:52:52     91s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 21:52:52     91s] [NR-eGR] Read 2686 nets ( ignored 2665 )
[03/23 21:52:52     91s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 21:52:52     91s] (I)      early_global_route_priority property id does not exist.
[03/23 21:52:52     91s] (I)      Read Num Blocks=4103  Num Prerouted Wires=0  Num CS=0
[03/23 21:52:52     91s] (I)      Layer 1 (V) : #blockages 1429 : #preroutes 0
[03/23 21:52:52     91s] (I)      Layer 2 (H) : #blockages 2034 : #preroutes 0
[03/23 21:52:52     91s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 21:52:52     91s] (I)      Moved 1 terms for better access 
[03/23 21:52:52     91s] (I)      Number of ignored nets                =      0
[03/23 21:52:52     91s] (I)      Number of connected nets              =      0
[03/23 21:52:52     91s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 21:52:52     91s] (I)      Number of clock nets                  =     21.  Ignored: No
[03/23 21:52:52     91s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:52:52     91s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:52:52     91s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:52:52     91s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:52:52     91s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:52:52     91s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:52:52     91s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:52:52     91s] [NR-eGR] There are 21 clock nets ( 21 with NDR ).
[03/23 21:52:52     91s] (I)      Ndr track 0 does not exist
[03/23 21:52:52     91s] (I)      Ndr track 0 does not exist
[03/23 21:52:52     91s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:52:52     91s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:52:52     91s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:52:52     91s] (I)      Site width          :   400  (dbu)
[03/23 21:52:52     91s] (I)      Row height          :  3600  (dbu)
[03/23 21:52:52     91s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:52:52     91s] (I)      GCell width         :  3600  (dbu)
[03/23 21:52:52     91s] (I)      GCell height        :  3600  (dbu)
[03/23 21:52:52     91s] (I)      Grid                :    83   111     4
[03/23 21:52:52     91s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:52:52     91s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:52:52     91s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:52:52     91s] (I)      Default wire width  :   160   200   200   200
[03/23 21:52:52     91s] (I)      Default wire space  :   160   200   200   200
[03/23 21:52:52     91s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:52:52     91s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:52:52     91s] (I)      First track coord   :   400   400   400   400
[03/23 21:52:52     91s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:52:52     91s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:52:52     91s] (I)      Num of masks        :     1     1     1     1
[03/23 21:52:52     91s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:52:52     91s] (I)      --------------------------------------------------------
[03/23 21:52:52     91s] 
[03/23 21:52:52     91s] [NR-eGR] ============ Routing rule table ============
[03/23 21:52:52     91s] [NR-eGR] Rule id: 0  Nets: 21
[03/23 21:52:52     91s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 21:52:52     91s] (I)                    Layer    2    3    4 
[03/23 21:52:52     91s] (I)                    Pitch  800  800  800 
[03/23 21:52:52     91s] (I)             #Used tracks    2    2    2 
[03/23 21:52:52     91s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:52     91s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 21:52:52     91s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:52:52     91s] (I)                    Layer    2    3    4 
[03/23 21:52:52     91s] (I)                    Pitch  400  400  400 
[03/23 21:52:52     91s] (I)             #Used tracks    1    1    1 
[03/23 21:52:52     91s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:52     91s] [NR-eGR] ========================================
[03/23 21:52:52     91s] [NR-eGR] 
[03/23 21:52:52     91s] (I)      =============== Blocked Tracks ===============
[03/23 21:52:52     91s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:52     91s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:52:52     91s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:52     91s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:52:52     91s] (I)      |     2 |   83139 |    18931 |        22.77% |
[03/23 21:52:52     91s] (I)      |     3 |   82917 |    37827 |        45.62% |
[03/23 21:52:52     91s] (I)      |     4 |   83139 |    38031 |        45.74% |
[03/23 21:52:52     91s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:52     91s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3065.01 MB )
[03/23 21:52:52     91s] (I)      Reset routing kernel
[03/23 21:52:52     91s] (I)      Started Global Routing ( Curr Mem: 3065.01 MB )
[03/23 21:52:52     91s] (I)      totalPins=757  totalGlobalPin=757 (100.00%)
[03/23 21:52:52     91s] (I)      total 2D Cap : 100261 = (49889 H, 50372 V)
[03/23 21:52:52     91s] [NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1a Route ============
[03/23 21:52:52     91s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 168
[03/23 21:52:52     91s] (I)      Usage: 2133 = (1018 H, 1115 V) = (2.04% H, 2.21% V) = (3.665e+03um H, 4.014e+03um V)
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1b Route ============
[03/23 21:52:52     91s] (I)      Usage: 2138 = (1027 H, 1111 V) = (2.06% H, 2.21% V) = (3.697e+03um H, 4.000e+03um V)
[03/23 21:52:52     91s] (I)      Overflow of layer group 1: 1.80% H + 2.18% V. EstWL: 7.696800e+03um
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1c Route ============
[03/23 21:52:52     91s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:52     91s] (I)      Usage: 2211 = (1035 H, 1176 V) = (2.07% H, 2.33% V) = (3.726e+03um H, 4.234e+03um V)
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1d Route ============
[03/23 21:52:52     91s] (I)      Usage: 2240 = (1047 H, 1193 V) = (2.10% H, 2.37% V) = (3.769e+03um H, 4.295e+03um V)
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1e Route ============
[03/23 21:52:52     91s] (I)      Usage: 2239 = (1047 H, 1192 V) = (2.10% H, 2.37% V) = (3.769e+03um H, 4.291e+03um V)
[03/23 21:52:52     91s] [NR-eGR] Early Global Route overflow of layer group 1: 1.68% H + 2.18% V. EstWL: 8.060400e+03um
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1f Route ============
[03/23 21:52:52     91s] (I)      Usage: 2454 = (1189 H, 1265 V) = (2.38% H, 2.51% V) = (4.280e+03um H, 4.554e+03um V)
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1g Route ============
[03/23 21:52:52     91s] (I)      Usage: 1243 = (592 H, 651 V) = (1.19% H, 1.29% V) = (2.131e+03um H, 2.344e+03um V)
[03/23 21:52:52     91s] (I)      #Nets         : 21
[03/23 21:52:52     91s] (I)      #Relaxed nets : 20
[03/23 21:52:52     91s] (I)      Wire length   : 2
[03/23 21:52:52     91s] [NR-eGR] Create a new net group with 20 nets and layer range [2, 4]
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1h Route ============
[03/23 21:52:52     91s] (I)      Usage: 1241 = (591 H, 650 V) = (1.18% H, 1.29% V) = (2.128e+03um H, 2.340e+03um V)
[03/23 21:52:52     91s] (I)      total 2D Cap : 181243 = (49889 H, 131354 V)
[03/23 21:52:52     91s] [NR-eGR] Layer group 2: route 20 net(s) in layer range [2, 4]
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1a Route ============
[03/23 21:52:52     91s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 158
[03/23 21:52:52     91s] (I)      Usage: 4629 = (2130 H, 2499 V) = (4.27% H, 1.90% V) = (7.668e+03um H, 8.996e+03um V)
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1b Route ============
[03/23 21:52:52     91s] (I)      Usage: 4629 = (2130 H, 2499 V) = (4.27% H, 1.90% V) = (7.668e+03um H, 8.996e+03um V)
[03/23 21:52:52     91s] (I)      Overflow of layer group 2: 1.77% H + 0.00% V. EstWL: 1.666440e+04um
[03/23 21:52:52     91s] (I)      Congestion metric : 1.77%H 0.00%V, 1.77%HV
[03/23 21:52:52     91s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1c Route ============
[03/23 21:52:52     91s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:52     91s] (I)      Usage: 4638 = (2132 H, 2506 V) = (4.27% H, 1.91% V) = (7.675e+03um H, 9.022e+03um V)
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1d Route ============
[03/23 21:52:52     91s] (I)      Usage: 5345 = (2040 H, 3305 V) = (4.09% H, 2.52% V) = (7.344e+03um H, 1.190e+04um V)
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1e Route ============
[03/23 21:52:52     91s] (I)      Usage: 5434 = (2032 H, 3402 V) = (4.07% H, 2.59% V) = (7.315e+03um H, 1.225e+04um V)
[03/23 21:52:52     91s] [NR-eGR] Early Global Route overflow of layer group 2: 2.23% H + 0.00% V. EstWL: 1.956240e+04um
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1f Route ============
[03/23 21:52:52     91s] (I)      Usage: 5522 = (1996 H, 3526 V) = (4.00% H, 2.68% V) = (7.186e+03um H, 1.269e+04um V)
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1g Route ============
[03/23 21:52:52     91s] (I)      Usage: 5224 = (1988 H, 3236 V) = (3.98% H, 2.46% V) = (7.157e+03um H, 1.165e+04um V)
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] (I)      ============  Phase 1h Route ============
[03/23 21:52:52     91s] (I)      Usage: 5224 = (1982 H, 3242 V) = (3.97% H, 2.47% V) = (7.135e+03um H, 1.167e+04um V)
[03/23 21:52:52     91s] (I)      
[03/23 21:52:52     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:52:52     91s] [NR-eGR]                        OverCon           OverCon            
[03/23 21:52:52     91s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 21:52:52     91s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 21:52:52     91s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:52:52     91s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:52     91s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:52     91s] [NR-eGR]      M3 ( 3)        18( 0.20%)         2( 0.02%)   ( 0.22%) 
[03/23 21:52:52     91s] [NR-eGR]      M4 ( 4)        16( 0.18%)         2( 0.02%)   ( 0.20%) 
[03/23 21:52:52     91s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:52:52     91s] [NR-eGR]        Total        34( 0.13%)         4( 0.01%)   ( 0.14%) 
[03/23 21:52:52     91s] [NR-eGR] 
[03/23 21:52:52     91s] (I)      Finished Global Routing ( CPU: 0.38 sec, Real: 0.30 sec, Curr Mem: 3073.01 MB )
[03/23 21:52:52     91s] (I)      total 2D Cap : 196526 = (60167 H, 136359 V)
[03/23 21:52:52     91s] [NR-eGR] Overflow after Early Global Route 0.22% H + 0.00% V
[03/23 21:52:52     91s] (I)      ============= Track Assignment ============
[03/23 21:52:52     91s] (I)      Started Track Assignment (6T) ( Curr Mem: 3073.01 MB )
[03/23 21:52:52     91s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:52:52     91s] (I)      Run Multi-thread track assignment
[03/23 21:52:52     91s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3073.01 MB )
[03/23 21:52:52     91s] (I)      Started Export ( Curr Mem: 3073.01 MB )
[03/23 21:52:52     91s] [NR-eGR]             Length (um)   Vias 
[03/23 21:52:52     91s] [NR-eGR] -------------------------------
[03/23 21:52:52     91s] [NR-eGR]  M1  (1H)             0   9444 
[03/23 21:52:52     91s] [NR-eGR]  M2  (2V)         38728  14894 
[03/23 21:52:52     91s] [NR-eGR]  M3  (3H)         39195   1033 
[03/23 21:52:52     91s] [NR-eGR]  M4  (4V)          8325      0 
[03/23 21:52:52     91s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:52:52     91s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:52:52     91s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:52:52     91s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:52:52     91s] [NR-eGR] -------------------------------
[03/23 21:52:52     91s] [NR-eGR]      Total        86248  25371 
[03/23 21:52:52     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:52     91s] [NR-eGR] Total half perimeter of net bounding box: 68708um
[03/23 21:52:52     91s] [NR-eGR] Total length: 86248um, number of vias: 25371
[03/23 21:52:52     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:52     91s] [NR-eGR] Total eGR-routed clock nets wire length: 9462um, number of vias: 2436
[03/23 21:52:52     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:52     91s] [NR-eGR] Report for selected net(s) only.
[03/23 21:52:52     91s] [NR-eGR]             Length (um)  Vias 
[03/23 21:52:52     91s] [NR-eGR] ------------------------------
[03/23 21:52:52     91s] [NR-eGR]  M1  (1H)             0   756 
[03/23 21:52:52     91s] [NR-eGR]  M2  (2V)          3437  1213 
[03/23 21:52:52     91s] [NR-eGR]  M3  (3H)          3194   467 
[03/23 21:52:52     91s] [NR-eGR]  M4  (4V)          2830     0 
[03/23 21:52:52     91s] [NR-eGR]  M5  (5H)             0     0 
[03/23 21:52:52     91s] [NR-eGR]  M6  (6V)             0     0 
[03/23 21:52:52     91s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 21:52:52     91s] [NR-eGR]  LM  (8V)             0     0 
[03/23 21:52:52     91s] [NR-eGR] ------------------------------
[03/23 21:52:52     91s] [NR-eGR]      Total         9462  2436 
[03/23 21:52:52     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:52     91s] [NR-eGR] Total half perimeter of net bounding box: 3483um
[03/23 21:52:52     91s] [NR-eGR] Total length: 9462um, number of vias: 2436
[03/23 21:52:52     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:52     91s] [NR-eGR] Total routed clock nets wire length: 9462um, number of vias: 2436
[03/23 21:52:52     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:52     91s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3073.01 MB )
[03/23 21:52:52     91s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.38 sec, Curr Mem: 3073.01 MB )
[03/23 21:52:52     91s] (I)      ======================================= Runtime Summary =======================================
[03/23 21:52:52     91s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 21:52:52     91s] (I)      -----------------------------------------------------------------------------------------------
[03/23 21:52:52     91s] (I)       Early Global Route kernel                   100.00%  61.10 sec  61.48 sec  0.38 sec  0.47 sec 
[03/23 21:52:52     91s] (I)       +-Import and model                            9.78%  61.11 sec  61.14 sec  0.04 sec  0.04 sec 
[03/23 21:52:52     91s] (I)       | +-Create place DB                           1.82%  61.11 sec  61.11 sec  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)       | | +-Import place data                       1.76%  61.11 sec  61.11 sec  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)       | | | +-Read instances and placement          0.55%  61.11 sec  61.11 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Read nets                             1.09%  61.11 sec  61.11 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | +-Create route DB                           5.60%  61.11 sec  61.13 sec  0.02 sec  0.02 sec 
[03/23 21:52:52     91s] (I)       | | +-Import route data (6T)                  4.61%  61.12 sec  61.13 sec  0.02 sec  0.02 sec 
[03/23 21:52:52     91s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.89%  61.12 sec  61.12 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Read routing blockages              0.00%  61.12 sec  61.12 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Read instance blockages             0.14%  61.12 sec  61.12 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Read PG blockages                   0.31%  61.12 sec  61.12 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Read clock blockages                0.02%  61.12 sec  61.12 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Read other blockages                0.02%  61.12 sec  61.12 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Read halo blockages                 0.01%  61.12 sec  61.12 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Read boundary cut boxes             0.00%  61.12 sec  61.12 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Read blackboxes                       0.01%  61.12 sec  61.12 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Read prerouted                        0.22%  61.12 sec  61.12 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Read unlegalized nets                 0.09%  61.13 sec  61.13 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Read nets                             0.04%  61.13 sec  61.13 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Set up via pillars                    0.00%  61.13 sec  61.13 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Initialize 3D grid graph              0.05%  61.13 sec  61.13 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Model blockage capacity               1.21%  61.13 sec  61.13 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Initialize 3D capacity              1.08%  61.13 sec  61.13 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Move terms for access (6T)            0.49%  61.13 sec  61.13 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | +-Read aux data                             0.00%  61.13 sec  61.13 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | +-Others data preparation                   0.04%  61.13 sec  61.13 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | +-Create route kernel                       1.99%  61.13 sec  61.14 sec  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)       +-Global Routing                             80.42%  61.14 sec  61.45 sec  0.30 sec  0.38 sec 
[03/23 21:52:52     91s] (I)       | +-Initialization                            0.03%  61.14 sec  61.14 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | +-Net group 1                              32.41%  61.14 sec  61.27 sec  0.12 sec  0.15 sec 
[03/23 21:52:52     91s] (I)       | | +-Generate topology (6T)                  0.75%  61.14 sec  61.15 sec  0.00 sec  0.01 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1a                                1.22%  61.15 sec  61.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Pattern routing (6T)                  0.49%  61.15 sec  61.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.27%  61.15 sec  61.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1b                                0.65%  61.15 sec  61.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Monotonic routing (6T)                0.48%  61.15 sec  61.15 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1c                                0.66%  61.16 sec  61.16 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Two level Routing                     0.60%  61.16 sec  61.16 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Two Level Routing (Regular)         0.23%  61.16 sec  61.16 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Two Level Routing (Strong)          0.22%  61.16 sec  61.16 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1d                               13.05%  61.16 sec  61.21 sec  0.05 sec  0.08 sec 
[03/23 21:52:52     91s] (I)       | | | +-Detoured routing (6T)                12.97%  61.16 sec  61.21 sec  0.05 sec  0.08 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1e                                0.36%  61.21 sec  61.21 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Route legalization                    0.28%  61.21 sec  61.21 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Legalize Blockage Violations        0.24%  61.21 sec  61.21 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1f                               13.19%  61.21 sec  61.26 sec  0.05 sec  0.05 sec 
[03/23 21:52:52     91s] (I)       | | | +-Congestion clean                     13.12%  61.21 sec  61.26 sec  0.05 sec  0.05 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1g                                0.78%  61.26 sec  61.26 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Post Routing                          0.73%  61.26 sec  61.26 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1h                                0.07%  61.26 sec  61.26 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Post Routing                          0.02%  61.26 sec  61.26 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Layer assignment (6T)                   0.71%  61.26 sec  61.27 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | +-Net group 2                              47.31%  61.27 sec  61.44 sec  0.18 sec  0.22 sec 
[03/23 21:52:52     91s] (I)       | | +-Generate topology (6T)                  0.38%  61.27 sec  61.27 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1a                                0.81%  61.27 sec  61.27 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Pattern routing (6T)                  0.47%  61.27 sec  61.27 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  61.27 sec  61.27 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Add via demand to 2D                  0.03%  61.27 sec  61.27 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1b                                0.58%  61.27 sec  61.27 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Monotonic routing (6T)                0.43%  61.27 sec  61.27 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1c                                0.45%  61.27 sec  61.28 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Two level Routing                     0.41%  61.27 sec  61.28 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Two Level Routing (Regular)         0.16%  61.27 sec  61.28 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  61.28 sec  61.28 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1d                               20.22%  61.28 sec  61.35 sec  0.08 sec  0.10 sec 
[03/23 21:52:52     91s] (I)       | | | +-Detoured routing (6T)                20.15%  61.28 sec  61.35 sec  0.08 sec  0.10 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1e                                0.41%  61.35 sec  61.35 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Route legalization                    0.34%  61.35 sec  61.35 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | | +-Legalize Blockage Violations        0.30%  61.35 sec  61.35 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1f                               18.20%  61.35 sec  61.42 sec  0.07 sec  0.07 sec 
[03/23 21:52:52     91s] (I)       | | | +-Congestion clean                     18.12%  61.35 sec  61.42 sec  0.07 sec  0.07 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1g                                1.20%  61.42 sec  61.43 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Post Routing                          1.13%  61.42 sec  61.43 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Phase 1h                                0.97%  61.43 sec  61.43 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | | +-Post Routing                          0.89%  61.43 sec  61.43 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Layer assignment (6T)                   2.75%  61.43 sec  61.44 sec  0.01 sec  0.03 sec 
[03/23 21:52:52     91s] (I)       +-Export 3D cong map                          0.26%  61.45 sec  61.45 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | +-Export 2D cong map                        0.05%  61.45 sec  61.45 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       +-Extract Global 3D Wires                     0.02%  61.45 sec  61.45 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       +-Track Assignment (6T)                       1.60%  61.45 sec  61.45 sec  0.01 sec  0.02 sec 
[03/23 21:52:52     91s] (I)       | +-Initialization                            0.02%  61.45 sec  61.45 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | +-Track Assignment Kernel                   1.46%  61.45 sec  61.45 sec  0.01 sec  0.02 sec 
[03/23 21:52:52     91s] (I)       | +-Free Memory                               0.00%  61.45 sec  61.45 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       +-Export                                      5.61%  61.45 sec  61.48 sec  0.02 sec  0.03 sec 
[03/23 21:52:52     91s] (I)       | +-Export DB wires                           0.77%  61.45 sec  61.46 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Export all nets (6T)                    0.34%  61.45 sec  61.46 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | | +-Set wire vias (6T)                      0.34%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       | +-Report wirelength                         3.80%  61.46 sec  61.47 sec  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)       | +-Update net boxes                          0.86%  61.47 sec  61.48 sec  0.00 sec  0.01 sec 
[03/23 21:52:52     91s] (I)       | +-Update timing                             0.00%  61.48 sec  61.48 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)       +-Postprocess design                          0.17%  61.48 sec  61.48 sec  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)      ======================= Summary by functions ========================
[03/23 21:52:52     91s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:52:52     91s] (I)      ---------------------------------------------------------------------
[03/23 21:52:52     91s] (I)        0  Early Global Route kernel           100.00%  0.38 sec  0.47 sec 
[03/23 21:52:52     91s] (I)        1  Global Routing                       80.42%  0.30 sec  0.38 sec 
[03/23 21:52:52     91s] (I)        1  Import and model                      9.78%  0.04 sec  0.04 sec 
[03/23 21:52:52     91s] (I)        1  Export                                5.61%  0.02 sec  0.03 sec 
[03/23 21:52:52     91s] (I)        1  Track Assignment (6T)                 1.60%  0.01 sec  0.02 sec 
[03/23 21:52:52     91s] (I)        1  Export 3D cong map                    0.26%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        1  Postprocess design                    0.17%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        2  Net group 2                          47.31%  0.18 sec  0.22 sec 
[03/23 21:52:52     91s] (I)        2  Net group 1                          32.41%  0.12 sec  0.15 sec 
[03/23 21:52:52     91s] (I)        2  Create route DB                       5.60%  0.02 sec  0.02 sec 
[03/23 21:52:52     91s] (I)        2  Report wirelength                     3.80%  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)        2  Create route kernel                   1.99%  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)        2  Create place DB                       1.82%  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)        2  Track Assignment Kernel               1.46%  0.01 sec  0.02 sec 
[03/23 21:52:52     91s] (I)        2  Update net boxes                      0.86%  0.00 sec  0.01 sec 
[03/23 21:52:52     91s] (I)        2  Export DB wires                       0.77%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        2  Export 2D cong map                    0.05%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        2  Initialization                        0.05%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        3  Phase 1d                             33.26%  0.13 sec  0.18 sec 
[03/23 21:52:52     91s] (I)        3  Phase 1f                             31.39%  0.12 sec  0.12 sec 
[03/23 21:52:52     91s] (I)        3  Import route data (6T)                4.61%  0.02 sec  0.02 sec 
[03/23 21:52:52     91s] (I)        3  Layer assignment (6T)                 3.46%  0.01 sec  0.03 sec 
[03/23 21:52:52     91s] (I)        3  Phase 1a                              2.03%  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)        3  Phase 1g                              1.98%  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)        3  Import place data                     1.76%  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)        3  Phase 1b                              1.23%  0.00 sec  0.01 sec 
[03/23 21:52:52     91s] (I)        3  Generate topology (6T)                1.13%  0.00 sec  0.01 sec 
[03/23 21:52:52     91s] (I)        3  Phase 1c                              1.11%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        3  Phase 1h                              1.04%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        3  Phase 1e                              0.77%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        3  Export all nets (6T)                  0.34%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        3  Set wire vias (6T)                    0.34%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Detoured routing (6T)                33.12%  0.13 sec  0.18 sec 
[03/23 21:52:52     91s] (I)        4  Congestion clean                     31.24%  0.12 sec  0.12 sec 
[03/23 21:52:52     91s] (I)        4  Post Routing                          2.77%  0.01 sec  0.01 sec 
[03/23 21:52:52     91s] (I)        4  Model blockage capacity               1.21%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Read nets                             1.13%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Two level Routing                     1.01%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Pattern routing (6T)                  0.96%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Monotonic routing (6T)                0.90%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Read blockages ( Layer 2-4 )          0.89%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Route legalization                    0.62%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Read instances and placement          0.55%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Move terms for access (6T)            0.49%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Pattern Routing Avoiding Blockages    0.41%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Read prerouted                        0.22%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Read unlegalized nets                 0.09%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Add via demand to 2D                  0.03%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Initialize 3D capacity                1.08%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Legalize Blockage Violations          0.54%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Two Level Routing (Regular)           0.39%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Two Level Routing (Strong)            0.38%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Read PG blockages                     0.31%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Read instance blockages               0.14%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 21:52:52     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:52     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:52     91s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
[03/23 21:52:52     91s]       Routing using eGR only done.
[03/23 21:52:52     91s] Net route status summary:
[03/23 21:52:52     91s]   Clock:        21 (unrouted=0, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:52     91s]   Non-clock:  5616 (unrouted=2951, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2951, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:52     91s] 
[03/23 21:52:52     91s] CCOPT: Done with clock implementation routing.
[03/23 21:52:52     91s] 
[03/23 21:52:52     91s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:00.5)
[03/23 21:52:52     91s]     Clock implementation routing done.
[03/23 21:52:52     91s]     Leaving CCOpt scope - extractRC...
[03/23 21:52:52     91s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 21:52:52     91s] Extraction called for design 'PE_top' of instances=2619 and nets=5637 using extraction engine 'preRoute' .
[03/23 21:52:52     91s] PreRoute RC Extraction called for design PE_top.
[03/23 21:52:52     91s] RC Extraction called in multi-corner(1) mode.
[03/23 21:52:52     91s] RCMode: PreRoute
[03/23 21:52:52     91s]       RC Corner Indexes            0   
[03/23 21:52:52     91s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:52:52     91s] Resistance Scaling Factor    : 1.00000 
[03/23 21:52:52     91s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:52:52     91s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:52:52     91s] Shrink Factor                : 1.00000
[03/23 21:52:52     91s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:52:52     91s] Using Quantus QRC technology file ...
[03/23 21:52:52     91s] 
[03/23 21:52:52     91s] Trim Metal Layers:
[03/23 21:52:52     91s] LayerId::1 widthSet size::1
[03/23 21:52:52     91s] LayerId::2 widthSet size::1
[03/23 21:52:52     91s] LayerId::3 widthSet size::1
[03/23 21:52:52     91s] LayerId::4 widthSet size::1
[03/23 21:52:52     91s] LayerId::5 widthSet size::1
[03/23 21:52:52     91s] LayerId::6 widthSet size::1
[03/23 21:52:52     91s] LayerId::7 widthSet size::1
[03/23 21:52:52     91s] LayerId::8 widthSet size::1
[03/23 21:52:52     91s] Updating RC grid for preRoute extraction ...
[03/23 21:52:52     91s] eee: pegSigSF::1.070000
[03/23 21:52:52     91s] Initializing multi-corner resistance tables ...
[03/23 21:52:52     91s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:52:52     91s] eee: l::2 avDens::0.124639 usedTrk::1099.314168 availTrk::8820.000000 sigTrk::1099.314168
[03/23 21:52:52     91s] eee: l::3 avDens::0.121794 usedTrk::1183.839996 availTrk::9720.000000 sigTrk::1183.839996
[03/23 21:52:52     91s] eee: l::4 avDens::0.026907 usedTrk::261.538888 availTrk::9720.000000 sigTrk::261.538888
[03/23 21:52:52     91s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:52     91s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:52     91s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:52     91s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:52     91s] {RT rc-typ 0 4 4 0}
[03/23 21:52:52     91s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.071557 aWlH=0.000000 lMod=0 pMax=0.809700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:52:52     91s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3073.012M)
[03/23 21:52:52     91s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 21:52:52     91s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:52     91s]     Leaving CCOpt scope - Initializing placement interface...
[03/23 21:52:52     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:3073.0M, EPOCH TIME: 1679622772.767647
[03/23 21:52:52     91s] Processing tracks to init pin-track alignment.
[03/23 21:52:52     91s] z: 2, totalTracks: 1
[03/23 21:52:52     91s] z: 4, totalTracks: 1
[03/23 21:52:52     91s] z: 6, totalTracks: 1
[03/23 21:52:52     91s] z: 8, totalTracks: 1
[03/23 21:52:52     91s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:52     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3073.0M, EPOCH TIME: 1679622772.771120
[03/23 21:52:52     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:52     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:52     91s] 
[03/23 21:52:52     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:52     91s] OPERPROF:     Starting CMU at level 3, MEM:3137.0M, EPOCH TIME: 1679622772.789070
[03/23 21:52:52     91s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3169.0M, EPOCH TIME: 1679622772.793253
[03/23 21:52:52     91s] 
[03/23 21:52:52     91s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:52     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.024, MEM:3073.0M, EPOCH TIME: 1679622772.794814
[03/23 21:52:52     91s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3073.0M, EPOCH TIME: 1679622772.794926
[03/23 21:52:52     91s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3073.0M, EPOCH TIME: 1679622772.798886
[03/23 21:52:52     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3073.0MB).
[03/23 21:52:52     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.032, MEM:3073.0M, EPOCH TIME: 1679622772.799780
[03/23 21:52:52     91s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:52     91s]     Legalizer reserving space for clock trees
[03/23 21:52:52     91s]     Calling post conditioning for eGRPC...
[03/23 21:52:52     91s]       eGRPC...
[03/23 21:52:52     91s]         eGRPC active optimizations:
[03/23 21:52:52     91s]          - Move Down
[03/23 21:52:52     91s]          - Downsizing before DRV sizing
[03/23 21:52:52     91s]          - DRV fixing with sizing
[03/23 21:52:52     91s]          - Move to fanout
[03/23 21:52:52     91s]          - Cloning
[03/23 21:52:52     91s]         
[03/23 21:52:52     91s]         Currently running CTS, using active skew data
[03/23 21:52:52     91s]         Reset bufferability constraints...
[03/23 21:52:52     91s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/23 21:52:52     91s]         Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:52:52     91s] End AAE Lib Interpolated Model. (MEM=3073.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:52     92s]         Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:52     92s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:52     92s]         Clock DAG stats eGRPC initial state:
[03/23 21:52:52     92s]           cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:52     92s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:52     92s]           misc counts      : r=1, pp=0
[03/23 21:52:52     92s]           cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:52     92s]           cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:52     92s]           sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:52     92s]           wire capacitance : top=0.000pF, trunk=0.293pF, leaf=1.299pF, total=1.592pF
[03/23 21:52:52     92s]           wire lengths     : top=0.000um, trunk=1906.940um, leaf=7555.000um, total=9461.940um
[03/23 21:52:52     92s]           hp wire lengths  : top=0.000um, trunk=1066.400um, leaf=2391.600um, total=3458.000um
[03/23 21:52:52     92s]         Clock DAG net violations eGRPC initial state:
[03/23 21:52:52     92s]           Remaining Transition : {count=10, worst=[0.045ns, 0.033ns, 0.019ns, 0.019ns, 0.016ns, 0.010ns, 0.008ns, 0.007ns, 0.005ns, 0.004ns]} avg=0.017ns sd=0.013ns sum=0.165ns
[03/23 21:52:52     92s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/23 21:52:52     92s]           Trunk : target=0.100ns count=7 avg=0.096ns sd=0.031ns min=0.048ns max=0.145ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:52     92s]           Leaf  : target=0.100ns count=14 avg=0.105ns sd=0.011ns min=0.096ns max=0.133ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns} {2 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:52     92s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/23 21:52:52     92s]            Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:52     92s]         Clock DAG hash eGRPC initial state: 10965212784233268300 11654463496753648805
[03/23 21:52:52     92s]         CTS services accumulated run-time stats eGRPC initial state:
[03/23 21:52:52     92s]           delay calculator: calls=19021, total_wall_time=1.048s, mean_wall_time=0.055ms
[03/23 21:52:52     92s]           legalizer: calls=2208, total_wall_time=0.060s, mean_wall_time=0.027ms
[03/23 21:52:52     92s]           steiner router: calls=11118, total_wall_time=3.038s, mean_wall_time=0.273ms
[03/23 21:52:52     92s]         Primary reporting skew groups eGRPC initial state:
[03/23 21:52:52     92s]           skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.330, avg=0.293, sd=0.020], skew [0.076 vs 0.100], 100% {0.253, 0.330} (wid=0.076 ws=0.056) (gid=0.256 gs=0.030)
[03/23 21:52:52     92s]               min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG444_S2/CK
[03/23 21:52:52     92s]               max path sink: accumulation0/clk_r_REG65_S3/CK
[03/23 21:52:52     92s]         Skew group summary eGRPC initial state:
[03/23 21:52:52     92s]           skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.330, avg=0.293, sd=0.020], skew [0.076 vs 0.100], 100% {0.253, 0.330} (wid=0.076 ws=0.056) (gid=0.256 gs=0.030)
[03/23 21:52:52     92s]         eGRPC Moving buffers...
[03/23 21:52:52     92s]           Clock DAG hash before 'eGRPC Moving buffers': 10965212784233268300 11654463496753648805
[03/23 21:52:52     92s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[03/23 21:52:52     92s]             delay calculator: calls=19021, total_wall_time=1.048s, mean_wall_time=0.055ms
[03/23 21:52:52     92s]             legalizer: calls=2208, total_wall_time=0.060s, mean_wall_time=0.027ms
[03/23 21:52:52     92s]             steiner router: calls=11118, total_wall_time=3.038s, mean_wall_time=0.273ms
[03/23 21:52:52     92s]           Violation analysis...
[03/23 21:52:52     92s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:52     92s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:52:52     92s]           
[03/23 21:52:52     92s]             Nodes to move:         1
[03/23 21:52:52     92s]             Processed:             1
[03/23 21:52:52     92s]             Moved (slew improved): 0
[03/23 21:52:52     92s]             Moved (slew fixed):    0
[03/23 21:52:52     92s]             Not moved:             1
[03/23 21:52:52     92s]           Clock DAG stats after 'eGRPC Moving buffers':
[03/23 21:52:52     92s]             cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:52     92s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:52     92s]             misc counts      : r=1, pp=0
[03/23 21:52:52     92s]             cell areas       : b=0.000um^2, i=378.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.720um^2
[03/23 21:52:52     92s]             cell capacitance : b=0.000pF, i=0.520pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.520pF
[03/23 21:52:52     92s]             sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:52     92s]             wire capacitance : top=0.000pF, trunk=0.293pF, leaf=1.299pF, total=1.592pF
[03/23 21:52:52     92s]             wire lengths     : top=0.000um, trunk=1906.940um, leaf=7555.000um, total=9461.940um
[03/23 21:52:52     92s]             hp wire lengths  : top=0.000um, trunk=1066.400um, leaf=2391.600um, total=3458.000um
[03/23 21:52:52     92s]           Clock DAG net violations after 'eGRPC Moving buffers':
[03/23 21:52:52     92s]             Remaining Transition : {count=10, worst=[0.045ns, 0.033ns, 0.019ns, 0.019ns, 0.016ns, 0.010ns, 0.008ns, 0.007ns, 0.005ns, 0.004ns]} avg=0.017ns sd=0.013ns sum=0.165ns
[03/23 21:52:52     92s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[03/23 21:52:52     92s]             Trunk : target=0.100ns count=7 avg=0.096ns sd=0.031ns min=0.048ns max=0.145ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:52     92s]             Leaf  : target=0.100ns count=14 avg=0.105ns sd=0.011ns min=0.096ns max=0.133ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns} {2 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:52     92s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[03/23 21:52:52     92s]              Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:52     92s]           Clock DAG hash after 'eGRPC Moving buffers': 10965212784233268300 11654463496753648805
[03/23 21:52:52     92s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[03/23 21:52:52     92s]             delay calculator: calls=19113, total_wall_time=1.058s, mean_wall_time=0.055ms
[03/23 21:52:52     92s]             legalizer: calls=2211, total_wall_time=0.060s, mean_wall_time=0.027ms
[03/23 21:52:52     92s]             steiner router: calls=11118, total_wall_time=3.038s, mean_wall_time=0.273ms
[03/23 21:52:52     92s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[03/23 21:52:52     92s]             skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.330], skew [0.076 vs 0.100]
[03/23 21:52:52     92s]                 min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG444_S2/CK
[03/23 21:52:52     92s]                 max path sink: accumulation0/clk_r_REG65_S3/CK
[03/23 21:52:52     92s]           Skew group summary after 'eGRPC Moving buffers':
[03/23 21:52:52     92s]             skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.330], skew [0.076 vs 0.100]
[03/23 21:52:52     92s]           Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:52     92s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:52     92s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[03/23 21:52:52     92s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 10965212784233268300 11654463496753648805
[03/23 21:52:52     92s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 21:52:52     92s]             delay calculator: calls=19113, total_wall_time=1.058s, mean_wall_time=0.055ms
[03/23 21:52:52     92s]             legalizer: calls=2211, total_wall_time=0.060s, mean_wall_time=0.027ms
[03/23 21:52:52     92s]             steiner router: calls=11118, total_wall_time=3.038s, mean_wall_time=0.273ms
[03/23 21:52:52     92s]           Artificially removing long paths...
[03/23 21:52:52     92s]             Clock DAG hash before 'Artificially removing long paths': 10965212784233268300 11654463496753648805
[03/23 21:52:52     92s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[03/23 21:52:52     92s]               delay calculator: calls=19113, total_wall_time=1.058s, mean_wall_time=0.055ms
[03/23 21:52:52     92s]               legalizer: calls=2211, total_wall_time=0.060s, mean_wall_time=0.027ms
[03/23 21:52:52     92s]               steiner router: calls=11118, total_wall_time=3.038s, mean_wall_time=0.273ms
[03/23 21:52:52     92s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:52     92s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:52     92s]           Modifying slew-target multiplier from 1 to 0.9
[03/23 21:52:52     92s]           Downsizing prefiltering...
[03/23 21:52:52     92s]           Downsizing prefiltering done.
[03/23 21:52:52     92s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:52:52     92s]           DoDownSizing Summary : numSized = 1, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 19, numSkippedDueToCloseToSkewTarget = 1
[03/23 21:52:52     92s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[03/23 21:52:52     92s]           Downsizing prefiltering...
[03/23 21:52:52     92s]           Downsizing prefiltering done.
[03/23 21:52:52     92s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:52:52     92s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
[03/23 21:52:52     92s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/23 21:52:52     92s]           Reverting slew-target multiplier from 0.9 to 1
[03/23 21:52:52     92s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 21:52:52     92s]             cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:52     92s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:52     92s]             misc counts      : r=1, pp=0
[03/23 21:52:52     92s]             cell areas       : b=0.000um^2, i=375.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=375.840um^2
[03/23 21:52:52     92s]             cell capacitance : b=0.000pF, i=0.515pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.515pF
[03/23 21:52:52     92s]             sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:52     92s]             wire capacitance : top=0.000pF, trunk=0.293pF, leaf=1.299pF, total=1.592pF
[03/23 21:52:52     92s]             wire lengths     : top=0.000um, trunk=1906.940um, leaf=7555.000um, total=9461.940um
[03/23 21:52:52     92s]             hp wire lengths  : top=0.000um, trunk=1066.400um, leaf=2391.600um, total=3458.000um
[03/23 21:52:52     92s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 21:52:52     92s]             Remaining Transition : {count=10, worst=[0.044ns, 0.033ns, 0.019ns, 0.019ns, 0.015ns, 0.008ns, 0.007ns, 0.007ns, 0.005ns, 0.004ns]} avg=0.016ns sd=0.013ns sum=0.162ns
[03/23 21:52:52     92s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 21:52:52     92s]             Trunk : target=0.100ns count=7 avg=0.097ns sd=0.030ns min=0.048ns max=0.144ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:52     92s]             Leaf  : target=0.100ns count=14 avg=0.105ns sd=0.011ns min=0.096ns max=0.133ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns} {2 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:52     92s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[03/23 21:52:52     92s]              Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:52     92s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 12543306180444853780 8347419897081483773
[03/23 21:52:52     92s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 21:52:52     92s]             delay calculator: calls=19150, total_wall_time=1.061s, mean_wall_time=0.055ms
[03/23 21:52:52     92s]             legalizer: calls=2213, total_wall_time=0.060s, mean_wall_time=0.027ms
[03/23 21:52:52     92s]             steiner router: calls=11134, total_wall_time=3.038s, mean_wall_time=0.273ms
[03/23 21:52:52     92s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 21:52:52     92s]             skew_group clk/typConstraintMode: insertion delay [min=0.262, max=0.327], skew [0.066 vs 0.100]
[03/23 21:52:52     92s]                 min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG444_S2/CK
[03/23 21:52:52     92s]                 max path sink: accumulation0/clk_r_REG65_S3/CK
[03/23 21:52:52     92s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 21:52:52     92s]             skew_group clk/typConstraintMode: insertion delay [min=0.262, max=0.327], skew [0.066 vs 0.100]
[03/23 21:52:52     92s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:52     92s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:52     92s]         eGRPC Fixing DRVs...
[03/23 21:52:52     92s]           Clock DAG hash before 'eGRPC Fixing DRVs': 12543306180444853780 8347419897081483773
[03/23 21:52:52     92s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[03/23 21:52:52     92s]             delay calculator: calls=19150, total_wall_time=1.061s, mean_wall_time=0.055ms
[03/23 21:52:52     92s]             legalizer: calls=2213, total_wall_time=0.060s, mean_wall_time=0.027ms
[03/23 21:52:52     92s]             steiner router: calls=11134, total_wall_time=3.038s, mean_wall_time=0.273ms
[03/23 21:52:52     92s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:52:53     92s]           CCOpt-eGRPC: considered: 21, tested: 21, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
[03/23 21:52:53     92s]           
[03/23 21:52:53     92s]           PRO Statistics: Fix DRVs (cell sizing):
[03/23 21:52:53     92s]           =======================================
[03/23 21:52:53     92s]           
[03/23 21:52:53     92s]           Cell changes by Net Type:
[03/23 21:52:53     92s]           
[03/23 21:52:53     92s]           -------------------------------------------------------------------------------------------------------------------
[03/23 21:52:53     92s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 21:52:53     92s]           -------------------------------------------------------------------------------------------------------------------
[03/23 21:52:53     92s]           top                0                    0           0            0                    0                  0
[03/23 21:52:53     92s]           trunk              3 [30.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
[03/23 21:52:53     92s]           leaf               7 [70.0%]            0           0            0                    0 (0.0%)           7 (100.0%)
[03/23 21:52:53     92s]           -------------------------------------------------------------------------------------------------------------------
[03/23 21:52:53     92s]           Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[03/23 21:52:53     92s]           -------------------------------------------------------------------------------------------------------------------
[03/23 21:52:53     92s]           
[03/23 21:52:53     92s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
[03/23 21:52:53     92s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 21:52:53     92s]           
[03/23 21:52:53     92s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[03/23 21:52:53     92s]             cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 21:52:53     92s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:53     92s]             misc counts      : r=1, pp=0
[03/23 21:52:53     92s]             cell areas       : b=0.000um^2, i=375.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=375.840um^2
[03/23 21:52:53     92s]             cell capacitance : b=0.000pF, i=0.515pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.515pF
[03/23 21:52:53     92s]             sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:53     92s]             wire capacitance : top=0.000pF, trunk=0.293pF, leaf=1.299pF, total=1.592pF
[03/23 21:52:53     92s]             wire lengths     : top=0.000um, trunk=1906.940um, leaf=7555.000um, total=9461.940um
[03/23 21:52:53     92s]             hp wire lengths  : top=0.000um, trunk=1066.400um, leaf=2391.600um, total=3458.000um
[03/23 21:52:53     92s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[03/23 21:52:53     92s]             Remaining Transition : {count=10, worst=[0.044ns, 0.033ns, 0.019ns, 0.019ns, 0.015ns, 0.008ns, 0.007ns, 0.007ns, 0.005ns, 0.004ns]} avg=0.016ns sd=0.013ns sum=0.162ns
[03/23 21:52:53     92s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[03/23 21:52:53     92s]             Trunk : target=0.100ns count=7 avg=0.097ns sd=0.030ns min=0.048ns max=0.144ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:53     92s]             Leaf  : target=0.100ns count=14 avg=0.105ns sd=0.011ns min=0.096ns max=0.133ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns} {2 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:53     92s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[03/23 21:52:53     92s]              Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:53     92s]           Clock DAG hash after 'eGRPC Fixing DRVs': 12543306180444853780 8347419897081483773
[03/23 21:52:53     92s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[03/23 21:52:53     92s]             delay calculator: calls=19436, total_wall_time=1.077s, mean_wall_time=0.055ms
[03/23 21:52:53     92s]             legalizer: calls=2243, total_wall_time=0.061s, mean_wall_time=0.027ms
[03/23 21:52:53     92s]             steiner router: calls=11294, total_wall_time=3.038s, mean_wall_time=0.269ms
[03/23 21:52:53     92s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[03/23 21:52:53     92s]             skew_group clk/typConstraintMode: insertion delay [min=0.262, max=0.327], skew [0.066 vs 0.100]
[03/23 21:52:53     92s]                 min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG444_S2/CK
[03/23 21:52:53     92s]                 max path sink: accumulation0/clk_r_REG65_S3/CK
[03/23 21:52:53     92s]           Skew group summary after 'eGRPC Fixing DRVs':
[03/23 21:52:53     92s]             skew_group clk/typConstraintMode: insertion delay [min=0.262, max=0.327], skew [0.066 vs 0.100]
[03/23 21:52:53     92s]           Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:53     92s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:53     92s]         
[03/23 21:52:53     92s]         Slew Diagnostics: After DRV fixing
[03/23 21:52:53     92s]         ==================================
[03/23 21:52:53     92s]         
[03/23 21:52:53     92s]         Global Causes:
[03/23 21:52:53     92s]         
[03/23 21:52:53     92s]         -------------------------------------
[03/23 21:52:53     92s]         Cause
[03/23 21:52:53     92s]         -------------------------------------
[03/23 21:52:53     92s]         DRV fixing with buffering is disabled
[03/23 21:52:53     92s]         -------------------------------------
[03/23 21:52:53     92s]         
[03/23 21:52:53     92s]         Top 5 overslews:
[03/23 21:52:53     92s]         
[03/23 21:52:53     92s]         ------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:53     92s]         Overslew    Causes                                        Driving Pin
[03/23 21:52:53     92s]         ------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:53     92s]         0.044ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00018/Y
[03/23 21:52:53     92s]         0.033ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00005/Y
[03/23 21:52:53     92s]         0.019ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/23 21:52:53     92s]         0.019ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/CTS_ccl_a_inv_00008/Y
[03/23 21:52:53     92s]         0.015ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00017/Y
[03/23 21:52:53     92s]         ------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:53     92s]         
[03/23 21:52:53     92s]         Slew diagnostics counts from the 10 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 21:52:53     92s]         
[03/23 21:52:53     92s]         ------------------------------------------
[03/23 21:52:53     92s]         Cause                           Occurences
[03/23 21:52:53     92s]         ------------------------------------------
[03/23 21:52:53     92s]         Inst already optimally sized        10
[03/23 21:52:53     92s]         ------------------------------------------
[03/23 21:52:53     92s]         
[03/23 21:52:53     92s]         Violation diagnostics counts from the 10 nodes that have violations:
[03/23 21:52:53     92s]         
[03/23 21:52:53     92s]         ------------------------------------------
[03/23 21:52:53     92s]         Cause                           Occurences
[03/23 21:52:53     92s]         ------------------------------------------
[03/23 21:52:53     92s]         Inst already optimally sized        10
[03/23 21:52:53     92s]         ------------------------------------------
[03/23 21:52:53     92s]         
[03/23 21:52:53     92s]         Reconnecting optimized routes...
[03/23 21:52:53     92s]         Reset timing graph...
[03/23 21:52:53     92s] Ignoring AAE DB Resetting ...
[03/23 21:52:53     92s]         Reset timing graph done.
[03/23 21:52:53     92s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:53     92s]         Violation analysis...
[03/23 21:52:53     92s] End AAE Lib Interpolated Model. (MEM=3017.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:53     92s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:53     92s]         Moving clock insts towards fanout...
[03/23 21:52:53     92s]         Move to sink centre: considered=5, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=2, accepted=1
[03/23 21:52:53     92s]         Moving clock insts towards fanout done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:52:53     92s]         Clock instances to consider for cloning: 4
[03/23 21:52:53     92s]         Cloning clock nodes to reduce slew violations....
[03/23 21:52:53     92s]         Cloning results : Attempted = 4 , succeeded = 4 , unsuccessful = 0 , skipped = 0 , ignored = 0
[03/23 21:52:53     92s]         Fanout results : attempted = 177 ,succeeded = 177 ,unsuccessful = 0 ,skipped = 0
[03/23 21:52:53     92s]         Cloning attempts on buffers = 0, inverters = 4, gates = 0, logic = 0, other = 0
[03/23 21:52:53     92s]         Cloning successes on buffers = 0, inverters = 4, gates = 0, logic = 0, other = 0
[03/23 21:52:53     92s]         Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:53     92s]         Reset timing graph...
[03/23 21:52:53     92s] Ignoring AAE DB Resetting ...
[03/23 21:52:53     92s]         Reset timing graph done.
[03/23 21:52:53     92s]         Set dirty flag on 2 instances, 4 nets
[03/23 21:52:53     92s] End AAE Lib Interpolated Model. (MEM=3017.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:53     92s]         Clock DAG stats before routing clock trees:
[03/23 21:52:53     92s]           cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:52:53     92s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:53     92s]           misc counts      : r=1, pp=0
[03/23 21:52:53     92s]           cell areas       : b=0.000um^2, i=456.480um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=456.480um^2
[03/23 21:52:53     92s]           cell capacitance : b=0.000pF, i=0.628pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.628pF
[03/23 21:52:53     92s]           sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:53     92s]           wire capacitance : top=0.000pF, trunk=0.281pF, leaf=1.228pF, total=1.510pF
[03/23 21:52:53     92s]           wire lengths     : top=0.000um, trunk=1855.740um, leaf=7083.597um, total=8939.337um
[03/23 21:52:53     92s]           hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.200um, total=3816.600um
[03/23 21:52:53     92s]         Clock DAG net violations before routing clock trees:
[03/23 21:52:53     92s]           Remaining Transition : {count=7, worst=[0.048ns, 0.019ns, 0.015ns, 0.012ns, 0.006ns, 0.004ns, 0.004ns]} avg=0.015ns sd=0.015ns sum=0.108ns
[03/23 21:52:53     92s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/23 21:52:53     92s]           Trunk : target=0.100ns count=8 avg=0.093ns sd=0.032ns min=0.046ns max=0.148ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:53     92s]           Leaf  : target=0.100ns count=17 avg=0.087ns sd=0.020ns min=0.059ns max=0.119ns {2 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns} {2 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:53     92s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/23 21:52:53     92s]            Invs: CLKINVX20TR: 19 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:53     92s]         Clock DAG hash before routing clock trees: 14823983741015061769 18148276415105614792
[03/23 21:52:53     92s]         CTS services accumulated run-time stats before routing clock trees:
[03/23 21:52:53     92s]           delay calculator: calls=19660, total_wall_time=1.101s, mean_wall_time=0.056ms
[03/23 21:52:53     92s]           legalizer: calls=2276, total_wall_time=0.063s, mean_wall_time=0.028ms
[03/23 21:52:53     92s]           steiner router: calls=11363, total_wall_time=3.089s, mean_wall_time=0.272ms
[03/23 21:52:53     92s]         Primary reporting skew groups before routing clock trees:
[03/23 21:52:53     92s]           skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.313, avg=0.275, sd=0.019], skew [0.074 vs 0.100], 100% {0.239, 0.313} (wid=0.074 ws=0.065) (gid=0.262 gs=0.041)
[03/23 21:52:53     92s]               min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG462_S2/CK
[03/23 21:52:53     92s]               max path sink: accumulation0/clk_r_REG53_S3/CK
[03/23 21:52:53     92s]         Skew group summary before routing clock trees:
[03/23 21:52:53     92s]           skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.313, avg=0.275, sd=0.019], skew [0.074 vs 0.100], 100% {0.239, 0.313} (wid=0.074 ws=0.065) (gid=0.262 gs=0.041)
[03/23 21:52:53     92s]       eGRPC done.
[03/23 21:52:53     92s]     Calling post conditioning for eGRPC done.
[03/23 21:52:53     92s]   eGR Post Conditioning loop iteration 0 done.
[03/23 21:52:53     92s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/23 21:52:53     92s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:52:53     92s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3027.5M, EPOCH TIME: 1679622773.416325
[03/23 21:52:53     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:53     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:53     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:53     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:53     92s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.015, REAL:0.011, MEM:2768.5M, EPOCH TIME: 1679622773.427533
[03/23 21:52:53     92s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:53     92s]   Leaving CCOpt scope - ClockRefiner...
[03/23 21:52:53     92s]   Assigned high priority to 4 instances.
[03/23 21:52:53     92s]   Soft fixed 24 clock instances.
[03/23 21:52:53     92s]   Performing Single Pass Refine Place.
[03/23 21:52:53     92s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[03/23 21:52:53     92s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2739.9M, EPOCH TIME: 1679622773.433056
[03/23 21:52:53     92s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2739.9M, EPOCH TIME: 1679622773.433207
[03/23 21:52:53     92s] Processing tracks to init pin-track alignment.
[03/23 21:52:53     92s] z: 2, totalTracks: 1
[03/23 21:52:53     92s] z: 4, totalTracks: 1
[03/23 21:52:53     92s] z: 6, totalTracks: 1
[03/23 21:52:53     92s] z: 8, totalTracks: 1
[03/23 21:52:53     92s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:53     92s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2739.9M, EPOCH TIME: 1679622773.436650
[03/23 21:52:53     92s] Info: 24 insts are soft-fixed.
[03/23 21:52:53     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:53     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:53     92s] 
[03/23 21:52:53     92s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:53     92s] OPERPROF:       Starting CMU at level 4, MEM:2803.9M, EPOCH TIME: 1679622773.452012
[03/23 21:52:53     92s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.003, MEM:2835.9M, EPOCH TIME: 1679622773.455371
[03/23 21:52:53     92s] 
[03/23 21:52:53     92s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:53     92s] Info: 24 insts are soft-fixed.
[03/23 21:52:53     92s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.023, REAL:0.020, MEM:2739.9M, EPOCH TIME: 1679622773.456465
[03/23 21:52:53     92s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2739.9M, EPOCH TIME: 1679622773.456541
[03/23 21:52:53     92s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:2739.9M, EPOCH TIME: 1679622773.458455
[03/23 21:52:53     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2739.9MB).
[03/23 21:52:53     92s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.026, MEM:2739.9M, EPOCH TIME: 1679622773.458925
[03/23 21:52:53     92s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.031, REAL:0.026, MEM:2739.9M, EPOCH TIME: 1679622773.458979
[03/23 21:52:53     92s] TDRefine: refinePlace mode is spiral
[03/23 21:52:53     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.8
[03/23 21:52:53     92s] OPERPROF: Starting RefinePlace at level 1, MEM:2739.9M, EPOCH TIME: 1679622773.459072
[03/23 21:52:53     92s] *** Starting refinePlace (0:01:33 mem=2739.9M) ***
[03/23 21:52:53     92s] Total net bbox length = 6.906e+04 (3.164e+04 3.743e+04) (ext = 2.960e+03)
[03/23 21:52:53     92s] 
[03/23 21:52:53     92s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:53     92s] Info: 24 insts are soft-fixed.
[03/23 21:52:53     92s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:53     92s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:53     92s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:53     92s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:53     92s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:53     92s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2739.9M, EPOCH TIME: 1679622773.468364
[03/23 21:52:53     92s] Starting refinePlace ...
[03/23 21:52:53     92s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:53     92s] One DDP V2 for no tweak run.
[03/23 21:52:53     92s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:53     92s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2803.9M, EPOCH TIME: 1679622773.480991
[03/23 21:52:53     92s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:52:53     92s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2803.9M, EPOCH TIME: 1679622773.481116
[03/23 21:52:53     92s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2803.9M, EPOCH TIME: 1679622773.481236
[03/23 21:52:53     92s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2803.9M, EPOCH TIME: 1679622773.481331
[03/23 21:52:53     92s] DDP markSite nrRow 107 nrJob 107
[03/23 21:52:53     92s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2803.9M, EPOCH TIME: 1679622773.481564
[03/23 21:52:53     92s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2803.9M, EPOCH TIME: 1679622773.481657
[03/23 21:52:53     92s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 21:52:53     92s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2739.9MB) @(0:01:33 - 0:01:33).
[03/23 21:52:53     92s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:53     92s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 21:52:53     92s] 
[03/23 21:52:53     92s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:52:53     92s] Move report: legalization moves 15 insts, mean move: 2.21 um, max move: 4.00 um spiral
[03/23 21:52:53     92s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U1): (47.80, 197.80) --> (43.80, 197.80)
[03/23 21:52:53     92s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 21:52:53     92s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:53     92s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2739.9MB) @(0:01:33 - 0:01:33).
[03/23 21:52:53     92s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:52:53     92s] Move report: Detail placement moves 15 insts, mean move: 2.21 um, max move: 4.00 um 
[03/23 21:52:53     92s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U1): (47.80, 197.80) --> (43.80, 197.80)
[03/23 21:52:53     92s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2739.9MB
[03/23 21:52:53     92s] Statistics of distance of Instance movement in refine placement:
[03/23 21:52:53     92s]   maximum (X+Y) =         4.00 um
[03/23 21:52:53     92s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U1) with max move: (47.8, 197.8) -> (43.8, 197.8)
[03/23 21:52:53     92s]   mean    (X+Y) =         2.21 um
[03/23 21:52:53     92s] Summary Report:
[03/23 21:52:53     92s] Instances move: 15 (out of 2623 movable)
[03/23 21:52:53     92s] Instances flipped: 0
[03/23 21:52:53     92s] Mean displacement: 2.21 um
[03/23 21:52:53     92s] Max displacement: 4.00 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U1) (47.8, 197.8) -> (43.8, 197.8)
[03/23 21:52:53     92s] 	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: XOR2X1TR
[03/23 21:52:53     92s] 	Violation at original loc: Placement Blockage Violation
[03/23 21:52:53     92s] Total instances moved : 15
[03/23 21:52:53     92s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.173, REAL:0.113, MEM:2739.9M, EPOCH TIME: 1679622773.581202
[03/23 21:52:53     92s] Total net bbox length = 6.911e+04 (3.167e+04 3.744e+04) (ext = 2.960e+03)
[03/23 21:52:53     92s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2739.9MB
[03/23 21:52:53     92s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2739.9MB) @(0:01:33 - 0:01:33).
[03/23 21:52:53     92s] *** Finished refinePlace (0:01:33 mem=2739.9M) ***
[03/23 21:52:53     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.8
[03/23 21:52:53     92s] OPERPROF: Finished RefinePlace at level 1, CPU:0.184, REAL:0.124, MEM:2739.9M, EPOCH TIME: 1679622773.582925
[03/23 21:52:53     92s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2739.9M, EPOCH TIME: 1679622773.583015
[03/23 21:52:53     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2623).
[03/23 21:52:53     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:53     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:53     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:53     92s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.008, MEM:2720.9M, EPOCH TIME: 1679622773.590977
[03/23 21:52:53     92s]   ClockRefiner summary
[03/23 21:52:53     92s]   All clock instances: Moved 4, flipped 2 and cell swapped 0 (out of a total of 740).
[03/23 21:52:53     92s]   The largest move was 3.6 um for buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG462_S2.
[03/23 21:52:53     92s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 24).
[03/23 21:52:53     92s]   Clock sinks: Moved 4, flipped 2 and cell swapped 0 (out of a total of 716).
[03/23 21:52:53     92s]   The largest move was 3.6 um for buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG462_S2.
[03/23 21:52:53     92s]   Restoring pStatusCts on 24 clock instances.
[03/23 21:52:53     92s]   Revert refine place priority changes on 0 instances.
[03/23 21:52:53     92s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:52:53     92s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.5 real=0:00:01.4)
[03/23 21:52:53     92s]   CCOpt::Phase::Routing...
[03/23 21:52:53     92s]   Clock implementation routing...
[03/23 21:52:53     92s]     Leaving CCOpt scope - Routing Tools...
[03/23 21:52:53     92s] Net route status summary:
[03/23 21:52:53     92s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:53     92s]   Non-clock:  5611 (unrouted=2946, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2946, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:53     92s]     Routing using eGR in eGR->NR Step...
[03/23 21:52:53     92s]       Early Global Route - eGR->Nr High Frequency step...
[03/23 21:52:53     92s] (ccopt eGR): There are 25 nets to be routed. 0 nets have skip routing designation.
[03/23 21:52:53     92s] (ccopt eGR): There are 25 nets for routing of which 25 have one or more fixed wires.
[03/23 21:52:53     92s] (ccopt eGR): Start to route 25 all nets
[03/23 21:52:53     92s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:53     92s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:53     92s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2720.95 MB )
[03/23 21:52:53     92s] (I)      ================== Layers ==================
[03/23 21:52:53     92s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:53     92s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:52:53     92s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:53     92s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:52:53     92s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:52:53     92s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:52:53     92s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:52:53     92s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:52:53     92s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:52:53     92s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:52:53     92s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:52:53     92s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:52:53     92s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:52:53     92s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:52:53     92s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:52:53     92s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:52:53     92s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:52:53     92s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:52:53     92s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:52:53     92s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:53     92s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:52:53     92s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:53     92s] (I)      Started Import and model ( Curr Mem: 2720.95 MB )
[03/23 21:52:53     92s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:53     92s] (I)      == Non-default Options ==
[03/23 21:52:53     92s] (I)      Clean congestion better                            : true
[03/23 21:52:53     92s] (I)      Estimate vias on DPT layer                         : true
[03/23 21:52:53     92s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 21:52:53     92s] (I)      Layer constraints as soft constraints              : true
[03/23 21:52:53     92s] (I)      Soft top layer                                     : true
[03/23 21:52:53     92s] (I)      Skip prospective layer relax nets                  : true
[03/23 21:52:53     92s] (I)      Better NDR handling                                : true
[03/23 21:52:53     92s] (I)      Improved NDR modeling in LA                        : true
[03/23 21:52:53     92s] (I)      Routing cost fix for NDR handling                  : true
[03/23 21:52:53     92s] (I)      Block tracks for preroutes                         : true
[03/23 21:52:53     92s] (I)      Assign IRoute by net group key                     : true
[03/23 21:52:53     92s] (I)      Block unroutable channels                          : true
[03/23 21:52:53     92s] (I)      Block unroutable channels 3D                       : true
[03/23 21:52:53     92s] (I)      Bound layer relaxed segment wl                     : true
[03/23 21:52:53     92s] (I)      Blocked pin reach length threshold                 : 2
[03/23 21:52:53     92s] (I)      Check blockage within NDR space in TA              : true
[03/23 21:52:53     92s] (I)      Skip must join for term with via pillar            : true
[03/23 21:52:53     92s] (I)      Model find APA for IO pin                          : true
[03/23 21:52:53     92s] (I)      On pin location for off pin term                   : true
[03/23 21:52:53     92s] (I)      Handle EOL spacing                                 : true
[03/23 21:52:53     92s] (I)      Merge PG vias by gap                               : true
[03/23 21:52:53     92s] (I)      Maximum routing layer                              : 4
[03/23 21:52:53     92s] (I)      Route selected nets only                           : true
[03/23 21:52:53     92s] (I)      Refine MST                                         : true
[03/23 21:52:53     92s] (I)      Honor PRL                                          : true
[03/23 21:52:53     92s] (I)      Strong congestion aware                            : true
[03/23 21:52:53     92s] (I)      Improved initial location for IRoutes              : true
[03/23 21:52:53     92s] (I)      Multi panel TA                                     : true
[03/23 21:52:53     92s] (I)      Penalize wire overlap                              : true
[03/23 21:52:53     92s] (I)      Expand small instance blockage                     : true
[03/23 21:52:53     92s] (I)      Reduce via in TA                                   : true
[03/23 21:52:53     92s] (I)      SS-aware routing                                   : true
[03/23 21:52:53     92s] (I)      Improve tree edge sharing                          : true
[03/23 21:52:53     92s] (I)      Improve 2D via estimation                          : true
[03/23 21:52:53     92s] (I)      Refine Steiner tree                                : true
[03/23 21:52:53     92s] (I)      Build spine tree                                   : true
[03/23 21:52:53     92s] (I)      Model pass through capacity                        : true
[03/23 21:52:53     92s] (I)      Extend blockages by a half GCell                   : true
[03/23 21:52:53     92s] (I)      Consider pin shapes                                : true
[03/23 21:52:53     92s] (I)      Consider pin shapes for all nodes                  : true
[03/23 21:52:53     92s] (I)      Consider NR APA                                    : true
[03/23 21:52:53     92s] (I)      Consider IO pin shape                              : true
[03/23 21:52:53     92s] (I)      Fix pin connection bug                             : true
[03/23 21:52:53     92s] (I)      Consider layer RC for local wires                  : true
[03/23 21:52:53     92s] (I)      Route to clock mesh pin                            : true
[03/23 21:52:53     92s] (I)      LA-aware pin escape length                         : 2
[03/23 21:52:53     92s] (I)      Connect multiple ports                             : true
[03/23 21:52:53     92s] (I)      Split for must join                                : true
[03/23 21:52:53     92s] (I)      Number of threads                                  : 6
[03/23 21:52:53     92s] (I)      Routing effort level                               : 10000
[03/23 21:52:53     92s] (I)      Prefer layer length threshold                      : 8
[03/23 21:52:53     92s] (I)      Overflow penalty cost                              : 10
[03/23 21:52:53     92s] (I)      A-star cost                                        : 0.300000
[03/23 21:52:53     92s] (I)      Misalignment cost                                  : 10.000000
[03/23 21:52:53     92s] (I)      Threshold for short IRoute                         : 6
[03/23 21:52:53     92s] (I)      Via cost during post routing                       : 1.000000
[03/23 21:52:53     92s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 21:52:53     92s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 21:52:53     92s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 21:52:53     92s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 21:52:53     92s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 21:52:53     92s] (I)      PG-aware similar topology routing                  : true
[03/23 21:52:53     92s] (I)      Maze routing via cost fix                          : true
[03/23 21:52:53     92s] (I)      Apply PRL on PG terms                              : true
[03/23 21:52:53     92s] (I)      Apply PRL on obs objects                           : true
[03/23 21:52:53     92s] (I)      Handle range-type spacing rules                    : true
[03/23 21:52:53     92s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 21:52:53     92s] (I)      Parallel spacing query fix                         : true
[03/23 21:52:53     92s] (I)      Force source to root IR                            : true
[03/23 21:52:53     92s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 21:52:53     92s] (I)      Do not relax to DPT layer                          : true
[03/23 21:52:53     92s] (I)      No DPT in post routing                             : true
[03/23 21:52:53     92s] (I)      Modeling PG via merging fix                        : true
[03/23 21:52:53     92s] (I)      Shield aware TA                                    : true
[03/23 21:52:53     92s] (I)      Strong shield aware TA                             : true
[03/23 21:52:53     92s] (I)      Overflow calculation fix in LA                     : true
[03/23 21:52:53     92s] (I)      Post routing fix                                   : true
[03/23 21:52:53     92s] (I)      Strong post routing                                : true
[03/23 21:52:53     92s] (I)      Access via pillar from top                         : true
[03/23 21:52:53     92s] (I)      NDR via pillar fix                                 : true
[03/23 21:52:53     92s] (I)      Violation on path threshold                        : 1
[03/23 21:52:53     92s] (I)      Pass through capacity modeling                     : true
[03/23 21:52:53     92s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 21:52:53     92s] (I)      Select term pin box for io pin                     : true
[03/23 21:52:53     92s] (I)      Penalize NDR sharing                               : true
[03/23 21:52:53     92s] (I)      Enable special modeling                            : false
[03/23 21:52:53     92s] (I)      Keep fixed segments                                : true
[03/23 21:52:53     92s] (I)      Reorder net groups by key                          : true
[03/23 21:52:53     92s] (I)      Increase net scenic ratio                          : true
[03/23 21:52:53     92s] (I)      Method to set GCell size                           : row
[03/23 21:52:53     92s] (I)      Connect multiple ports and must join fix           : true
[03/23 21:52:53     92s] (I)      Avoid high resistance layers                       : true
[03/23 21:52:53     92s] (I)      Model find APA for IO pin fix                      : true
[03/23 21:52:53     92s] (I)      Avoid connecting non-metal layers                  : true
[03/23 21:52:53     92s] (I)      Use track pitch for NDR                            : true
[03/23 21:52:53     92s] (I)      Enable layer relax to lower layer                  : true
[03/23 21:52:53     92s] (I)      Enable layer relax to upper layer                  : true
[03/23 21:52:53     92s] (I)      Top layer relaxation fix                           : true
[03/23 21:52:53     92s] (I)      Handle non-default track width                     : false
[03/23 21:52:53     92s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:52:53     92s] (I)      Use row-based GCell size
[03/23 21:52:53     92s] (I)      Use row-based GCell align
[03/23 21:52:53     92s] (I)      layer 0 area = 89000
[03/23 21:52:53     92s] (I)      layer 1 area = 120000
[03/23 21:52:53     92s] (I)      layer 2 area = 120000
[03/23 21:52:53     92s] (I)      layer 3 area = 120000
[03/23 21:52:53     92s] (I)      GCell unit size   : 3600
[03/23 21:52:53     92s] (I)      GCell multiplier  : 1
[03/23 21:52:53     92s] (I)      GCell row height  : 3600
[03/23 21:52:53     92s] (I)      Actual row height : 3600
[03/23 21:52:53     92s] (I)      GCell align ref   : 7000 7000
[03/23 21:52:53     92s] [NR-eGR] Track table information for default rule: 
[03/23 21:52:53     92s] [NR-eGR] M1 has single uniform track structure
[03/23 21:52:53     92s] [NR-eGR] M2 has single uniform track structure
[03/23 21:52:53     92s] [NR-eGR] M3 has single uniform track structure
[03/23 21:52:53     92s] [NR-eGR] M4 has single uniform track structure
[03/23 21:52:53     92s] [NR-eGR] M5 has single uniform track structure
[03/23 21:52:53     92s] [NR-eGR] M6 has single uniform track structure
[03/23 21:52:53     92s] [NR-eGR] MQ has single uniform track structure
[03/23 21:52:53     92s] [NR-eGR] LM has single uniform track structure
[03/23 21:52:53     92s] (I)      ============== Default via ===============
[03/23 21:52:53     92s] (I)      +---+------------------+-----------------+
[03/23 21:52:53     92s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:52:53     92s] (I)      +---+------------------+-----------------+
[03/23 21:52:53     92s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:52:53     92s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 21:52:53     92s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:52:53     92s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:52:53     92s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 21:52:53     92s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:52:53     92s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:52:53     92s] (I)      +---+------------------+-----------------+
[03/23 21:52:53     92s] [NR-eGR] Read 74 PG shapes
[03/23 21:52:53     92s] [NR-eGR] Read 0 clock shapes
[03/23 21:52:53     92s] [NR-eGR] Read 0 other shapes
[03/23 21:52:53     92s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:52:53     92s] [NR-eGR] #Instance Blockages : 0
[03/23 21:52:53     92s] [NR-eGR] #PG Blockages       : 74
[03/23 21:52:53     92s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:52:53     92s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:52:53     92s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:52:53     92s] [NR-eGR] #Other Blockages    : 0
[03/23 21:52:53     92s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:52:53     92s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 21:52:53     92s] [NR-eGR] Read 2690 nets ( ignored 2665 )
[03/23 21:52:53     92s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 21:52:53     92s] (I)      early_global_route_priority property id does not exist.
[03/23 21:52:53     92s] (I)      Read Num Blocks=4103  Num Prerouted Wires=0  Num CS=0
[03/23 21:52:53     92s] (I)      Layer 1 (V) : #blockages 1429 : #preroutes 0
[03/23 21:52:53     92s] (I)      Layer 2 (H) : #blockages 2034 : #preroutes 0
[03/23 21:52:53     92s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 21:52:53     92s] (I)      Moved 1 terms for better access 
[03/23 21:52:53     92s] (I)      Number of ignored nets                =      0
[03/23 21:52:53     92s] (I)      Number of connected nets              =      0
[03/23 21:52:53     92s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 21:52:53     92s] (I)      Number of clock nets                  =     25.  Ignored: No
[03/23 21:52:53     92s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:52:53     92s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:52:53     92s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:52:53     92s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:52:53     92s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:52:53     92s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:52:53     92s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:52:53     92s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[03/23 21:52:53     92s] (I)      Ndr track 0 does not exist
[03/23 21:52:53     92s] (I)      Ndr track 0 does not exist
[03/23 21:52:53     92s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:52:53     92s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:52:53     92s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:52:53     92s] (I)      Site width          :   400  (dbu)
[03/23 21:52:53     92s] (I)      Row height          :  3600  (dbu)
[03/23 21:52:53     92s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:52:53     92s] (I)      GCell width         :  3600  (dbu)
[03/23 21:52:53     92s] (I)      GCell height        :  3600  (dbu)
[03/23 21:52:53     92s] (I)      Grid                :    83   111     4
[03/23 21:52:53     92s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:52:53     92s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:52:53     92s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:52:53     92s] (I)      Default wire width  :   160   200   200   200
[03/23 21:52:53     92s] (I)      Default wire space  :   160   200   200   200
[03/23 21:52:53     92s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:52:53     92s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:52:53     92s] (I)      First track coord   :   400   400   400   400
[03/23 21:52:53     92s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:52:53     92s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:52:53     92s] (I)      Num of masks        :     1     1     1     1
[03/23 21:52:53     92s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:52:53     92s] (I)      --------------------------------------------------------
[03/23 21:52:53     92s] 
[03/23 21:52:53     92s] [NR-eGR] ============ Routing rule table ============
[03/23 21:52:53     92s] [NR-eGR] Rule id: 0  Nets: 25
[03/23 21:52:53     92s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 21:52:53     92s] (I)                    Layer    2    3    4 
[03/23 21:52:53     92s] (I)                    Pitch  800  800  800 
[03/23 21:52:53     92s] (I)             #Used tracks    2    2    2 
[03/23 21:52:53     92s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:53     92s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 21:52:53     92s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:52:53     92s] (I)                    Layer    2    3    4 
[03/23 21:52:53     92s] (I)                    Pitch  400  400  400 
[03/23 21:52:53     92s] (I)             #Used tracks    1    1    1 
[03/23 21:52:53     92s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:53     92s] [NR-eGR] ========================================
[03/23 21:52:53     92s] [NR-eGR] 
[03/23 21:52:53     92s] (I)      =============== Blocked Tracks ===============
[03/23 21:52:53     92s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:53     92s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:52:53     92s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:53     92s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:52:53     92s] (I)      |     2 |   83139 |    18931 |        22.77% |
[03/23 21:52:53     92s] (I)      |     3 |   82917 |    37827 |        45.62% |
[03/23 21:52:53     92s] (I)      |     4 |   83139 |    38031 |        45.74% |
[03/23 21:52:53     92s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:53     92s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2712.95 MB )
[03/23 21:52:53     92s] (I)      Reset routing kernel
[03/23 21:52:53     92s] (I)      Started Global Routing ( Curr Mem: 2712.95 MB )
[03/23 21:52:53     92s] (I)      totalPins=765  totalGlobalPin=765 (100.00%)
[03/23 21:52:53     92s] (I)      total 2D Cap : 100261 = (49889 H, 50372 V)
[03/23 21:52:53     92s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[03/23 21:52:53     92s] (I)      
[03/23 21:52:53     92s] (I)      ============  Phase 1a Route ============
[03/23 21:52:53     93s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 173
[03/23 21:52:53     93s] (I)      Usage: 2205 = (1069 H, 1136 V) = (2.14% H, 2.26% V) = (3.848e+03um H, 4.090e+03um V)
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1b Route ============
[03/23 21:52:53     93s] (I)      Usage: 2210 = (1078 H, 1132 V) = (2.16% H, 2.25% V) = (3.881e+03um H, 4.075e+03um V)
[03/23 21:52:53     93s] (I)      Overflow of layer group 1: 1.85% H + 2.13% V. EstWL: 7.956000e+03um
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1c Route ============
[03/23 21:52:53     93s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:53     93s] (I)      Usage: 2233 = (1096 H, 1137 V) = (2.20% H, 2.26% V) = (3.946e+03um H, 4.093e+03um V)
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1d Route ============
[03/23 21:52:53     93s] (I)      Usage: 2249 = (1104 H, 1145 V) = (2.21% H, 2.27% V) = (3.974e+03um H, 4.122e+03um V)
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1e Route ============
[03/23 21:52:53     93s] (I)      Usage: 2247 = (1104 H, 1143 V) = (2.21% H, 2.27% V) = (3.974e+03um H, 4.115e+03um V)
[03/23 21:52:53     93s] [NR-eGR] Early Global Route overflow of layer group 1: 1.81% H + 2.24% V. EstWL: 8.089200e+03um
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1f Route ============
[03/23 21:52:53     93s] (I)      Usage: 2547 = (1241 H, 1306 V) = (2.49% H, 2.59% V) = (4.468e+03um H, 4.702e+03um V)
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1g Route ============
[03/23 21:52:53     93s] (I)      Usage: 1333 = (623 H, 710 V) = (1.25% H, 1.41% V) = (2.243e+03um H, 2.556e+03um V)
[03/23 21:52:53     93s] (I)      #Nets         : 25
[03/23 21:52:53     93s] (I)      #Relaxed nets : 23
[03/23 21:52:53     93s] (I)      Wire length   : 24
[03/23 21:52:53     93s] [NR-eGR] Create a new net group with 23 nets and layer range [2, 4]
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1h Route ============
[03/23 21:52:53     93s] (I)      Usage: 1247 = (595 H, 652 V) = (1.19% H, 1.29% V) = (2.142e+03um H, 2.347e+03um V)
[03/23 21:52:53     93s] (I)      total 2D Cap : 181243 = (49889 H, 131354 V)
[03/23 21:52:53     93s] [NR-eGR] Layer group 2: route 23 net(s) in layer range [2, 4]
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1a Route ============
[03/23 21:52:53     93s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 164
[03/23 21:52:53     93s] (I)      Usage: 4715 = (2181 H, 2534 V) = (4.37% H, 1.93% V) = (7.852e+03um H, 9.122e+03um V)
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1b Route ============
[03/23 21:52:53     93s] (I)      Usage: 4715 = (2181 H, 2534 V) = (4.37% H, 1.93% V) = (7.852e+03um H, 9.122e+03um V)
[03/23 21:52:53     93s] (I)      Overflow of layer group 2: 1.97% H + 0.00% V. EstWL: 1.697400e+04um
[03/23 21:52:53     93s] (I)      Congestion metric : 1.97%H 0.00%V, 1.97%HV
[03/23 21:52:53     93s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1c Route ============
[03/23 21:52:53     93s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:53     93s] (I)      Usage: 4724 = (2181 H, 2543 V) = (4.37% H, 1.94% V) = (7.852e+03um H, 9.155e+03um V)
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1d Route ============
[03/23 21:52:53     93s] (I)      Usage: 5617 = (2086 H, 3531 V) = (4.18% H, 2.69% V) = (7.510e+03um H, 1.271e+04um V)
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1e Route ============
[03/23 21:52:53     93s] (I)      Usage: 5717 = (2073 H, 3644 V) = (4.16% H, 2.77% V) = (7.463e+03um H, 1.312e+04um V)
[03/23 21:52:53     93s] [NR-eGR] Early Global Route overflow of layer group 2: 2.23% H + 0.00% V. EstWL: 2.058120e+04um
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1f Route ============
[03/23 21:52:53     93s] (I)      Usage: 5637 = (2034 H, 3603 V) = (4.08% H, 2.74% V) = (7.322e+03um H, 1.297e+04um V)
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1g Route ============
[03/23 21:52:53     93s] (I)      Usage: 5464 = (2027 H, 3437 V) = (4.06% H, 2.62% V) = (7.297e+03um H, 1.237e+04um V)
[03/23 21:52:53     93s] (I)      
[03/23 21:52:53     93s] (I)      ============  Phase 1h Route ============
[03/23 21:52:54     93s] (I)      Usage: 5496 = (2019 H, 3477 V) = (4.05% H, 2.65% V) = (7.268e+03um H, 1.252e+04um V)
[03/23 21:52:54     93s] (I)      
[03/23 21:52:54     93s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:52:54     93s] [NR-eGR]                        OverCon           OverCon            
[03/23 21:52:54     93s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 21:52:54     93s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 21:52:54     93s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:52:54     93s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:54     93s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:54     93s] [NR-eGR]      M3 ( 3)        20( 0.22%)         3( 0.03%)   ( 0.26%) 
[03/23 21:52:54     93s] [NR-eGR]      M4 ( 4)        22( 0.24%)         0( 0.00%)   ( 0.24%) 
[03/23 21:52:54     93s] [NR-eGR] ---------------------------------------------------------------
[03/23 21:52:54     93s] [NR-eGR]        Total        42( 0.16%)         3( 0.01%)   ( 0.17%) 
[03/23 21:52:54     93s] [NR-eGR] 
[03/23 21:52:54     93s] (I)      Finished Global Routing ( CPU: 0.39 sec, Real: 0.32 sec, Curr Mem: 2720.95 MB )
[03/23 21:52:54     93s] (I)      total 2D Cap : 196526 = (60167 H, 136359 V)
[03/23 21:52:54     93s] [NR-eGR] Overflow after Early Global Route 0.25% H + 0.00% V
[03/23 21:52:54     93s] (I)      ============= Track Assignment ============
[03/23 21:52:54     93s] (I)      Started Track Assignment (6T) ( Curr Mem: 2720.95 MB )
[03/23 21:52:54     93s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:52:54     93s] (I)      Run Multi-thread track assignment
[03/23 21:52:54     93s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2720.95 MB )
[03/23 21:52:54     93s] (I)      Started Export ( Curr Mem: 2720.95 MB )
[03/23 21:52:54     93s] [NR-eGR]             Length (um)   Vias 
[03/23 21:52:54     93s] [NR-eGR] -------------------------------
[03/23 21:52:54     93s] [NR-eGR]  M1  (1H)             0   9452 
[03/23 21:52:54     93s] [NR-eGR]  M2  (2V)         39105  14934 
[03/23 21:52:54     93s] [NR-eGR]  M3  (3H)         39374   1084 
[03/23 21:52:54     93s] [NR-eGR]  M4  (4V)          8785      0 
[03/23 21:52:54     93s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:52:54     93s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:52:54     93s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:52:54     93s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:52:54     93s] [NR-eGR] -------------------------------
[03/23 21:52:54     93s] [NR-eGR]      Total        87263  25470 
[03/23 21:52:54     93s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:54     93s] [NR-eGR] Total half perimeter of net bounding box: 69112um
[03/23 21:52:54     93s] [NR-eGR] Total length: 87263um, number of vias: 25470
[03/23 21:52:54     93s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:54     93s] [NR-eGR] Total eGR-routed clock nets wire length: 10477um, number of vias: 2535
[03/23 21:52:54     93s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:54     93s] [NR-eGR] Report for selected net(s) only.
[03/23 21:52:54     93s] [NR-eGR]             Length (um)  Vias 
[03/23 21:52:54     93s] [NR-eGR] ------------------------------
[03/23 21:52:54     93s] [NR-eGR]  M1  (1H)             0   764 
[03/23 21:52:54     93s] [NR-eGR]  M2  (2V)          3814  1253 
[03/23 21:52:54     93s] [NR-eGR]  M3  (3H)          3373   518 
[03/23 21:52:54     93s] [NR-eGR]  M4  (4V)          3290     0 
[03/23 21:52:54     93s] [NR-eGR]  M5  (5H)             0     0 
[03/23 21:52:54     93s] [NR-eGR]  M6  (6V)             0     0 
[03/23 21:52:54     93s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 21:52:54     93s] [NR-eGR]  LM  (8V)             0     0 
[03/23 21:52:54     93s] [NR-eGR] ------------------------------
[03/23 21:52:54     93s] [NR-eGR]      Total        10477  2535 
[03/23 21:52:54     93s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:54     93s] [NR-eGR] Total half perimeter of net bounding box: 3839um
[03/23 21:52:54     93s] [NR-eGR] Total length: 10477um, number of vias: 2535
[03/23 21:52:54     93s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:54     93s] [NR-eGR] Total routed clock nets wire length: 10477um, number of vias: 2535
[03/23 21:52:54     93s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:54     93s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2720.95 MB )
[03/23 21:52:54     93s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 0.41 sec, Curr Mem: 2720.95 MB )
[03/23 21:52:54     93s] (I)      ======================================= Runtime Summary =======================================
[03/23 21:52:54     93s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 21:52:54     93s] (I)      -----------------------------------------------------------------------------------------------
[03/23 21:52:54     93s] (I)       Early Global Route kernel                   100.00%  62.47 sec  62.87 sec  0.41 sec  0.49 sec 
[03/23 21:52:54     93s] (I)       +-Import and model                           10.03%  62.48 sec  62.52 sec  0.04 sec  0.04 sec 
[03/23 21:52:54     93s] (I)       | +-Create place DB                           2.82%  62.48 sec  62.49 sec  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)       | | +-Import place data                       2.78%  62.48 sec  62.49 sec  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)       | | | +-Read instances and placement          0.90%  62.48 sec  62.48 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Read nets                             1.79%  62.48 sec  62.49 sec  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)       | +-Create route DB                           5.72%  62.49 sec  62.51 sec  0.02 sec  0.02 sec 
[03/23 21:52:54     93s] (I)       | | +-Import route data (6T)                  4.51%  62.49 sec  62.51 sec  0.02 sec  0.02 sec 
[03/23 21:52:54     93s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.06%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Read routing blockages              0.00%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Read instance blockages             0.17%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Read PG blockages                   0.44%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Read clock blockages                0.03%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Read other blockages                0.02%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Read halo blockages                 0.01%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Read boundary cut boxes             0.00%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Read blackboxes                       0.01%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Read prerouted                        0.23%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Read unlegalized nets                 0.06%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Read nets                             0.05%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Set up via pillars                    0.00%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Initialize 3D grid graph              0.09%  62.50 sec  62.50 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Model blockage capacity               0.83%  62.50 sec  62.51 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Initialize 3D capacity              0.74%  62.50 sec  62.51 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Move terms for access (6T)            0.45%  62.51 sec  62.51 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | +-Read aux data                             0.00%  62.51 sec  62.51 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | +-Others data preparation                   0.04%  62.51 sec  62.51 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | +-Create route kernel                       1.19%  62.51 sec  62.52 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       +-Global Routing                             79.87%  62.52 sec  62.84 sec  0.32 sec  0.39 sec 
[03/23 21:52:54     93s] (I)       | +-Initialization                            0.05%  62.52 sec  62.52 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | +-Net group 1                              29.46%  62.52 sec  62.64 sec  0.12 sec  0.14 sec 
[03/23 21:52:54     93s] (I)       | | +-Generate topology (6T)                  0.55%  62.52 sec  62.52 sec  0.00 sec  0.01 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1a                                1.07%  62.52 sec  62.53 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Pattern routing (6T)                  0.43%  62.52 sec  62.52 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  62.52 sec  62.53 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1b                                0.59%  62.53 sec  62.53 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Monotonic routing (6T)                0.44%  62.53 sec  62.53 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1c                                0.60%  62.53 sec  62.53 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Two level Routing                     0.55%  62.53 sec  62.53 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Two Level Routing (Regular)         0.19%  62.53 sec  62.53 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Two Level Routing (Strong)          0.22%  62.53 sec  62.53 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1d                               11.46%  62.53 sec  62.58 sec  0.05 sec  0.06 sec 
[03/23 21:52:54     93s] (I)       | | | +-Detoured routing (6T)                11.39%  62.53 sec  62.58 sec  0.05 sec  0.06 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1e                                0.40%  62.58 sec  62.58 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Route legalization                    0.30%  62.58 sec  62.58 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Legalize Blockage Violations        0.26%  62.58 sec  62.58 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1f                               11.81%  62.58 sec  62.63 sec  0.05 sec  0.05 sec 
[03/23 21:52:54     93s] (I)       | | | +-Congestion clean                     11.73%  62.58 sec  62.63 sec  0.05 sec  0.05 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1g                                1.17%  62.63 sec  62.63 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Post Routing                          1.11%  62.63 sec  62.63 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1h                                0.12%  62.63 sec  62.63 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Post Routing                          0.07%  62.63 sec  62.63 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Layer assignment (6T)                   0.68%  62.63 sec  62.64 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | +-Net group 2                              49.67%  62.64 sec  62.84 sec  0.20 sec  0.25 sec 
[03/23 21:52:54     93s] (I)       | | +-Generate topology (6T)                  0.34%  62.64 sec  62.64 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1a                                0.69%  62.64 sec  62.64 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Pattern routing (6T)                  0.38%  62.64 sec  62.64 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  62.64 sec  62.64 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Add via demand to 2D                  0.02%  62.64 sec  62.64 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1b                                0.73%  62.64 sec  62.65 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Monotonic routing (6T)                0.55%  62.64 sec  62.65 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1c                                0.70%  62.65 sec  62.65 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Two level Routing                     0.64%  62.65 sec  62.65 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Two Level Routing (Regular)         0.24%  62.65 sec  62.65 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Two Level Routing (Strong)          0.27%  62.65 sec  62.65 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1d                               21.60%  62.65 sec  62.74 sec  0.09 sec  0.11 sec 
[03/23 21:52:54     93s] (I)       | | | +-Detoured routing (6T)                21.51%  62.65 sec  62.74 sec  0.09 sec  0.11 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1e                                0.56%  62.74 sec  62.74 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | +-Route legalization                    0.45%  62.74 sec  62.74 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | | | +-Legalize Blockage Violations        0.40%  62.74 sec  62.74 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1f                               17.17%  62.74 sec  62.81 sec  0.07 sec  0.07 sec 
[03/23 21:52:54     93s] (I)       | | | +-Congestion clean                     17.09%  62.74 sec  62.81 sec  0.07 sec  0.07 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1g                                1.71%  62.81 sec  62.82 sec  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)       | | | +-Post Routing                          1.65%  62.81 sec  62.82 sec  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)       | | +-Phase 1h                                1.44%  62.82 sec  62.82 sec  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)       | | | +-Post Routing                          1.38%  62.82 sec  62.82 sec  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)       | | +-Layer assignment (6T)                   2.95%  62.82 sec  62.84 sec  0.01 sec  0.04 sec 
[03/23 21:52:54     93s] (I)       +-Export 3D cong map                          0.41%  62.84 sec  62.84 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | +-Export 2D cong map                        0.08%  62.84 sec  62.84 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       +-Extract Global 3D Wires                     0.01%  62.84 sec  62.84 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       +-Track Assignment (6T)                       1.66%  62.84 sec  62.85 sec  0.01 sec  0.02 sec 
[03/23 21:52:54     93s] (I)       | +-Initialization                            0.01%  62.84 sec  62.84 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | +-Track Assignment Kernel                   1.54%  62.84 sec  62.85 sec  0.01 sec  0.02 sec 
[03/23 21:52:54     93s] (I)       | +-Free Memory                               0.00%  62.85 sec  62.85 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       +-Export                                      5.09%  62.85 sec  62.87 sec  0.02 sec  0.03 sec 
[03/23 21:52:54     93s] (I)       | +-Export DB wires                           0.73%  62.85 sec  62.85 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Export all nets (6T)                    0.37%  62.85 sec  62.85 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | | +-Set wire vias (6T)                      0.28%  62.85 sec  62.85 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       | +-Report wirelength                         3.39%  62.85 sec  62.87 sec  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)       | +-Update net boxes                          0.78%  62.87 sec  62.87 sec  0.00 sec  0.01 sec 
[03/23 21:52:54     93s] (I)       | +-Update timing                             0.00%  62.87 sec  62.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)       +-Postprocess design                          0.18%  62.87 sec  62.87 sec  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)      ======================= Summary by functions ========================
[03/23 21:52:54     93s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:52:54     93s] (I)      ---------------------------------------------------------------------
[03/23 21:52:54     93s] (I)        0  Early Global Route kernel           100.00%  0.41 sec  0.49 sec 
[03/23 21:52:54     93s] (I)        1  Global Routing                       79.87%  0.32 sec  0.39 sec 
[03/23 21:52:54     93s] (I)        1  Import and model                     10.03%  0.04 sec  0.04 sec 
[03/23 21:52:54     93s] (I)        1  Export                                5.09%  0.02 sec  0.03 sec 
[03/23 21:52:54     93s] (I)        1  Track Assignment (6T)                 1.66%  0.01 sec  0.02 sec 
[03/23 21:52:54     93s] (I)        1  Export 3D cong map                    0.41%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        1  Postprocess design                    0.18%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        2  Net group 2                          49.67%  0.20 sec  0.25 sec 
[03/23 21:52:54     93s] (I)        2  Net group 1                          29.46%  0.12 sec  0.14 sec 
[03/23 21:52:54     93s] (I)        2  Create route DB                       5.72%  0.02 sec  0.02 sec 
[03/23 21:52:54     93s] (I)        2  Report wirelength                     3.39%  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        2  Create place DB                       2.82%  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        2  Track Assignment Kernel               1.54%  0.01 sec  0.02 sec 
[03/23 21:52:54     93s] (I)        2  Create route kernel                   1.19%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        2  Update net boxes                      0.78%  0.00 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        2  Export DB wires                       0.73%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        2  Export 2D cong map                    0.08%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        2  Initialization                        0.06%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        3  Phase 1d                             33.06%  0.13 sec  0.17 sec 
[03/23 21:52:54     93s] (I)        3  Phase 1f                             28.98%  0.12 sec  0.12 sec 
[03/23 21:52:54     93s] (I)        3  Import route data (6T)                4.51%  0.02 sec  0.02 sec 
[03/23 21:52:54     93s] (I)        3  Layer assignment (6T)                 3.62%  0.01 sec  0.04 sec 
[03/23 21:52:54     93s] (I)        3  Phase 1g                              2.87%  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        3  Import place data                     2.78%  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        3  Phase 1a                              1.76%  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        3  Phase 1h                              1.57%  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        3  Phase 1b                              1.32%  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        3  Phase 1c                              1.30%  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        3  Phase 1e                              0.96%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        3  Generate topology (6T)                0.89%  0.00 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        3  Export all nets (6T)                  0.37%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        3  Set wire vias (6T)                    0.28%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Detoured routing (6T)                32.90%  0.13 sec  0.17 sec 
[03/23 21:52:54     93s] (I)        4  Congestion clean                     28.82%  0.12 sec  0.12 sec 
[03/23 21:52:54     93s] (I)        4  Post Routing                          4.20%  0.02 sec  0.02 sec 
[03/23 21:52:54     93s] (I)        4  Read nets                             1.84%  0.01 sec  0.01 sec 
[03/23 21:52:54     93s] (I)        4  Two level Routing                     1.19%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Read blockages ( Layer 2-4 )          1.06%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Monotonic routing (6T)                0.99%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Read instances and placement          0.90%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Model blockage capacity               0.83%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Pattern routing (6T)                  0.81%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Route legalization                    0.75%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Move terms for access (6T)            0.45%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Pattern Routing Avoiding Blockages    0.29%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Read prerouted                        0.23%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Initialize 3D grid graph              0.09%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Read unlegalized nets                 0.06%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Add via demand to 2D                  0.02%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Initialize 3D capacity                0.74%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Legalize Blockage Violations          0.66%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Two Level Routing (Strong)            0.49%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Read PG blockages                     0.44%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Two Level Routing (Regular)           0.42%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Read instance blockages               0.17%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 21:52:54     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:52:54     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:52:54     93s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.6 real=0:00:00.5)
[03/23 21:52:54     93s]     Routing using eGR in eGR->NR Step done.
[03/23 21:52:54     93s]     Routing using NR in eGR->NR Step...
[03/23 21:52:54     93s] 
[03/23 21:52:54     93s] CCOPT: Preparing to route 25 clock nets with NanoRoute.
[03/23 21:52:54     93s]   All net are default rule.
[03/23 21:52:54     93s]   Preferred NanoRoute mode settings: Current
[03/23 21:52:54     93s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 21:52:54     93s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 21:52:54     93s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 21:52:54     93s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 21:52:54     93s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/23 21:52:54     93s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[03/23 21:52:54     93s] To increase the message display limit, refer to the product command reference manual.
[03/23 21:52:54     93s]       Clock detailed routing...
[03/23 21:52:54     93s]         NanoRoute...
[03/23 21:52:54     93s] % Begin globalDetailRoute (date=03/23 21:52:54, mem=1962.4M)
[03/23 21:52:54     93s] 
[03/23 21:52:54     93s] globalDetailRoute
[03/23 21:52:54     93s] 
[03/23 21:52:54     93s] #Start globalDetailRoute on Thu Mar 23 21:52:54 2023
[03/23 21:52:54     93s] #
[03/23 21:52:54     93s] ### Time Record (globalDetailRoute) is installed.
[03/23 21:52:54     93s] ### Time Record (Pre Callback) is installed.
[03/23 21:52:54     93s] ### Time Record (Pre Callback) is uninstalled.
[03/23 21:52:54     93s] ### Time Record (DB Import) is installed.
[03/23 21:52:54     93s] ### Time Record (Timing Data Generation) is installed.
[03/23 21:52:54     93s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 21:52:54     93s] ### Net info: total nets: 5636
[03/23 21:52:54     93s] ### Net info: dirty nets: 0
[03/23 21:52:54     93s] ### Net info: marked as disconnected nets: 0
[03/23 21:52:54     93s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=25)
[03/23 21:52:54     93s] #num needed restored net=0
[03/23 21:52:54     93s] #need_extraction net=0 (total=5636)
[03/23 21:52:54     93s] ### Net info: fully routed nets: 25
[03/23 21:52:54     93s] ### Net info: trivial (< 2 pins) nets: 2946
[03/23 21:52:54     93s] ### Net info: unrouted nets: 2665
[03/23 21:52:54     93s] ### Net info: re-extraction nets: 0
[03/23 21:52:54     93s] ### Net info: selected nets: 25
[03/23 21:52:54     93s] ### Net info: ignored nets: 0
[03/23 21:52:54     93s] ### Net info: skip routing nets: 0
[03/23 21:52:54     93s] ### import design signature (3): route=1551993494 fixed_route=694836516 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2050300542 dirty_area=0 del_dirty_area=0 cell=2003392632 placement=2033638030 pin_access=1 inst_pattern=1
[03/23 21:52:54     93s] ### Time Record (DB Import) is uninstalled.
[03/23 21:52:54     93s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 21:52:54     93s] #
[03/23 21:52:54     93s] #Wire/Via statistics before line assignment ...
[03/23 21:52:54     93s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 21:52:54     93s] #Total wire length = 10477 um.
[03/23 21:52:54     93s] #Total half perimeter of net bounding box = 3887 um.
[03/23 21:52:54     93s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:52:54     93s] #Total wire length on LAYER M2 = 3814 um.
[03/23 21:52:54     93s] #Total wire length on LAYER M3 = 3373 um.
[03/23 21:52:54     93s] #Total wire length on LAYER M4 = 3290 um.
[03/23 21:52:54     93s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:52:54     93s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:52:54     93s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:52:54     93s] #Total wire length on LAYER LM = 0 um.
[03/23 21:52:54     93s] #Total number of vias = 2535
[03/23 21:52:54     93s] #Up-Via Summary (total 2535):
[03/23 21:52:54     93s] #           
[03/23 21:52:54     93s] #-----------------------
[03/23 21:52:54     93s] # M1                764
[03/23 21:52:54     93s] # M2               1253
[03/23 21:52:54     93s] # M3                518
[03/23 21:52:54     93s] #-----------------------
[03/23 21:52:54     93s] #                  2535 
[03/23 21:52:54     93s] #
[03/23 21:52:54     93s] ### Time Record (Data Preparation) is installed.
[03/23 21:52:54     93s] #Start routing data preparation on Thu Mar 23 21:52:54 2023
[03/23 21:52:54     93s] #
[03/23 21:52:54     93s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:52:54     93s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:52:54     93s] #Voltage range [0.000 - 1.200] has 5634 nets.
[03/23 21:52:54     93s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:52:54     93s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:52:54     93s] #Build and mark too close pins for the same net.
[03/23 21:52:54     93s] ### Time Record (Cell Pin Access) is installed.
[03/23 21:52:54     93s] #Initial pin access analysis.
[03/23 21:52:54     94s] #Detail pin access analysis.
[03/23 21:52:54     94s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 21:52:54     94s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:52:54     94s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:52:54     94s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:52:54     94s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:52:54     94s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:52:54     94s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:52:54     94s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:52:54     94s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:52:54     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1973.44 (MB), peak = 2284.70 (MB)
[03/23 21:52:54     94s] #Regenerating Ggrids automatically.
[03/23 21:52:54     94s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.4000.
[03/23 21:52:54     94s] #Using automatically generated G-grids.
[03/23 21:52:54     94s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:52:54     94s] #Done routing data preparation.
[03/23 21:52:54     94s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1975.97 (MB), peak = 2284.70 (MB)
[03/23 21:52:54     94s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:52:54     94s] #Data initialization: cpu:00:00:01, real:00:00:00, mem:1.9 GB, peak:2.2 GB --3.56 [6]--
[03/23 21:52:54     94s] 
[03/23 21:52:54     94s] Trim Metal Layers:
[03/23 21:52:54     94s] LayerId::1 widthSet size::1
[03/23 21:52:54     94s] LayerId::2 widthSet size::1
[03/23 21:52:54     94s] LayerId::3 widthSet size::1
[03/23 21:52:54     94s] LayerId::4 widthSet size::1
[03/23 21:52:54     94s] LayerId::5 widthSet size::1
[03/23 21:52:54     94s] LayerId::6 widthSet size::1
[03/23 21:52:54     94s] LayerId::7 widthSet size::1
[03/23 21:52:54     94s] LayerId::8 widthSet size::1
[03/23 21:52:54     94s] Updating RC grid for preRoute extraction ...
[03/23 21:52:54     94s] eee: pegSigSF::1.070000
[03/23 21:52:54     94s] Initializing multi-corner resistance tables ...
[03/23 21:52:54     94s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:52:54     94s] eee: l::2 avDens::0.002149 usedTrk::5.222222 availTrk::2430.000000 sigTrk::5.222222
[03/23 21:52:54     94s] eee: l::3 avDens::0.002749 usedTrk::26.722223 availTrk::9720.000000 sigTrk::26.722223
[03/23 21:52:54     94s] eee: l::4 avDens::0.002778 usedTrk::27.000000 availTrk::9720.000000 sigTrk::27.000000
[03/23 21:52:54     94s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:54     94s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:54     94s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:54     94s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:54     94s] {RT rc-typ 0 4 4 0}
[03/23 21:52:54     94s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.828800 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 21:52:54     94s] #Successfully loaded pre-route RC model
[03/23 21:52:54     94s] #Enabled timing driven Line Assignment.
[03/23 21:52:54     94s] ### Time Record (Line Assignment) is installed.
[03/23 21:52:54     94s] #
[03/23 21:52:54     94s] #Begin Line Assignment ...
[03/23 21:52:54     94s] #
[03/23 21:52:54     94s] #Begin build data ...
[03/23 21:52:54     94s] #
[03/23 21:52:54     94s] #Distribution of nets:
[03/23 21:52:54     94s] #     1414 ( 2         pin),    743 ( 3         pin),    178 ( 4         pin),
[03/23 21:52:54     94s] #       62 ( 5         pin),     22 ( 6         pin),     40 ( 7         pin),
[03/23 21:52:54     94s] #       11 ( 8         pin),     40 ( 9         pin),    163 (10-19      pin),
[03/23 21:52:54     94s] #        4 (20-29      pin),      4 (30-39      pin),      1 (40-49      pin),
[03/23 21:52:54     94s] #        7 (50-59      pin),      1 (60-69      pin),      0 (>=2000     pin).
[03/23 21:52:54     94s] #Total: 5636 nets, 2690 non-trivial nets, 25 fully global routed, 25 clocks,
[03/23 21:52:54     94s] #       25 nets have extra space, 25 nets have layer range, 25 nets have weight,
[03/23 21:52:54     94s] #       25 nets have avoid detour, 25 nets have priority.
[03/23 21:52:54     94s] #
[03/23 21:52:54     94s] #Nets in 1 layer range:
[03/23 21:52:54     94s] #   (3 M3, ----) :       25 ( 0.9%)
[03/23 21:52:54     94s] #
[03/23 21:52:54     94s] #25 nets selected.
[03/23 21:52:54     94s] #
[03/23 21:52:54     94s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.68 [6]--
[03/23 21:52:54     94s] ### 
[03/23 21:52:54     94s] ### Net length summary before Line Assignment:
[03/23 21:52:54     94s] ### Layer   H-Len   V-Len         Total       #Up-Via
[03/23 21:52:54     94s] ### -------------------------------------------------
[03/23 21:52:54     94s] ###  1 M1       0       0       0(  0%)     764( 30%)
[03/23 21:52:54     94s] ###  2 M2       0    3814    3814( 36%)    1253( 49%)
[03/23 21:52:54     94s] ###  3 M3    3372       0    3372( 32%)     520( 20%)
[03/23 21:52:54     94s] ###  4 M4       0    3290    3290( 31%)       0(  0%)
[03/23 21:52:54     94s] ###  5 M5       0       0       0(  0%)       0(  0%)
[03/23 21:52:54     94s] ###  6 M6       0       0       0(  0%)       0(  0%)
[03/23 21:52:54     94s] ###  7 MQ       0       0       0(  0%)       0(  0%)
[03/23 21:52:54     94s] ###  8 LM       0       0       0(  0%)       0(  0%)
[03/23 21:52:54     94s] ### -------------------------------------------------
[03/23 21:52:54     94s] ###          3372    7104   10477          2537      
[03/23 21:52:54     95s] ### 
[03/23 21:52:54     95s] ### Top 20 overlap violations ...
[03/23 21:52:54     95s] ###   Net: CTS_7
[03/23 21:52:54     95s] ###     M4: (44.3000, 0.8010, 44.5000, 3.1990), length: 2.3980, total: 9.5920
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: clk
[03/23 21:52:54     95s] ###     M4: (9.5000, 0.8010, 9.7000, 3.1990), length: 2.3980, total: 4.7960
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: buff_mult_arr0/CTS_11
[03/23 21:52:54     95s] ###     M3: (0.8010, 173.9000, 3.1990, 174.1000), length: 2.3980, total: 4.7960
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: buff_mult_arr0/CTS_11
[03/23 21:52:54     95s] ###     M3: (0.8010, 152.3000, 3.1990, 152.5000), length: 2.3980, total: 4.7960
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: CTS_7
[03/23 21:52:54     95s] ###     M4: (44.3000, 3.8010, 44.5000, 6.1990), length: 2.3980, total: 9.5920
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: clk
[03/23 21:52:54     95s] ###     M4: (9.5000, 3.8010, 9.7000, 6.1990), length: 2.3980, total: 4.7960
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: buff_mult_arr0/CTS_7
[03/23 21:52:54     95s] ###     M3: (3.8010, 345.5000, 6.1990, 345.7000), length: 2.3980, total: 2.3980
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: buff_mult_arr0/CTS_11
[03/23 21:52:54     95s] ###     M3: (3.8010, 173.9000, 6.1990, 174.1000), length: 2.3980, total: 4.7960
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: buff_mult_arr0/CTS_7
[03/23 21:52:54     95s] ###     M3: (3.8010, 328.3000, 6.1990, 328.5000), length: 2.3980, total: 2.3980
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: buff_mult_arr0/CTS_11
[03/23 21:52:54     95s] ###     M3: (3.8010, 152.3000, 6.1990, 152.5000), length: 2.3980, total: 4.7960
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: CTS_4
[03/23 21:52:54     95s] ###     M2: (28.3000, 3.8010, 28.5000, 6.1990), length: 2.3980, total: 2.3980
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: CTS_3
[03/23 21:52:54     95s] ###     M4: (174.3000, 21.8010, 174.5000, 24.1990), length: 2.3980, total: 9.5920
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: CTS_7
[03/23 21:52:54     95s] ###     M4: (44.3000, 21.8010, 44.5000, 24.1990), length: 2.3980, total: 9.5920
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: CTS_9
[03/23 21:52:54     95s] ###     M4: (31.9000, 21.8010, 32.1000, 24.1990), length: 2.3980, total: 4.7960
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: CTS_3
[03/23 21:52:54     95s] ###     M4: (189.9000, 21.8010, 190.1000, 24.1990), length: 2.3980, total: 4.7960
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: buff_mult_arr0/CTS_11
[03/23 21:52:54     95s] ###     M3: (21.8010, 192.7000, 24.1990, 192.9000), length: 2.3980, total: 14.3880
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: buff_mult_arr0/CTS_7
[03/23 21:52:54     95s] ###     M3: (21.8010, 228.7000, 24.1990, 228.9000), length: 2.3980, total: 9.5920
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: buff_mult_arr0/CTS_5
[03/23 21:52:54     95s] ###     M3: (21.8010, 128.7000, 24.1990, 128.9000), length: 2.3980, total: 9.5920
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: buff_mult_arr0/CTS_7
[03/23 21:52:54     95s] ###     M3: (21.8010, 296.3000, 24.1990, 296.5000), length: 2.3980, total: 9.5920
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ###   Net: CTS_4
[03/23 21:52:54     95s] ###     M3: (21.8010, 84.7000, 24.1990, 84.9000), length: 2.3980, total: 4.7960
[03/23 21:52:54     95s] ###       power rail
[03/23 21:52:54     95s] ### 
[03/23 21:52:54     95s] ### Net length and overlap summary after Line Assignment:
[03/23 21:52:54     95s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[03/23 21:52:54     95s] ### --------------------------------------------------------------------------
[03/23 21:52:54     95s] ###  1 M1       0       0       0(  0%)     764( 37%)    0(  0%)     0(  0.0%)
[03/23 21:52:54     95s] ###  2 M2       0    4518    4518( 46%)    1042( 50%)    9(  2%)    10(  0.6%)
[03/23 21:52:54     95s] ###  3 M3    3244       0    3244( 33%)     287( 14%)  266( 71%)  1550( 84.2%)
[03/23 21:52:54     95s] ###  4 M4       0    2110    2110( 21%)       0(  0%)  101( 27%)   280( 15.2%)
[03/23 21:52:54     95s] ###  5 M5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 21:52:54     95s] ###  6 M6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 21:52:54     95s] ###  7 MQ       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 21:52:54     95s] ###  8 LM       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 21:52:54     95s] ### --------------------------------------------------------------------------
[03/23 21:52:54     95s] ###          3244    6628    9872          2093        376        1841        
[03/23 21:52:54     95s] #
[03/23 21:52:54     95s] #Line Assignment statistics:
[03/23 21:52:54     95s] #Cpu time = 00:00:01
[03/23 21:52:54     95s] #Elapsed time = 00:00:00
[03/23 21:52:54     95s] #Increased memory = 5.13 (MB)
[03/23 21:52:54     95s] #Total memory = 1990.58 (MB)
[03/23 21:52:54     95s] #Peak memory = 2284.70 (MB)
[03/23 21:52:54     95s] #End Line Assignment: cpu:00:00:01, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.42 [6]--
[03/23 21:52:54     95s] #
[03/23 21:52:54     95s] #Begin assignment summary ...
[03/23 21:52:54     95s] #
[03/23 21:52:54     95s] #  Total number of segments             = 1397
[03/23 21:52:54     95s] #  Total number of overlap segments     =  268 ( 19.2%)
[03/23 21:52:54     95s] #  Total number of assigned segments    =  699 ( 50.0%)
[03/23 21:52:54     95s] #  Total number of shifted segments     =   67 (  4.8%)
[03/23 21:52:54     95s] #  Average movement of shifted segments =    8.78 tracks
[03/23 21:52:54     95s] #
[03/23 21:52:54     95s] #  Total number of overlaps             =  376
[03/23 21:52:54     95s] #  Total length of overlaps             = 1841 um
[03/23 21:52:54     95s] #
[03/23 21:52:54     95s] #End assignment summary.
[03/23 21:52:54     95s] ### Time Record (Line Assignment) is uninstalled.
[03/23 21:52:54     95s] #
[03/23 21:52:54     95s] #Wire/Via statistics after line assignment ...
[03/23 21:52:54     95s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 21:52:54     95s] #Total wire length = 9873 um.
[03/23 21:52:54     95s] #Total half perimeter of net bounding box = 3887 um.
[03/23 21:52:54     95s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:52:54     95s] #Total wire length on LAYER M2 = 4519 um.
[03/23 21:52:54     95s] #Total wire length on LAYER M3 = 3244 um.
[03/23 21:52:54     95s] #Total wire length on LAYER M4 = 2110 um.
[03/23 21:52:54     95s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:52:54     95s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:52:54     95s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:52:54     95s] #Total wire length on LAYER LM = 0 um.
[03/23 21:52:54     95s] #Total number of vias = 2093
[03/23 21:52:54     95s] #Up-Via Summary (total 2093):
[03/23 21:52:54     95s] #           
[03/23 21:52:54     95s] #-----------------------
[03/23 21:52:54     95s] # M1                764
[03/23 21:52:54     95s] # M2               1042
[03/23 21:52:54     95s] # M3                287
[03/23 21:52:54     95s] #-----------------------
[03/23 21:52:54     95s] #                  2093 
[03/23 21:52:54     95s] #
[03/23 21:52:55     95s] #Routing data preparation, pin analysis, line assignment statistics:
[03/23 21:52:55     95s] #Cpu time = 00:00:02
[03/23 21:52:55     95s] #Elapsed time = 00:00:01
[03/23 21:52:55     95s] #Increased memory = 10.18 (MB)
[03/23 21:52:55     95s] #Total memory = 1977.58 (MB)
[03/23 21:52:55     95s] #Peak memory = 2284.70 (MB)
[03/23 21:52:55     95s] #RTESIG:78da95933f4fc33010c599f91427b7439068c95dfed81e5890580155c05a99c48d22121b
[03/23 21:52:55     95s] #       c50ea8df1e1758a822a7f576f64f77ef3ddb8be5ebfd0618e11af395c3546e111e364469
[03/23 21:52:55     95s] #       49628525c91bc26d387ab963978be5e3d3330103e55cdb986d6f6b7d5b75b67a07dff6ad
[03/23 21:52:55     95s] #       697e779041e2fc10ea6b189d1ec069ef4375f5d780831f460dc99bb5dd248139c24e752e
[03/23 21:52:55     95s] #       c6505602a590b4c6eb460fd38c2cfff7a9f746f56d05b5dea9b1f3477896e573ca0a9102
[03/23 21:52:55     95s] #       f3f6c376b6d9436783e5af76d071c352ca593b8847b1c4a5e221a2b3f0f3ba8b2cd80c7c
[03/23 21:52:55     95s] #       30a6cdd84f4ba6230d534cc133205af3f4b020d97556f969927301ec27a6e8502e4ac022
[03/23 21:52:55     95s] #       7eefc82502cd30a208f33eb3f8d5a108e398f3cad46aa8a3c284e0c08c3551f984389b19
[03/23 21:52:55     95s] #       6199433ef3b291d3fc17415e9c0089fc1488c7a08b6f017252df
[03/23 21:52:55     95s] #
[03/23 21:52:55     95s] #Skip comparing routing design signature in db-snapshot flow
[03/23 21:52:55     95s] #Using multithreading with 6 threads.
[03/23 21:52:55     95s] ### Time Record (Detail Routing) is installed.
[03/23 21:52:55     95s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:52:55     95s] #
[03/23 21:52:55     95s] #Start Detail Routing..
[03/23 21:52:55     95s] #start initial detail routing ...
[03/23 21:52:55     95s] ### Design has 27 dirty nets
[03/23 21:52:55     99s] ### Routing stats: routing = 84.03% drc-check-only = 3.97%
[03/23 21:52:55     99s] #   number of violations = 2
[03/23 21:52:55     99s] #
[03/23 21:52:55     99s] #    By Layer and Type :
[03/23 21:52:55     99s] #	          Short   Totals
[03/23 21:52:55     99s] #	M1            0        0
[03/23 21:52:55     99s] #	M2            2        2
[03/23 21:52:55     99s] #	Totals        2        2
[03/23 21:52:55     99s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1983.44 (MB), peak = 2284.70 (MB)
[03/23 21:52:55     99s] #start 1st optimization iteration ...
[03/23 21:52:55     99s] ### Routing stats: routing = 84.33% drc-check-only = 3.79%
[03/23 21:52:55     99s] #   number of violations = 0
[03/23 21:52:55     99s] #    number of process antenna violations = 4
[03/23 21:52:55     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1977.95 (MB), peak = 2284.70 (MB)
[03/23 21:52:55     99s] #Complete Detail Routing.
[03/23 21:52:55     99s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 21:52:55     99s] #Total wire length = 9632 um.
[03/23 21:52:55     99s] #Total half perimeter of net bounding box = 3887 um.
[03/23 21:52:55     99s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:52:55     99s] #Total wire length on LAYER M2 = 4642 um.
[03/23 21:52:55     99s] #Total wire length on LAYER M3 = 2705 um.
[03/23 21:52:55     99s] #Total wire length on LAYER M4 = 2285 um.
[03/23 21:52:55     99s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:52:55     99s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:52:55     99s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:52:55     99s] #Total wire length on LAYER LM = 0 um.
[03/23 21:52:55     99s] #Total number of vias = 2106
[03/23 21:52:55     99s] #Total number of multi-cut vias = 9 (  0.4%)
[03/23 21:52:55     99s] #Total number of single cut vias = 2097 ( 99.6%)
[03/23 21:52:55     99s] #Up-Via Summary (total 2106):
[03/23 21:52:55     99s] #                   single-cut          multi-cut      Total
[03/23 21:52:55     99s] #-----------------------------------------------------------
[03/23 21:52:55     99s] # M1               757 ( 98.8%)         9 (  1.2%)        766
[03/23 21:52:55     99s] # M2               775 (100.0%)         0 (  0.0%)        775
[03/23 21:52:55     99s] # M3               565 (100.0%)         0 (  0.0%)        565
[03/23 21:52:55     99s] #-----------------------------------------------------------
[03/23 21:52:55     99s] #                 2097 ( 99.6%)         9 (  0.4%)       2106 
[03/23 21:52:55     99s] #
[03/23 21:52:55     99s] #Total number of DRC violations = 0
[03/23 21:52:55     99s] ### Time Record (Detail Routing) is uninstalled.
[03/23 21:52:55     99s] #Cpu time = 00:00:04
[03/23 21:52:55     99s] #Elapsed time = 00:00:01
[03/23 21:52:55     99s] #Increased memory = 0.37 (MB)
[03/23 21:52:55     99s] #Total memory = 1977.95 (MB)
[03/23 21:52:55     99s] #Peak memory = 2284.70 (MB)
[03/23 21:52:55     99s] #Skip updating routing design signature in db-snapshot flow
[03/23 21:52:55     99s] #detailRoute Statistics:
[03/23 21:52:55     99s] #Cpu time = 00:00:04
[03/23 21:52:55     99s] #Elapsed time = 00:00:01
[03/23 21:52:55     99s] #Increased memory = 0.37 (MB)
[03/23 21:52:55     99s] #Total memory = 1977.95 (MB)
[03/23 21:52:55     99s] #Peak memory = 2284.70 (MB)
[03/23 21:52:55     99s] ### Time Record (DB Export) is installed.
[03/23 21:52:55     99s] ### export design design signature (10): route=619158640 fixed_route=694836516 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=936581542 dirty_area=0 del_dirty_area=0 cell=2003392632 placement=2033638030 pin_access=2042870003 inst_pattern=1
[03/23 21:52:55     99s] #	no debugging net set
[03/23 21:52:55     99s] ### Time Record (DB Export) is uninstalled.
[03/23 21:52:55     99s] ### Time Record (Post Callback) is installed.
[03/23 21:52:55     99s] ### Time Record (Post Callback) is uninstalled.
[03/23 21:52:55     99s] #
[03/23 21:52:55     99s] #globalDetailRoute statistics:
[03/23 21:52:55     99s] #Cpu time = 00:00:06
[03/23 21:52:55     99s] #Elapsed time = 00:00:02
[03/23 21:52:55     99s] #Increased memory = 25.85 (MB)
[03/23 21:52:55     99s] #Total memory = 1988.23 (MB)
[03/23 21:52:55     99s] #Peak memory = 2284.70 (MB)
[03/23 21:52:55     99s] #Number of warnings = 0
[03/23 21:52:55     99s] #Total number of warnings = 10
[03/23 21:52:55     99s] #Number of fails = 0
[03/23 21:52:55     99s] #Total number of fails = 0
[03/23 21:52:55     99s] #Complete globalDetailRoute on Thu Mar 23 21:52:55 2023
[03/23 21:52:55     99s] #
[03/23 21:52:55     99s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 21:52:55     99s] ### 
[03/23 21:52:55     99s] ###   Scalability Statistics
[03/23 21:52:55     99s] ### 
[03/23 21:52:55     99s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:52:55     99s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 21:52:55     99s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:52:55     99s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 21:52:55     99s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 21:52:55     99s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 21:52:55     99s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:52:55     99s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:52:55     99s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 21:52:55     99s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 21:52:55     99s] ###   Detail Routing                |        00:00:04|        00:00:01|             1.0|
[03/23 21:52:55     99s] ###   Line Assignment               |        00:00:01|        00:00:00|             1.0|
[03/23 21:52:55     99s] ###   Entire Command                |        00:00:06|        00:00:02|             3.8|
[03/23 21:52:55     99s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:52:55     99s] ### 
[03/23 21:52:55     99s] % End globalDetailRoute (date=03/23 21:52:55, total cpu=0:00:06.4, real=0:00:01.0, peak res=1983.9M, current mem=1983.9M)
[03/23 21:52:55     99s]         NanoRoute done. (took cpu=0:00:06.4 real=0:00:01.7)
[03/23 21:52:55     99s]       Clock detailed routing done.
[03/23 21:52:55     99s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 21:52:55     99s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 21:52:55    100s] Skipping check of guided vs. routed net lengths.
[03/23 21:52:55    100s] Set FIXED routing status on 25 net(s)
[03/23 21:52:55    100s] Set FIXED placed status on 24 instance(s)
[03/23 21:52:55    100s]       Route Remaining Unrouted Nets...
[03/23 21:52:55    100s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/23 21:52:55    100s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2743.2M, EPOCH TIME: 1679622775.918278
[03/23 21:52:55    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:55    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:55    100s] All LLGs are deleted
[03/23 21:52:55    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:55    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:55    100s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2743.2M, EPOCH TIME: 1679622775.918507
[03/23 21:52:55    100s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2743.2M, EPOCH TIME: 1679622775.918609
[03/23 21:52:55    100s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2743.2M, EPOCH TIME: 1679622775.918816
[03/23 21:52:55    100s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=2743.2M
[03/23 21:52:55    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=2743.2M
[03/23 21:52:55    100s] **WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
[03/23 21:52:55    100s] To increase the message display limit, refer to the product command reference manual.
[03/23 21:52:55    100s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2743.24 MB )
[03/23 21:52:55    100s] (I)      ================== Layers ==================
[03/23 21:52:55    100s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:55    100s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:52:55    100s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:55    100s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:52:55    100s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:52:55    100s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:52:55    100s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:52:55    100s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:52:55    100s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:52:55    100s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:52:55    100s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:52:55    100s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:52:55    100s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:52:55    100s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:52:55    100s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:52:55    100s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:52:55    100s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:52:55    100s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:52:55    100s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:52:55    100s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:55    100s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:52:55    100s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:52:55    100s] (I)      Started Import and model ( Curr Mem: 2743.24 MB )
[03/23 21:52:55    100s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:55    100s] (I)      == Non-default Options ==
[03/23 21:52:55    100s] (I)      Maximum routing layer                              : 4
[03/23 21:52:55    100s] (I)      Number of threads                                  : 6
[03/23 21:52:55    100s] (I)      Method to set GCell size                           : row
[03/23 21:52:55    100s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:52:55    100s] (I)      Use row-based GCell size
[03/23 21:52:55    100s] (I)      Use row-based GCell align
[03/23 21:52:55    100s] (I)      layer 0 area = 89000
[03/23 21:52:55    100s] (I)      layer 1 area = 120000
[03/23 21:52:55    100s] (I)      layer 2 area = 120000
[03/23 21:52:55    100s] (I)      layer 3 area = 120000
[03/23 21:52:55    100s] (I)      GCell unit size   : 3600
[03/23 21:52:55    100s] (I)      GCell multiplier  : 1
[03/23 21:52:55    100s] (I)      GCell row height  : 3600
[03/23 21:52:55    100s] (I)      Actual row height : 3600
[03/23 21:52:55    100s] (I)      GCell align ref   : 7000 7000
[03/23 21:52:55    100s] [NR-eGR] Track table information for default rule: 
[03/23 21:52:55    100s] [NR-eGR] M1 has single uniform track structure
[03/23 21:52:55    100s] [NR-eGR] M2 has single uniform track structure
[03/23 21:52:55    100s] [NR-eGR] M3 has single uniform track structure
[03/23 21:52:55    100s] [NR-eGR] M4 has single uniform track structure
[03/23 21:52:55    100s] [NR-eGR] M5 has single uniform track structure
[03/23 21:52:55    100s] [NR-eGR] M6 has single uniform track structure
[03/23 21:52:55    100s] [NR-eGR] MQ has single uniform track structure
[03/23 21:52:55    100s] [NR-eGR] LM has single uniform track structure
[03/23 21:52:55    100s] (I)      ============== Default via ===============
[03/23 21:52:55    100s] (I)      +---+------------------+-----------------+
[03/23 21:52:55    100s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:52:55    100s] (I)      +---+------------------+-----------------+
[03/23 21:52:55    100s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:52:55    100s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 21:52:55    100s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:52:55    100s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:52:55    100s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 21:52:55    100s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:52:55    100s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:52:55    100s] (I)      +---+------------------+-----------------+
[03/23 21:52:55    100s] [NR-eGR] Read 5606 PG shapes
[03/23 21:52:55    100s] [NR-eGR] Read 0 clock shapes
[03/23 21:52:55    100s] [NR-eGR] Read 0 other shapes
[03/23 21:52:55    100s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:52:55    100s] [NR-eGR] #Instance Blockages : 0
[03/23 21:52:55    100s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:52:55    100s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:52:55    100s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:52:55    100s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:52:55    100s] [NR-eGR] #Other Blockages    : 0
[03/23 21:52:55    100s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:52:55    100s] [NR-eGR] Num Prerouted Nets = 25  Num Prerouted Wires = 2561
[03/23 21:52:55    100s] [NR-eGR] Read 2690 nets ( ignored 25 )
[03/23 21:52:55    100s] (I)      early_global_route_priority property id does not exist.
[03/23 21:52:55    100s] (I)      Read Num Blocks=5606  Num Prerouted Wires=2561  Num CS=0
[03/23 21:52:55    100s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 1264
[03/23 21:52:55    100s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 1090
[03/23 21:52:55    100s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 207
[03/23 21:52:55    100s] (I)      Number of ignored nets                =     25
[03/23 21:52:55    100s] (I)      Number of connected nets              =      0
[03/23 21:52:55    100s] (I)      Number of fixed nets                  =     25.  Ignored: Yes
[03/23 21:52:55    100s] (I)      Number of clock nets                  =     25.  Ignored: No
[03/23 21:52:55    100s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:52:55    100s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:52:55    100s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:52:55    100s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:52:55    100s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:52:55    100s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:52:55    100s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:52:55    100s] (I)      Ndr track 0 does not exist
[03/23 21:52:55    100s] (I)      Ndr track 0 does not exist
[03/23 21:52:55    100s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:52:55    100s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:52:55    100s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:52:55    100s] (I)      Site width          :   400  (dbu)
[03/23 21:52:55    100s] (I)      Row height          :  3600  (dbu)
[03/23 21:52:55    100s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:52:55    100s] (I)      GCell width         :  3600  (dbu)
[03/23 21:52:55    100s] (I)      GCell height        :  3600  (dbu)
[03/23 21:52:55    100s] (I)      Grid                :    83   111     4
[03/23 21:52:55    100s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:52:55    100s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:52:55    100s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:52:55    100s] (I)      Default wire width  :   160   200   200   200
[03/23 21:52:55    100s] (I)      Default wire space  :   160   200   200   200
[03/23 21:52:55    100s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:52:55    100s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:52:55    100s] (I)      First track coord   :   400   400   400   400
[03/23 21:52:55    100s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:52:55    100s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:52:55    100s] (I)      Num of masks        :     1     1     1     1
[03/23 21:52:55    100s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:52:55    100s] (I)      --------------------------------------------------------
[03/23 21:52:55    100s] 
[03/23 21:52:55    100s] [NR-eGR] ============ Routing rule table ============
[03/23 21:52:55    100s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 21:52:55    100s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 21:52:55    100s] (I)                    Layer    2    3    4 
[03/23 21:52:55    100s] (I)                    Pitch  800  800  800 
[03/23 21:52:55    100s] (I)             #Used tracks    2    2    2 
[03/23 21:52:55    100s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:55    100s] [NR-eGR] Rule id: 1  Nets: 2665
[03/23 21:52:55    100s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:52:55    100s] (I)                    Layer    2    3    4 
[03/23 21:52:55    100s] (I)                    Pitch  400  400  400 
[03/23 21:52:55    100s] (I)             #Used tracks    1    1    1 
[03/23 21:52:55    100s] (I)       #Fully used tracks    1    1    1 
[03/23 21:52:55    100s] [NR-eGR] ========================================
[03/23 21:52:55    100s] [NR-eGR] 
[03/23 21:52:55    100s] (I)      =============== Blocked Tracks ===============
[03/23 21:52:55    100s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:55    100s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:52:55    100s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:55    100s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:52:55    100s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:52:55    100s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:52:55    100s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:52:55    100s] (I)      +-------+---------+----------+---------------+
[03/23 21:52:55    100s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2743.24 MB )
[03/23 21:52:55    100s] (I)      Reset routing kernel
[03/23 21:52:55    100s] (I)      Started Global Routing ( Curr Mem: 2743.24 MB )
[03/23 21:52:55    100s] (I)      totalPins=8755  totalGlobalPin=8691 (99.27%)
[03/23 21:52:55    100s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:52:55    100s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/23 21:52:55    100s] (I)      
[03/23 21:52:55    100s] (I)      ============  Phase 1a Route ============
[03/23 21:52:55    100s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 86
[03/23 21:52:55    100s] (I)      Usage: 20345 = (9418 H, 10927 V) = (16.50% H, 8.28% V) = (3.390e+04um H, 3.934e+04um V)
[03/23 21:52:55    100s] (I)      
[03/23 21:52:55    100s] (I)      ============  Phase 1b Route ============
[03/23 21:52:55    100s] (I)      Usage: 20370 = (9431 H, 10939 V) = (16.52% H, 8.29% V) = (3.395e+04um H, 3.938e+04um V)
[03/23 21:52:55    100s] (I)      Overflow of layer group 1: 5.58% H + 0.21% V. EstWL: 7.333200e+04um
[03/23 21:52:55    100s] (I)      Congestion metric : 5.58%H 0.21%V, 5.79%HV
[03/23 21:52:55    100s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:52:55    100s] (I)      
[03/23 21:52:55    100s] (I)      ============  Phase 1c Route ============
[03/23 21:52:55    100s] (I)      Level2 Grid: 17 x 23
[03/23 21:52:55    100s] (I)      Usage: 20377 = (9431 H, 10946 V) = (16.52% H, 8.29% V) = (3.395e+04um H, 3.941e+04um V)
[03/23 21:52:55    100s] (I)      
[03/23 21:52:55    100s] (I)      ============  Phase 1d Route ============
[03/23 21:52:55    100s] (I)      Usage: 20377 = (9431 H, 10946 V) = (16.52% H, 8.29% V) = (3.395e+04um H, 3.941e+04um V)
[03/23 21:52:55    100s] (I)      
[03/23 21:52:55    100s] (I)      ============  Phase 1e Route ============
[03/23 21:52:55    100s] (I)      Usage: 20512 = (9423 H, 11089 V) = (16.50% H, 8.40% V) = (3.392e+04um H, 3.992e+04um V)
[03/23 21:52:55    100s] [NR-eGR] Early Global Route overflow of layer group 1: 5.55% H + 0.24% V. EstWL: 7.384320e+04um
[03/23 21:52:55    100s] (I)      
[03/23 21:52:55    100s] (I)      ============  Phase 1l Route ============
[03/23 21:52:56    100s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:52:56    100s] (I)      Layer  2:      74906     15823        15         639       81531    ( 0.78%) 
[03/23 21:52:56    100s] (I)      Layer  3:      58955     11721       210         684       81234    ( 0.83%) 
[03/23 21:52:56    100s] (I)      Layer  4:      60178      2995         7         720       81450    ( 0.88%) 
[03/23 21:52:56    100s] (I)      Total:        194039     30539       232        2043      244215    ( 0.83%) 
[03/23 21:52:56    100s] (I)      
[03/23 21:52:56    100s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:52:56    100s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 21:52:56    100s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 21:52:56    100s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 21:52:56    100s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:52:56    100s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:52:56    100s] [NR-eGR]      M2 ( 2)        12( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[03/23 21:52:56    100s] [NR-eGR]      M3 ( 3)       154( 1.71%)         5( 0.06%)         1( 0.01%)   ( 1.77%) 
[03/23 21:52:56    100s] [NR-eGR]      M4 ( 4)         5( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[03/23 21:52:56    100s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:52:56    100s] [NR-eGR]        Total       171( 0.63%)         5( 0.02%)         1( 0.00%)   ( 0.65%) 
[03/23 21:52:56    100s] [NR-eGR] 
[03/23 21:52:56    100s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 2743.24 MB )
[03/23 21:52:56    100s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:52:56    100s] [NR-eGR] Overflow after Early Global Route 1.75% H + 0.04% V
[03/23 21:52:56    100s] (I)      ============= Track Assignment ============
[03/23 21:52:56    100s] (I)      Started Track Assignment (6T) ( Curr Mem: 2743.24 MB )
[03/23 21:52:56    100s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:52:56    100s] (I)      Run Multi-thread track assignment
[03/23 21:52:56    100s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2743.24 MB )
[03/23 21:52:56    100s] (I)      Started Export ( Curr Mem: 2743.24 MB )
[03/23 21:52:56    100s] [NR-eGR]             Length (um)   Vias 
[03/23 21:52:56    100s] [NR-eGR] -------------------------------
[03/23 21:52:56    100s] [NR-eGR]  M1  (1H)             0   9454 
[03/23 21:52:56    100s] [NR-eGR]  M2  (2V)         39753  14464 
[03/23 21:52:56    100s] [NR-eGR]  M3  (3H)         38799   1182 
[03/23 21:52:56    100s] [NR-eGR]  M4  (4V)          8073      0 
[03/23 21:52:56    100s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:52:56    100s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:52:56    100s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:52:56    100s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:52:56    100s] [NR-eGR] -------------------------------
[03/23 21:52:56    100s] [NR-eGR]      Total        86625  25100 
[03/23 21:52:56    100s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:56    100s] [NR-eGR] Total half perimeter of net bounding box: 69112um
[03/23 21:52:56    100s] [NR-eGR] Total length: 86625um, number of vias: 25100
[03/23 21:52:56    100s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:56    100s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 21:52:56    100s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:52:56    100s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2743.24 MB )
[03/23 21:52:56    100s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.12 sec, Curr Mem: 2743.24 MB )
[03/23 21:52:56    100s] (I)      ======================================= Runtime Summary =======================================
[03/23 21:52:56    100s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 21:52:56    100s] (I)      -----------------------------------------------------------------------------------------------
[03/23 21:52:56    100s] (I)       Early Global Route kernel                   100.00%  64.74 sec  64.86 sec  0.12 sec  0.20 sec 
[03/23 21:52:56    100s] (I)       +-Import and model                           23.74%  64.75 sec  64.78 sec  0.03 sec  0.03 sec 
[03/23 21:52:56    100s] (I)       | +-Create place DB                           5.94%  64.75 sec  64.76 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | +-Import place data                       5.80%  64.75 sec  64.76 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | | +-Read instances and placement          1.95%  64.75 sec  64.75 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Read nets                             3.55%  64.75 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | +-Create route DB                          11.16%  64.76 sec  64.77 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | +-Import route data (6T)                 10.80%  64.76 sec  64.77 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.04%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Read routing blockages              0.00%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Read instance blockages             0.38%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Read PG blockages                   0.50%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Read clock blockages                0.07%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Read other blockages                0.04%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Read halo blockages                 0.03%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Read boundary cut boxes             0.00%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Read blackboxes                       0.03%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Read prerouted                        0.58%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Read unlegalized nets                 0.21%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Read nets                             0.68%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Set up via pillars                    0.01%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Initialize 3D grid graph              0.02%  64.76 sec  64.76 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Model blockage capacity               2.96%  64.76 sec  64.77 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Initialize 3D capacity              2.67%  64.76 sec  64.77 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | +-Read aux data                             0.00%  64.77 sec  64.77 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | +-Others data preparation                   0.15%  64.77 sec  64.77 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | +-Create route kernel                       5.63%  64.77 sec  64.78 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       +-Global Routing                             36.62%  64.78 sec  64.82 sec  0.04 sec  0.08 sec 
[03/23 21:52:56    100s] (I)       | +-Initialization                            0.72%  64.78 sec  64.78 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | +-Net group 1                              32.86%  64.78 sec  64.82 sec  0.04 sec  0.08 sec 
[03/23 21:52:56    100s] (I)       | | +-Generate topology (6T)                  1.53%  64.78 sec  64.78 sec  0.00 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | +-Phase 1a                                6.54%  64.78 sec  64.79 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | | +-Pattern routing (6T)                  4.43%  64.78 sec  64.79 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.87%  64.79 sec  64.79 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Add via demand to 2D                  0.68%  64.79 sec  64.79 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | +-Phase 1b                                3.09%  64.79 sec  64.79 sec  0.00 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | | +-Monotonic routing (6T)                2.75%  64.79 sec  64.79 sec  0.00 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | +-Phase 1c                                2.55%  64.79 sec  64.80 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Two level Routing                     2.32%  64.79 sec  64.80 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Two Level Routing (Regular)         1.28%  64.79 sec  64.80 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Two Level Routing (Strong)          0.61%  64.80 sec  64.80 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | +-Phase 1d                                4.48%  64.80 sec  64.80 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | | +-Detoured routing (6T)                 4.19%  64.80 sec  64.80 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | +-Phase 1e                                1.41%  64.80 sec  64.80 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | +-Route legalization                    1.15%  64.80 sec  64.80 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | | | +-Legalize Blockage Violations        1.04%  64.80 sec  64.80 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | | +-Phase 1l                               10.41%  64.81 sec  64.82 sec  0.01 sec  0.03 sec 
[03/23 21:52:56    100s] (I)       | | | +-Layer assignment (6T)                 9.80%  64.81 sec  64.82 sec  0.01 sec  0.03 sec 
[03/23 21:52:56    100s] (I)       | +-Clean cong LA                             0.00%  64.82 sec  64.82 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       +-Export 3D cong map                          1.22%  64.82 sec  64.82 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | +-Export 2D cong map                        0.28%  64.82 sec  64.82 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       +-Extract Global 3D Wires                     0.51%  64.82 sec  64.82 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       +-Track Assignment (6T)                       9.93%  64.82 sec  64.84 sec  0.01 sec  0.04 sec 
[03/23 21:52:56    100s] (I)       | +-Initialization                            0.12%  64.82 sec  64.82 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | +-Track Assignment Kernel                   9.36%  64.82 sec  64.84 sec  0.01 sec  0.04 sec 
[03/23 21:52:56    100s] (I)       | +-Free Memory                               0.01%  64.84 sec  64.84 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       +-Export                                     19.89%  64.84 sec  64.86 sec  0.02 sec  0.04 sec 
[03/23 21:52:56    100s] (I)       | +-Export DB wires                           5.68%  64.84 sec  64.84 sec  0.01 sec  0.02 sec 
[03/23 21:52:56    100s] (I)       | | +-Export all nets (6T)                    3.49%  64.84 sec  64.84 sec  0.00 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | | +-Set wire vias (6T)                      1.47%  64.84 sec  64.84 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       | +-Report wirelength                         8.63%  64.84 sec  64.85 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | +-Update net boxes                          4.92%  64.85 sec  64.86 sec  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)       | +-Update timing                             0.00%  64.86 sec  64.86 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)       +-Postprocess design                          0.65%  64.86 sec  64.86 sec  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)      ======================= Summary by functions ========================
[03/23 21:52:56    100s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:52:56    100s] (I)      ---------------------------------------------------------------------
[03/23 21:52:56    100s] (I)        0  Early Global Route kernel           100.00%  0.12 sec  0.20 sec 
[03/23 21:52:56    100s] (I)        1  Global Routing                       36.62%  0.04 sec  0.08 sec 
[03/23 21:52:56    100s] (I)        1  Import and model                     23.74%  0.03 sec  0.03 sec 
[03/23 21:52:56    100s] (I)        1  Export                               19.89%  0.02 sec  0.04 sec 
[03/23 21:52:56    100s] (I)        1  Track Assignment (6T)                 9.93%  0.01 sec  0.04 sec 
[03/23 21:52:56    100s] (I)        1  Export 3D cong map                    1.22%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        1  Postprocess design                    0.65%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        1  Extract Global 3D Wires               0.51%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        2  Net group 1                          32.86%  0.04 sec  0.08 sec 
[03/23 21:52:56    100s] (I)        2  Create route DB                      11.16%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        2  Track Assignment Kernel               9.36%  0.01 sec  0.04 sec 
[03/23 21:52:56    100s] (I)        2  Report wirelength                     8.63%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        2  Create place DB                       5.94%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        2  Export DB wires                       5.68%  0.01 sec  0.02 sec 
[03/23 21:52:56    100s] (I)        2  Create route kernel                   5.63%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        2  Update net boxes                      4.92%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        2  Initialization                        0.84%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        2  Export 2D cong map                    0.28%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        2  Others data preparation               0.15%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        3  Import route data (6T)               10.80%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        3  Phase 1l                             10.41%  0.01 sec  0.03 sec 
[03/23 21:52:56    100s] (I)        3  Phase 1a                              6.54%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        3  Import place data                     5.80%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        3  Phase 1d                              4.48%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        3  Export all nets (6T)                  3.49%  0.00 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        3  Phase 1b                              3.09%  0.00 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        3  Phase 1c                              2.55%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        3  Generate topology (6T)                1.53%  0.00 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        3  Set wire vias (6T)                    1.47%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        3  Phase 1e                              1.41%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Layer assignment (6T)                 9.80%  0.01 sec  0.03 sec 
[03/23 21:52:56    100s] (I)        4  Pattern routing (6T)                  4.43%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        4  Read nets                             4.23%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        4  Detoured routing (6T)                 4.19%  0.01 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        4  Model blockage capacity               2.96%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Monotonic routing (6T)                2.75%  0.00 sec  0.01 sec 
[03/23 21:52:56    100s] (I)        4  Two level Routing                     2.32%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Read blockages ( Layer 2-4 )          2.04%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Read instances and placement          1.95%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Route legalization                    1.15%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Pattern Routing Avoiding Blockages    0.87%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Add via demand to 2D                  0.68%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Read prerouted                        0.58%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Read unlegalized nets                 0.21%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Initialize 3D capacity                2.67%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Two Level Routing (Regular)           1.28%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Legalize Blockage Violations          1.04%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Two Level Routing (Strong)            0.61%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Read PG blockages                     0.50%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Read instance blockages               0.38%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 21:52:56    100s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:52:56    100s]     Routing using NR in eGR->NR Step done.
[03/23 21:52:56    100s] Net route status summary:
[03/23 21:52:56    100s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=25, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:56    100s]   Non-clock:  5611 (unrouted=2946, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2946, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:56    100s] 
[03/23 21:52:56    100s] CCOPT: Done with clock implementation routing.
[03/23 21:52:56    100s] 
[03/23 21:52:56    100s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.3 real=0:00:02.5)
[03/23 21:52:56    100s]   Clock implementation routing done.
[03/23 21:52:56    100s]   Leaving CCOpt scope - extractRC...
[03/23 21:52:56    100s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 21:52:56    100s] Extraction called for design 'PE_top' of instances=2623 and nets=5636 using extraction engine 'preRoute' .
[03/23 21:52:56    100s] PreRoute RC Extraction called for design PE_top.
[03/23 21:52:56    100s] RC Extraction called in multi-corner(1) mode.
[03/23 21:52:56    100s] RCMode: PreRoute
[03/23 21:52:56    100s]       RC Corner Indexes            0   
[03/23 21:52:56    100s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:52:56    100s] Resistance Scaling Factor    : 1.00000 
[03/23 21:52:56    100s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:52:56    100s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:52:56    100s] Shrink Factor                : 1.00000
[03/23 21:52:56    100s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:52:56    100s] Using Quantus QRC technology file ...
[03/23 21:52:56    100s] 
[03/23 21:52:56    100s] Trim Metal Layers:
[03/23 21:52:56    100s] LayerId::1 widthSet size::1
[03/23 21:52:56    100s] LayerId::2 widthSet size::1
[03/23 21:52:56    100s] LayerId::3 widthSet size::1
[03/23 21:52:56    100s] LayerId::4 widthSet size::1
[03/23 21:52:56    100s] LayerId::5 widthSet size::1
[03/23 21:52:56    100s] LayerId::6 widthSet size::1
[03/23 21:52:56    100s] LayerId::7 widthSet size::1
[03/23 21:52:56    100s] LayerId::8 widthSet size::1
[03/23 21:52:56    100s] Updating RC grid for preRoute extraction ...
[03/23 21:52:56    100s] eee: pegSigSF::1.070000
[03/23 21:52:56    100s] Initializing multi-corner resistance tables ...
[03/23 21:52:56    100s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:52:56    100s] eee: l::2 avDens::0.127947 usedTrk::1128.491950 availTrk::8820.000000 sigTrk::1128.491950
[03/23 21:52:56    100s] eee: l::3 avDens::0.120700 usedTrk::1173.202775 availTrk::9720.000000 sigTrk::1173.202775
[03/23 21:52:56    100s] eee: l::4 avDens::0.026115 usedTrk::253.833334 availTrk::9720.000000 sigTrk::253.833334
[03/23 21:52:56    100s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:56    100s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:56    100s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:56    100s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:52:56    100s] {RT rc-typ 0 4 4 0}
[03/23 21:52:56    100s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.075176 aWlH=0.000000 lMod=0 pMax=0.809900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:52:56    100s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2743.238M)
[03/23 21:52:56    100s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 21:52:56    100s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:56    100s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:52:56    100s] End AAE Lib Interpolated Model. (MEM=2743.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:56    100s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:52:56    100s]   Clock DAG stats after routing clock trees:
[03/23 21:52:56    100s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:52:56    100s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:56    100s]     misc counts      : r=1, pp=0
[03/23 21:52:56    100s]     cell areas       : b=0.000um^2, i=456.480um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=456.480um^2
[03/23 21:52:56    100s]     cell capacitance : b=0.000pF, i=0.628pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.628pF
[03/23 21:52:56    100s]     sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:56    100s]     wire capacitance : top=0.000pF, trunk=0.275pF, leaf=1.216pF, total=1.491pF
[03/23 21:52:56    100s]     wire lengths     : top=0.000um, trunk=1846.400um, leaf=7785.600um, total=9632.000um
[03/23 21:52:56    100s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:52:56    100s]   Clock DAG net violations after routing clock trees:
[03/23 21:52:56    100s]     Remaining Transition : {count=5, worst=[0.027ns, 0.017ns, 0.007ns, 0.006ns, 0.003ns]} avg=0.012ns sd=0.010ns sum=0.061ns
[03/23 21:52:56    100s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/23 21:52:56    100s]     Trunk : target=0.100ns count=8 avg=0.092ns sd=0.025ns min=0.048ns max=0.127ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:56    100s]     Leaf  : target=0.100ns count=17 avg=0.086ns sd=0.014ns min=0.064ns max=0.106ns {0 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:56    100s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/23 21:52:56    100s]      Invs: CLKINVX20TR: 19 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:56    100s]   Clock DAG hash after routing clock trees: 17329224269349023671 9885291912831892750
[03/23 21:52:56    100s]   CTS services accumulated run-time stats after routing clock trees:
[03/23 21:52:56    100s]     delay calculator: calls=19685, total_wall_time=1.105s, mean_wall_time=0.056ms
[03/23 21:52:56    100s]     legalizer: calls=2276, total_wall_time=0.063s, mean_wall_time=0.028ms
[03/23 21:52:56    100s]     steiner router: calls=11388, total_wall_time=3.103s, mean_wall_time=0.272ms
[03/23 21:52:56    100s]   Primary reporting skew groups after routing clock trees:
[03/23 21:52:56    100s]     skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.302, avg=0.276, sd=0.015], skew [0.059 vs 0.100], 100% {0.244, 0.302} (wid=0.057 ws=0.040) (gid=0.256 gs=0.035)
[03/23 21:52:56    100s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 21:52:56    100s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:52:56    100s]   Skew group summary after routing clock trees:
[03/23 21:52:56    100s]     skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.302, avg=0.276, sd=0.015], skew [0.059 vs 0.100], 100% {0.244, 0.302} (wid=0.057 ws=0.040) (gid=0.256 gs=0.035)
[03/23 21:52:56    100s]   CCOpt::Phase::Routing done. (took cpu=0:00:07.6 real=0:00:02.6)
[03/23 21:52:56    100s]   CCOpt::Phase::PostConditioning...
[03/23 21:52:56    100s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 21:52:56    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:3367.0M, EPOCH TIME: 1679622776.190025
[03/23 21:52:56    100s] Processing tracks to init pin-track alignment.
[03/23 21:52:56    100s] z: 2, totalTracks: 1
[03/23 21:52:56    100s] z: 4, totalTracks: 1
[03/23 21:52:56    100s] z: 6, totalTracks: 1
[03/23 21:52:56    100s] z: 8, totalTracks: 1
[03/23 21:52:56    100s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:56    100s] All LLGs are deleted
[03/23 21:52:56    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:56    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:56    100s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3367.0M, EPOCH TIME: 1679622776.193354
[03/23 21:52:56    100s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3367.0M, EPOCH TIME: 1679622776.193738
[03/23 21:52:56    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3367.0M, EPOCH TIME: 1679622776.194348
[03/23 21:52:56    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:56    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:56    100s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3463.0M, EPOCH TIME: 1679622776.197876
[03/23 21:52:56    100s] Max number of tech site patterns supported in site array is 256.
[03/23 21:52:56    100s] Core basic site is IBM13SITE
[03/23 21:52:56    100s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3463.0M, EPOCH TIME: 1679622776.206339
[03/23 21:52:56    100s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:52:56    100s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:52:56    100s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.005, MEM:3463.0M, EPOCH TIME: 1679622776.211166
[03/23 21:52:56    100s] Fast DP-INIT is on for default
[03/23 21:52:56    100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:52:56    100s] Atter site array init, number of instance map data is 0.
[03/23 21:52:56    100s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:3463.0M, EPOCH TIME: 1679622776.213485
[03/23 21:52:56    100s] 
[03/23 21:52:56    100s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:56    100s] OPERPROF:     Starting CMU at level 3, MEM:3463.0M, EPOCH TIME: 1679622776.215737
[03/23 21:52:56    100s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.008, MEM:3463.0M, EPOCH TIME: 1679622776.223279
[03/23 21:52:56    100s] 
[03/23 21:52:56    100s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:56    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:3367.0M, EPOCH TIME: 1679622776.224980
[03/23 21:52:56    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3367.0M, EPOCH TIME: 1679622776.225110
[03/23 21:52:56    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3367.0M, EPOCH TIME: 1679622776.227968
[03/23 21:52:56    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3367.0MB).
[03/23 21:52:56    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.039, MEM:3367.0M, EPOCH TIME: 1679622776.228748
[03/23 21:52:56    100s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:56    100s]   Removing CTS place status from clock tree and sinks.
[03/23 21:52:56    100s]   Removed CTS place status from 24 clock cells (out of 26 ) and 0 clock sinks (out of 0 ).
[03/23 21:52:56    100s]   Legalizer reserving space for clock trees
[03/23 21:52:56    100s]   PostConditioning...
[03/23 21:52:56    100s]     PostConditioning active optimizations:
[03/23 21:52:56    100s]      - DRV fixing with initial upsizing, sizing and buffering
[03/23 21:52:56    100s]     
[03/23 21:52:56    100s]     Currently running CTS, using active skew data
[03/23 21:52:56    100s]     Reset bufferability constraints...
[03/23 21:52:56    100s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/23 21:52:56    100s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:56    100s]     PostConditioning Upsizing To Fix DRVs...
[03/23 21:52:56    100s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 17329224269349023671 9885291912831892750
[03/23 21:52:56    100s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[03/23 21:52:56    100s]         delay calculator: calls=19685, total_wall_time=1.105s, mean_wall_time=0.056ms
[03/23 21:52:56    100s]         legalizer: calls=2300, total_wall_time=0.063s, mean_wall_time=0.027ms
[03/23 21:52:56    100s]         steiner router: calls=11388, total_wall_time=3.103s, mean_wall_time=0.272ms
[03/23 21:52:56    100s]       Fixing clock tree DRVs with upsizing: ...End AAE Lib Interpolated Model. (MEM=3025.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:56    100s] 20% ...40% ...60% ...80% ...100% 
[03/23 21:52:56    100s]       CCOpt-PostConditioning: considered: 25, tested: 25, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 1
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       PRO Statistics: Fix DRVs (initial upsizing):
[03/23 21:52:56    100s]       ============================================
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       Cell changes by Net Type:
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       ----------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:56    100s]       Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[03/23 21:52:56    100s]       ----------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:56    100s]       top                0                    0                   0            0                    0                   0
[03/23 21:52:56    100s]       trunk              3 [60.0%]            1 (33.3%)           0            0                    1 (33.3%)           2 (66.7%)
[03/23 21:52:56    100s]       leaf               2 [40.0%]            0                   0            0                    0 (0.0%)            2 (100.0%)
[03/23 21:52:56    100s]       ----------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:56    100s]       Total              5 [100.0%]           1 (20.0%)           0            0                    1 (20.0%)           4 (80.0%)
[03/23 21:52:56    100s]       ----------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 2.880um^2 (0.631%)
[03/23 21:52:56    100s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[03/23 21:52:56    100s]         cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:52:56    100s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:56    100s]         misc counts      : r=1, pp=0
[03/23 21:52:56    100s]         cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:52:56    100s]         cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:52:56    100s]         sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:56    100s]         wire capacitance : top=0.000pF, trunk=0.275pF, leaf=1.216pF, total=1.491pF
[03/23 21:52:56    100s]         wire lengths     : top=0.000um, trunk=1846.400um, leaf=7785.600um, total=9632.000um
[03/23 21:52:56    100s]         hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:52:56    100s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[03/23 21:52:56    100s]         Remaining Transition : {count=4, worst=[0.027ns, 0.017ns, 0.006ns, 0.003ns]} avg=0.013ns sd=0.011ns sum=0.054ns
[03/23 21:52:56    100s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[03/23 21:52:56    100s]         Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.050ns max=0.127ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 1 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:56    100s]         Leaf  : target=0.100ns count=17 avg=0.085ns sd=0.015ns min=0.061ns max=0.106ns {0 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:56    100s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[03/23 21:52:56    100s]          Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:56    100s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 9603387965273506143 11060271764461310438
[03/23 21:52:56    100s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[03/23 21:52:56    100s]         delay calculator: calls=19726, total_wall_time=1.107s, mean_wall_time=0.056ms
[03/23 21:52:56    100s]         legalizer: calls=2307, total_wall_time=0.064s, mean_wall_time=0.028ms
[03/23 21:52:56    100s]         steiner router: calls=11404, total_wall_time=3.103s, mean_wall_time=0.272ms
[03/23 21:52:56    100s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[03/23 21:52:56    100s]         skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.302], skew [0.071 vs 0.100]
[03/23 21:52:56    100s]             min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:52:56    100s]             max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:52:56    100s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[03/23 21:52:56    100s]         skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.302], skew [0.071 vs 0.100]
[03/23 21:52:56    100s]       Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:56    100s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:56    100s]     Recomputing CTS skew targets...
[03/23 21:52:56    100s]     Resolving skew group constraints...
[03/23 21:52:56    100s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 21:52:56    100s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.302ns.
[03/23 21:52:56    100s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       Slackened skew group targets:
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       ---------------------------------------------------------------------
[03/23 21:52:56    100s]       Skew group               Desired    Slackened    Desired    Slackened
[03/23 21:52:56    100s]                                Target     Target       Target     Target
[03/23 21:52:56    100s]                                Max ID     Max ID       Skew       Skew
[03/23 21:52:56    100s]       ---------------------------------------------------------------------
[03/23 21:52:56    100s]       clk/typConstraintMode     0.150       0.302         -           -
[03/23 21:52:56    100s]       ---------------------------------------------------------------------
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]     Resolving skew group constraints done.
[03/23 21:52:56    100s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:52:56    100s]     PostConditioning Fixing DRVs...
[03/23 21:52:56    100s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 9603387965273506143 11060271764461310438
[03/23 21:52:56    100s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[03/23 21:52:56    100s]         delay calculator: calls=19726, total_wall_time=1.107s, mean_wall_time=0.056ms
[03/23 21:52:56    100s]         legalizer: calls=2307, total_wall_time=0.064s, mean_wall_time=0.028ms
[03/23 21:52:56    100s]         steiner router: calls=11404, total_wall_time=3.103s, mean_wall_time=0.272ms
[03/23 21:52:56    100s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:52:56    100s]       CCOpt-PostConditioning: considered: 25, tested: 25, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       PRO Statistics: Fix DRVs (cell sizing):
[03/23 21:52:56    100s]       =======================================
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       Cell changes by Net Type:
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       -------------------------------------------------------------------------------------------------------------------
[03/23 21:52:56    100s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 21:52:56    100s]       -------------------------------------------------------------------------------------------------------------------
[03/23 21:52:56    100s]       top                0                    0           0            0                    0                  0
[03/23 21:52:56    100s]       trunk              2 [50.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 21:52:56    100s]       leaf               2 [50.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 21:52:56    100s]       -------------------------------------------------------------------------------------------------------------------
[03/23 21:52:56    100s]       Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[03/23 21:52:56    100s]       -------------------------------------------------------------------------------------------------------------------
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[03/23 21:52:56    100s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 21:52:56    100s]       
[03/23 21:52:56    100s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[03/23 21:52:56    100s]         cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:52:56    100s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:56    100s]         misc counts      : r=1, pp=0
[03/23 21:52:56    100s]         cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:52:56    100s]         cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:52:56    100s]         sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:56    100s]         wire capacitance : top=0.000pF, trunk=0.275pF, leaf=1.216pF, total=1.491pF
[03/23 21:52:56    100s]         wire lengths     : top=0.000um, trunk=1846.400um, leaf=7785.600um, total=9632.000um
[03/23 21:52:56    100s]         hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:52:56    100s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[03/23 21:52:56    100s]         Remaining Transition : {count=4, worst=[0.027ns, 0.017ns, 0.006ns, 0.003ns]} avg=0.013ns sd=0.011ns sum=0.054ns
[03/23 21:52:56    100s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[03/23 21:52:56    100s]         Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.050ns max=0.127ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 1 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:56    100s]         Leaf  : target=0.100ns count=17 avg=0.085ns sd=0.015ns min=0.061ns max=0.106ns {0 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:56    100s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[03/23 21:52:56    100s]          Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:56    100s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 9603387965273506143 11060271764461310438
[03/23 21:52:56    100s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[03/23 21:52:56    100s]         delay calculator: calls=19954, total_wall_time=1.131s, mean_wall_time=0.057ms
[03/23 21:52:56    100s]         legalizer: calls=2339, total_wall_time=0.065s, mean_wall_time=0.028ms
[03/23 21:52:56    100s]         steiner router: calls=11404, total_wall_time=3.103s, mean_wall_time=0.272ms
[03/23 21:52:56    100s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[03/23 21:52:56    100s]         skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.302], skew [0.071 vs 0.100]
[03/23 21:52:56    100s]             min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:52:56    100s]             max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:52:56    100s]       Skew group summary after 'PostConditioning Fixing DRVs':
[03/23 21:52:56    100s]         skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.302], skew [0.071 vs 0.100]
[03/23 21:52:56    100s]       Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:52:56    100s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:52:56    100s]     Buffering to fix DRVs...
[03/23 21:52:56    100s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/23 21:52:56    100s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:52:56    101s]     Inserted 0 buffers and inverters.
[03/23 21:52:56    101s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/23 21:52:56    101s]     CCOpt-PostConditioning: nets considered: 25, nets tested: 25, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 4, buffered: 0
[03/23 21:52:56    101s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/23 21:52:56    101s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:52:56    101s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:56    101s]       misc counts      : r=1, pp=0
[03/23 21:52:56    101s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:52:56    101s]       cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:52:56    101s]       sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:56    101s]       wire capacitance : top=0.000pF, trunk=0.275pF, leaf=1.216pF, total=1.491pF
[03/23 21:52:56    101s]       wire lengths     : top=0.000um, trunk=1846.400um, leaf=7785.600um, total=9632.000um
[03/23 21:52:56    101s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:52:56    101s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[03/23 21:52:56    101s]       Remaining Transition : {count=4, worst=[0.027ns, 0.017ns, 0.006ns, 0.003ns]} avg=0.013ns sd=0.011ns sum=0.054ns
[03/23 21:52:56    101s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/23 21:52:56    101s]       Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.050ns max=0.127ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 1 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:56    101s]       Leaf  : target=0.100ns count=17 avg=0.085ns sd=0.015ns min=0.061ns max=0.106ns {0 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:56    101s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/23 21:52:56    101s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:56    101s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 9603387965273506143 11060271764461310438
[03/23 21:52:56    101s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[03/23 21:52:56    101s]       delay calculator: calls=21848, total_wall_time=1.197s, mean_wall_time=0.055ms
[03/23 21:52:56    101s]       legalizer: calls=2382, total_wall_time=0.068s, mean_wall_time=0.028ms
[03/23 21:52:56    101s]       steiner router: calls=12912, total_wall_time=3.113s, mean_wall_time=0.241ms
[03/23 21:52:56    101s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/23 21:52:56    101s]       skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.302, avg=0.273, sd=0.019], skew [0.071 vs 0.100], 100% {0.231, 0.302} (wid=0.057 ws=0.040) (gid=0.256 gs=0.048)
[03/23 21:52:56    101s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:52:56    101s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:52:56    101s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/23 21:52:56    101s]       skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.302, avg=0.273, sd=0.019], skew [0.071 vs 0.100], 100% {0.231, 0.302} (wid=0.057 ws=0.040) (gid=0.256 gs=0.048)
[03/23 21:52:56    101s]     Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/23 21:52:56    101s]     
[03/23 21:52:56    101s]     Slew Diagnostics: After DRV fixing
[03/23 21:52:56    101s]     ==================================
[03/23 21:52:56    101s]     
[03/23 21:52:56    101s]     Global Causes:
[03/23 21:52:56    101s]     
[03/23 21:52:56    101s]     -----
[03/23 21:52:56    101s]     Cause
[03/23 21:52:56    101s]     -----
[03/23 21:52:56    101s]       (empty table)
[03/23 21:52:56    101s]     -----
[03/23 21:52:56    101s]     
[03/23 21:52:56    101s]     Top 5 overslews:
[03/23 21:52:56    101s]     
[03/23 21:52:56    101s]     -------------------------------------------------------------------------------------------------
[03/23 21:52:56    101s]     Overslew    Causes                                           Driving Pin
[03/23 21:52:56    101s]     -------------------------------------------------------------------------------------------------
[03/23 21:52:56    101s]     0.027ns     1. Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00018/Y
[03/23 21:52:56    101s]        -        2. Skew would be damaged                                          -
[03/23 21:52:56    101s]     0.017ns     1. Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:52:56    101s]        -        2. Route buffering full search disabled                           -
[03/23 21:52:56    101s]     0.006ns     1. Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/23 21:52:56    101s]        -        2. Route buffering full search disabled                           -
[03/23 21:52:56    101s]     0.003ns     1. Inst already optimally sized (CLKINVX16TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 21:52:56    101s]        -        2. Skew would be damaged                                          -
[03/23 21:52:56    101s]     -------------------------------------------------------------------------------------------------
[03/23 21:52:56    101s]     
[03/23 21:52:56    101s]     Slew diagnostics counts from the 4 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 21:52:56    101s]     
[03/23 21:52:56    101s]     --------------------------------------------------
[03/23 21:52:56    101s]     Cause                                   Occurences
[03/23 21:52:56    101s]     --------------------------------------------------
[03/23 21:52:56    101s]     Inst already optimally sized                4
[03/23 21:52:56    101s]     Skew would be damaged                       2
[03/23 21:52:56    101s]     Route buffering full search disabled        2
[03/23 21:52:56    101s]     --------------------------------------------------
[03/23 21:52:56    101s]     
[03/23 21:52:56    101s]     Violation diagnostics counts from the 4 nodes that have violations:
[03/23 21:52:56    101s]     
[03/23 21:52:56    101s]     --------------------------------------------------
[03/23 21:52:56    101s]     Cause                                   Occurences
[03/23 21:52:56    101s]     --------------------------------------------------
[03/23 21:52:56    101s]     Inst already optimally sized                4
[03/23 21:52:56    101s]     Skew would be damaged                       2
[03/23 21:52:56    101s]     Route buffering full search disabled        2
[03/23 21:52:56    101s]     --------------------------------------------------
[03/23 21:52:56    101s]     
[03/23 21:52:56    101s]     Reconnecting optimized routes...
[03/23 21:52:56    101s]     Reset timing graph...
[03/23 21:52:56    101s] Ignoring AAE DB Resetting ...
[03/23 21:52:56    101s]     Reset timing graph done.
[03/23 21:52:56    101s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:56    101s]     Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:52:56    101s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3025.8M, EPOCH TIME: 1679622776.991703
[03/23 21:52:56    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 21:52:56    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:56    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:56    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:56    101s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:2744.8M, EPOCH TIME: 1679622776.997765
[03/23 21:52:56    101s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:57    101s]     Leaving CCOpt scope - ClockRefiner...
[03/23 21:52:57    101s]     Assigned high priority to 0 instances.
[03/23 21:52:57    101s]     Soft fixed 24 clock instances.
[03/23 21:52:57    101s]     Performing Single Pass Refine Place.
[03/23 21:52:57    101s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[03/23 21:52:57    101s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2744.8M, EPOCH TIME: 1679622777.002485
[03/23 21:52:57    101s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2744.8M, EPOCH TIME: 1679622777.002644
[03/23 21:52:57    101s] Processing tracks to init pin-track alignment.
[03/23 21:52:57    101s] z: 2, totalTracks: 1
[03/23 21:52:57    101s] z: 4, totalTracks: 1
[03/23 21:52:57    101s] z: 6, totalTracks: 1
[03/23 21:52:57    101s] z: 8, totalTracks: 1
[03/23 21:52:57    101s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:57    101s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2744.8M, EPOCH TIME: 1679622777.006140
[03/23 21:52:57    101s] Info: 24 insts are soft-fixed.
[03/23 21:52:57    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:57    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:57    101s] 
[03/23 21:52:57    101s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:57    101s] OPERPROF:       Starting CMU at level 4, MEM:2808.8M, EPOCH TIME: 1679622777.024772
[03/23 21:52:57    101s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:2840.8M, EPOCH TIME: 1679622777.029582
[03/23 21:52:57    101s] 
[03/23 21:52:57    101s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:57    101s] Info: 24 insts are soft-fixed.
[03/23 21:52:57    101s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.023, REAL:0.025, MEM:2744.8M, EPOCH TIME: 1679622777.031183
[03/23 21:52:57    101s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2744.8M, EPOCH TIME: 1679622777.031295
[03/23 21:52:57    101s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2744.8M, EPOCH TIME: 1679622777.033998
[03/23 21:52:57    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2744.8MB).
[03/23 21:52:57    101s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.032, MEM:2744.8M, EPOCH TIME: 1679622777.034843
[03/23 21:52:57    101s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.032, MEM:2744.8M, EPOCH TIME: 1679622777.034931
[03/23 21:52:57    101s] TDRefine: refinePlace mode is spiral
[03/23 21:52:57    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.9
[03/23 21:52:57    101s] OPERPROF: Starting RefinePlace at level 1, MEM:2744.8M, EPOCH TIME: 1679622777.035072
[03/23 21:52:57    101s] *** Starting refinePlace (0:01:41 mem=2744.8M) ***
[03/23 21:52:57    101s] Total net bbox length = 6.911e+04 (3.167e+04 3.744e+04) (ext = 2.960e+03)
[03/23 21:52:57    101s] 
[03/23 21:52:57    101s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:57    101s] Info: 24 insts are soft-fixed.
[03/23 21:52:57    101s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:57    101s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:57    101s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:57    101s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:57    101s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:57    101s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2744.8M, EPOCH TIME: 1679622777.045244
[03/23 21:52:57    101s] Starting refinePlace ...
[03/23 21:52:57    101s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:57    101s] One DDP V2 for no tweak run.
[03/23 21:52:57    101s] (I)      Default pattern map key = PE_top_default.
[03/23 21:52:57    101s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2808.8M, EPOCH TIME: 1679622777.058629
[03/23 21:52:57    101s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:52:57    101s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2808.8M, EPOCH TIME: 1679622777.058773
[03/23 21:52:57    101s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2808.8M, EPOCH TIME: 1679622777.058910
[03/23 21:52:57    101s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2808.8M, EPOCH TIME: 1679622777.059003
[03/23 21:52:57    101s] DDP markSite nrRow 107 nrJob 107
[03/23 21:52:57    101s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2808.8M, EPOCH TIME: 1679622777.059248
[03/23 21:52:57    101s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2808.8M, EPOCH TIME: 1679622777.059342
[03/23 21:52:57    101s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 21:52:57    101s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2744.8MB) @(0:01:41 - 0:01:41).
[03/23 21:52:57    101s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:57    101s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 21:52:57    101s] 
[03/23 21:52:57    101s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:52:57    101s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:52:57    101s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:57    101s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:52:57    101s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2744.8MB) @(0:01:41 - 0:01:41).
[03/23 21:52:57    101s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:52:57    101s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:52:57    101s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2744.8MB
[03/23 21:52:57    101s] Statistics of distance of Instance movement in refine placement:
[03/23 21:52:57    101s]   maximum (X+Y) =         0.00 um
[03/23 21:52:57    101s]   mean    (X+Y) =         0.00 um
[03/23 21:52:57    101s] Summary Report:
[03/23 21:52:57    101s] Instances move: 0 (out of 2623 movable)
[03/23 21:52:57    101s] Instances flipped: 0
[03/23 21:52:57    101s] Mean displacement: 0.00 um
[03/23 21:52:57    101s] Max displacement: 0.00 um 
[03/23 21:52:57    101s] Total instances moved : 0
[03/23 21:52:57    101s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.161, REAL:0.105, MEM:2744.8M, EPOCH TIME: 1679622777.150737
[03/23 21:52:57    101s] Total net bbox length = 6.911e+04 (3.167e+04 3.744e+04) (ext = 2.960e+03)
[03/23 21:52:57    101s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2744.8MB
[03/23 21:52:57    101s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2744.8MB) @(0:01:41 - 0:01:41).
[03/23 21:52:57    101s] *** Finished refinePlace (0:01:41 mem=2744.8M) ***
[03/23 21:52:57    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.9
[03/23 21:52:57    101s] OPERPROF: Finished RefinePlace at level 1, CPU:0.173, REAL:0.117, MEM:2744.8M, EPOCH TIME: 1679622777.152333
[03/23 21:52:57    101s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2744.8M, EPOCH TIME: 1679622777.152435
[03/23 21:52:57    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2623).
[03/23 21:52:57    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:57    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:57    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:57    101s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:2744.8M, EPOCH TIME: 1679622777.158886
[03/23 21:52:57    101s]     ClockRefiner summary
[03/23 21:52:57    101s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 740).
[03/23 21:52:57    101s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 24).
[03/23 21:52:57    101s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 716).
[03/23 21:52:57    101s]     Restoring pStatusCts on 24 clock instances.
[03/23 21:52:57    101s]     Revert refine place priority changes on 0 instances.
[03/23 21:52:57    101s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:52:57    101s]     Set dirty flag on 1 instances, 2 nets
[03/23 21:52:57    101s]   PostConditioning done.
[03/23 21:52:57    101s] Net route status summary:
[03/23 21:52:57    101s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=25, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:57    101s]   Non-clock:  5611 (unrouted=2946, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2946, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:52:57    101s]   Update timing and DAG stats after post-conditioning...
[03/23 21:52:57    101s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:57    101s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:52:57    101s] End AAE Lib Interpolated Model. (MEM=2744.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:57    101s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:52:57    101s]   Clock DAG stats after post-conditioning:
[03/23 21:52:57    101s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:52:57    101s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:57    101s]     misc counts      : r=1, pp=0
[03/23 21:52:57    101s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:52:57    101s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:52:57    101s]     sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:57    101s]     wire capacitance : top=0.000pF, trunk=0.275pF, leaf=1.216pF, total=1.491pF
[03/23 21:52:57    101s]     wire lengths     : top=0.000um, trunk=1846.400um, leaf=7785.600um, total=9632.000um
[03/23 21:52:57    101s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:52:57    101s]   Clock DAG net violations after post-conditioning:
[03/23 21:52:57    101s]     Remaining Transition : {count=4, worst=[0.027ns, 0.017ns, 0.006ns, 0.003ns]} avg=0.013ns sd=0.011ns sum=0.054ns
[03/23 21:52:57    101s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/23 21:52:57    101s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.050ns max=0.127ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 1 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:57    101s]     Leaf  : target=0.100ns count=17 avg=0.085ns sd=0.015ns min=0.061ns max=0.106ns {0 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:57    101s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/23 21:52:57    101s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:57    101s]   Clock DAG hash after post-conditioning: 9603387965273506143 11060271764461310438
[03/23 21:52:57    101s]   CTS services accumulated run-time stats after post-conditioning:
[03/23 21:52:57    101s]     delay calculator: calls=21873, total_wall_time=1.200s, mean_wall_time=0.055ms
[03/23 21:52:57    101s]     legalizer: calls=2382, total_wall_time=0.068s, mean_wall_time=0.028ms
[03/23 21:52:57    101s]     steiner router: calls=12912, total_wall_time=3.113s, mean_wall_time=0.241ms
[03/23 21:52:57    101s]   Primary reporting skew groups after post-conditioning:
[03/23 21:52:57    101s]     skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.302, avg=0.273, sd=0.019], skew [0.071 vs 0.100], 100% {0.231, 0.302} (wid=0.057 ws=0.040) (gid=0.256 gs=0.048)
[03/23 21:52:57    101s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:52:57    101s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:52:57    101s]   Skew group summary after post-conditioning:
[03/23 21:52:57    101s]     skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.302, avg=0.273, sd=0.019], skew [0.071 vs 0.100], 100% {0.231, 0.302} (wid=0.057 ws=0.040) (gid=0.256 gs=0.048)
[03/23 21:52:57    101s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.2 real=0:00:01.0)
[03/23 21:52:57    101s]   Setting CTS place status to fixed for clock tree and sinks.
[03/23 21:52:57    101s]   numClockCells = 26, numClockCellsFixed = 26, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 21:52:57    101s]   Post-balance tidy up or trial balance steps...
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Clock DAG stats at end of CTS:
[03/23 21:52:57    101s]   ==============================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   ---------------------------------------------------------
[03/23 21:52:57    101s]   Cell type                 Count    Area       Capacitance
[03/23 21:52:57    101s]   ---------------------------------------------------------
[03/23 21:52:57    101s]   Buffers                     0        0.000       0.000
[03/23 21:52:57    101s]   Inverters                  24      459.360       0.633
[03/23 21:52:57    101s]   Integrated Clock Gates      0        0.000       0.000
[03/23 21:52:57    101s]   Discrete Clock Gates        0        0.000       0.000
[03/23 21:52:57    101s]   Clock Logic                 0        0.000       0.000
[03/23 21:52:57    101s]   All                        24      459.360       0.633
[03/23 21:52:57    101s]   ---------------------------------------------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Clock DAG sink counts at end of CTS:
[03/23 21:52:57    101s]   ====================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   -------------------------
[03/23 21:52:57    101s]   Sink type           Count
[03/23 21:52:57    101s]   -------------------------
[03/23 21:52:57    101s]   Regular              716
[03/23 21:52:57    101s]   Enable Latch           0
[03/23 21:52:57    101s]   Load Capacitance       0
[03/23 21:52:57    101s]   Antenna Diode          0
[03/23 21:52:57    101s]   Node Sink              0
[03/23 21:52:57    101s]   Total                716
[03/23 21:52:57    101s]   -------------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Clock DAG wire lengths at end of CTS:
[03/23 21:52:57    101s]   =====================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   --------------------
[03/23 21:52:57    101s]   Type     Wire Length
[03/23 21:52:57    101s]   --------------------
[03/23 21:52:57    101s]   Top          0.000
[03/23 21:52:57    101s]   Trunk     1846.400
[03/23 21:52:57    101s]   Leaf      7785.600
[03/23 21:52:57    101s]   Total     9632.000
[03/23 21:52:57    101s]   --------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Clock DAG hp wire lengths at end of CTS:
[03/23 21:52:57    101s]   ========================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   -----------------------
[03/23 21:52:57    101s]   Type     hp Wire Length
[03/23 21:52:57    101s]   -----------------------
[03/23 21:52:57    101s]   Top            0.000
[03/23 21:52:57    101s]   Trunk       1146.400
[03/23 21:52:57    101s]   Leaf        2670.600
[03/23 21:52:57    101s]   Total       3817.000
[03/23 21:52:57    101s]   -----------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Clock DAG capacitances at end of CTS:
[03/23 21:52:57    101s]   =====================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   --------------------------------
[03/23 21:52:57    101s]   Type     Gate     Wire     Total
[03/23 21:52:57    101s]   --------------------------------
[03/23 21:52:57    101s]   Top      0.000    0.000    0.000
[03/23 21:52:57    101s]   Trunk    0.633    0.275    0.908
[03/23 21:52:57    101s]   Leaf     1.035    1.216    2.251
[03/23 21:52:57    101s]   Total    1.668    1.491    3.159
[03/23 21:52:57    101s]   --------------------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Clock DAG sink capacitances at end of CTS:
[03/23 21:52:57    101s]   ==========================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   -----------------------------------------------
[03/23 21:52:57    101s]   Total    Average    Std. Dev.    Min      Max
[03/23 21:52:57    101s]   -----------------------------------------------
[03/23 21:52:57    101s]   1.035     0.001       0.000      0.001    0.004
[03/23 21:52:57    101s]   -----------------------------------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Clock DAG net violations at end of CTS:
[03/23 21:52:57    101s]   =======================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   -------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[03/23 21:52:57    101s]   -------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   Remaining Transition    ns         4       0.013       0.011      0.054    [0.027, 0.017, 0.006, 0.003]
[03/23 21:52:57    101s]   -------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/23 21:52:57    101s]   ====================================================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[03/23 21:52:57    101s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   Trunk       0.100       8       0.090       0.024      0.050    0.127    {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}    {0 <= 0.105ns, 0 <= 0.110ns, 1 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:57    101s]   Leaf        0.100      17       0.085       0.015      0.061    0.106    {0 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}    {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:57    101s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Clock DAG library cell distribution at end of CTS:
[03/23 21:52:57    101s]   ==================================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   ----------------------------------------------
[03/23 21:52:57    101s]   Name           Type        Inst     Inst Area 
[03/23 21:52:57    101s]                              Count    (um^2)
[03/23 21:52:57    101s]   ----------------------------------------------
[03/23 21:52:57    101s]   CLKINVX20TR    inverter     20       403.200
[03/23 21:52:57    101s]   CLKINVX16TR    inverter      1        17.280
[03/23 21:52:57    101s]   CLKINVX12TR    inverter      2        28.800
[03/23 21:52:57    101s]   CLKINVX8TR     inverter      1        10.080
[03/23 21:52:57    101s]   ----------------------------------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Clock DAG hash at end of CTS: 9603387965273506143 11060271764461310438
[03/23 21:52:57    101s]   CTS services accumulated run-time stats at end of CTS:
[03/23 21:52:57    101s]     delay calculator: calls=21873, total_wall_time=1.200s, mean_wall_time=0.055ms
[03/23 21:52:57    101s]     legalizer: calls=2382, total_wall_time=0.068s, mean_wall_time=0.028ms
[03/23 21:52:57    101s]     steiner router: calls=12912, total_wall_time=3.113s, mean_wall_time=0.241ms
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Primary reporting skew groups summary at end of CTS:
[03/23 21:52:57    101s]   ====================================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/23 21:52:57    101s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   worstDelay:setup.late    clk/typConstraintMode    0.231     0.302     0.071       0.100         0.040           0.012           0.273        0.019     100% {0.231, 0.302}
[03/23 21:52:57    101s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Skew group summary at end of CTS:
[03/23 21:52:57    101s]   =================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/23 21:52:57    101s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   worstDelay:setup.late    clk/typConstraintMode    0.231     0.302     0.071       0.100         0.040           0.012           0.273        0.019     100% {0.231, 0.302}
[03/23 21:52:57    101s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Found a total of 114 clock tree pins with a slew violation.
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Slew violation summary across all clock trees - Top 10 violating pins:
[03/23 21:52:57    101s]   ======================================================================
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Target and measured clock slews (in ns):
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   Half corner            Violation  Slew    Slew      Dont   Ideal  Target    Pin
[03/23 21:52:57    101s]                          amount     target  achieved  touch  net?   source    
[03/23 21:52:57    101s]                                                       net?                    
[03/23 21:52:57    101s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   worstDelay:setup.late    0.027    0.100    0.127    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00014/A
[03/23 21:52:57    101s]   worstDelay:setup.late    0.027    0.100    0.127    N      N      explicit  CTS_ccl_a_inv_00001/A
[03/23 21:52:57    101s]   worstDelay:setup.late    0.017    0.100    0.118    N      N      explicit  buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/CTS_ccl_a_inv_00008_clone/A
[03/23 21:52:57    101s]   worstDelay:setup.late    0.017    0.100    0.118    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00005_clone/A
[03/23 21:52:57    101s]   worstDelay:setup.late    0.017    0.100    0.118    N      N      explicit  buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/CTS_ccl_a_inv_00008/A
[03/23 21:52:57    101s]   worstDelay:setup.late    0.017    0.100    0.118    N      N      explicit  buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/A
[03/23 21:52:57    101s]   worstDelay:setup.late    0.017    0.100    0.118    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00005/A
[03/23 21:52:57    101s]   worstDelay:setup.late    0.011    0.100    0.111    N      N      explicit  CTS_ccl_a_inv_00002/A
[03/23 21:52:57    101s]   worstDelay:setup.late    0.010    0.100    0.110    N      N      explicit  CTS_ccl_a_inv_00003/A
[03/23 21:52:57    101s]   worstDelay:setup.late    0.007    0.100    0.107    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:52:57    101s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Target sources:
[03/23 21:52:57    101s]   auto extracted - target was extracted from SDC.
[03/23 21:52:57    101s]   auto computed - target was computed when balancing trees.
[03/23 21:52:57    101s]   explicit - target is explicitly set via target_max_trans property.
[03/23 21:52:57    101s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[03/23 21:52:57    101s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Found 0 pins on nets marked dont_touch that have slew violations.
[03/23 21:52:57    101s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[03/23 21:52:57    101s]   Found 0 pins on nets marked ideal_network that have slew violations.
[03/23 21:52:57    101s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   
[03/23 21:52:57    101s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:52:57    101s] Synthesizing clock trees done.
[03/23 21:52:57    101s] Tidy Up And Update Timing...
[03/23 21:52:57    101s] External - Set all clocks to propagated mode...
[03/23 21:52:57    101s] Innovus updating I/O latencies
[03/23 21:52:57    102s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:52:57    102s] #################################################################################
[03/23 21:52:57    102s] # Design Stage: PreRoute
[03/23 21:52:57    102s] # Design Name: PE_top
[03/23 21:52:57    102s] # Design Mode: 130nm
[03/23 21:52:57    102s] # Analysis Mode: MMMC OCV 
[03/23 21:52:57    102s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:52:57    102s] # Signoff Settings: SI Off 
[03/23 21:52:57    102s] #################################################################################
[03/23 21:52:57    102s] Topological Sorting (REAL = 0:00:00.0, MEM = 3389.0M, InitMEM = 3388.0M)
[03/23 21:52:57    102s] Calculate early delays in OCV mode...
[03/23 21:52:57    102s] Calculate late delays in OCV mode...
[03/23 21:52:57    102s] Calculate late delays in OCV mode...
[03/23 21:52:57    102s] Calculate early delays in OCV mode...
[03/23 21:52:57    102s] Start delay calculation (fullDC) (6 T). (MEM=3390)
[03/23 21:52:57    102s] End AAE Lib Interpolated Model. (MEM=3410 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:57    102s] Total number of fetched objects 2690
[03/23 21:52:57    102s] Total number of fetched objects 2690
[03/23 21:52:57    102s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:57    102s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/23 21:52:57    102s] End delay calculation. (MEM=3764.39 CPU=0:00:00.2 REAL=0:00:00.0)
[03/23 21:52:58    102s] End delay calculation (fullDC). (MEM=3764.39 CPU=0:00:00.6 REAL=0:00:01.0)
[03/23 21:52:58    102s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 3764.4M) ***
[03/23 21:52:58    103s] Setting all clocks to propagated mode.
[03/23 21:52:58    103s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:01.0)
[03/23 21:52:58    103s] Clock DAG stats after update timingGraph:
[03/23 21:52:58    103s]   cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:52:58    103s]   sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:52:58    103s]   misc counts      : r=1, pp=0
[03/23 21:52:58    103s]   cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:52:58    103s]   cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:52:58    103s]   sink capacitance : total=1.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:52:58    103s]   wire capacitance : top=0.000pF, trunk=0.275pF, leaf=1.216pF, total=1.491pF
[03/23 21:52:58    103s]   wire lengths     : top=0.000um, trunk=1846.400um, leaf=7785.600um, total=9632.000um
[03/23 21:52:58    103s]   hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:52:58    103s] Clock DAG net violations after update timingGraph:
[03/23 21:52:58    103s]   Remaining Transition : {count=4, worst=[0.027ns, 0.017ns, 0.006ns, 0.003ns]} avg=0.013ns sd=0.011ns sum=0.054ns
[03/23 21:52:58    103s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/23 21:52:58    103s]   Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.050ns max=0.127ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 1 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:58    103s]   Leaf  : target=0.100ns count=17 avg=0.085ns sd=0.015ns min=0.061ns max=0.106ns {0 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:52:58    103s] Clock DAG library cell distribution after update timingGraph {count}:
[03/23 21:52:58    103s]    Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:52:58    103s] Clock DAG hash after update timingGraph: 9603387965273506143 11060271764461310438
[03/23 21:52:58    103s] CTS services accumulated run-time stats after update timingGraph:
[03/23 21:52:58    103s]   delay calculator: calls=21873, total_wall_time=1.200s, mean_wall_time=0.055ms
[03/23 21:52:58    103s]   legalizer: calls=2382, total_wall_time=0.068s, mean_wall_time=0.028ms
[03/23 21:52:58    103s]   steiner router: calls=12912, total_wall_time=3.113s, mean_wall_time=0.241ms
[03/23 21:52:58    103s] Primary reporting skew groups after update timingGraph:
[03/23 21:52:58    103s]   skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.302, avg=0.273, sd=0.019], skew [0.071 vs 0.100], 100% {0.231, 0.302} (wid=0.057 ws=0.040) (gid=0.256 gs=0.048)
[03/23 21:52:58    103s]       min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:52:58    103s]       max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:52:58    103s] Skew group summary after update timingGraph:
[03/23 21:52:58    103s]   skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.302, avg=0.273, sd=0.019], skew [0.071 vs 0.100], 100% {0.231, 0.302} (wid=0.057 ws=0.040) (gid=0.256 gs=0.048)
[03/23 21:52:58    103s] Logging CTS constraint violations...
[03/23 21:52:58    103s]   Clock tree clk has 4 slew violations.
[03/23 21:52:58    103s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell CTS_ccl_a_inv_00018 (a lib_cell CLKINVX20TR) at (48.600,39.400), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin buff_mult_arr0/CTS_ccl_a_inv_00014/A with a slew time target of 0.100ns. Achieved a slew time of 0.127ns.
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 21:52:58    103s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 6 slew violations below cell buff_mult_arr0/CTS_ccl_a_inv_00015 (a lib_cell CLKINVX20TR) at (79.400,136.600), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin buff_mult_arr0/CTS_ccl_a_inv_00005/A with a slew time target of 0.100ns. Achieved a slew time of 0.118ns.
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 21:52:58    103s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 56 slew violations below cell CTS_ccl_a_inv_00002 (a lib_cell CLKINVX20TR) at (81.400,68.200), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin accumulation0/clk_r_REG64_S2/CK with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 21:52:58    103s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 48 slew violations below cell buff_mult_arr0/CTS_ccl_a_inv_00014 (a lib_cell CLKINVX16TR) at (197.800,71.800), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG509_S1/CK with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 21:52:58    103s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.100ns (+/- 0.050ns) for skew group clk/typConstraintMode. Achieved longest insertion delay of 0.302ns.
[03/23 21:52:58    103s] Type 'man IMPCCOPT-1026' for more detail.
[03/23 21:52:58    103s] Logging CTS constraint violations done.
[03/23 21:52:58    103s] Tidy Up And Update Timing done. (took cpu=0:00:01.5 real=0:00:01.1)
[03/23 21:52:58    103s] Runtime done. (took cpu=0:00:25.8 real=0:00:17.5)
[03/23 21:52:58    103s] Runtime Report Coverage % = 99.9
[03/23 21:52:58    103s] Runtime Summary
[03/23 21:52:58    103s] ===============
[03/23 21:52:58    103s] Clock Runtime:  (71%) Core CTS          12.52 (Init 1.11, Construction 4.86, Implementation 4.23, eGRPC 0.70, PostConditioning 0.88, Other 0.74)
[03/23 21:52:58    103s] Clock Runtime:  (19%) CTS services       3.46 (RefinePlace 0.60, EarlyGlobalClock 0.98, NanoRoute 1.74, ExtractRC 0.14, TimingAnalysis 0.00)
[03/23 21:52:58    103s] Clock Runtime:   (8%) Other CTS          1.51 (Init 0.20, CongRepair/EGR-DP 0.32, TimingUpdate 0.99, Other 0.00)
[03/23 21:52:58    103s] Clock Runtime: (100%) Total             17.49
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] Runtime Summary:
[03/23 21:52:58    103s] ================
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] ---------------------------------------------------------------------------------------------------------------------
[03/23 21:52:58    103s] wall   % time  children  called  name
[03/23 21:52:58    103s] ---------------------------------------------------------------------------------------------------------------------
[03/23 21:52:58    103s] 17.51  100.00   17.51      0       
[03/23 21:52:58    103s] 17.51  100.00   17.49      1     Runtime
[03/23 21:52:58    103s]  0.04    0.24    0.04      1     CCOpt::Phase::Initialization
[03/23 21:52:58    103s]  0.04    0.24    0.04      1       Check Prerequisites
[03/23 21:52:58    103s]  0.04    0.24    0.00      1         Leaving CCOpt scope - CheckPlace
[03/23 21:52:58    103s]  1.23    7.00    1.22      1     CCOpt::Phase::PreparingToBalance
[03/23 21:52:58    103s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[03/23 21:52:58    103s]  0.16    0.93    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/23 21:52:58    103s]  0.12    0.71    0.11      1       Legalization setup
[03/23 21:52:58    103s]  0.11    0.60    0.00      2         Leaving CCOpt scope - Initializing placement interface
[03/23 21:52:58    103s]  0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/23 21:52:58    103s]  0.93    5.32    0.00      1       Validating CTS configuration
[03/23 21:52:58    103s]  0.00    0.00    0.00      1         Checking module port directions
[03/23 21:52:58    103s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 21:52:58    103s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[03/23 21:52:58    103s]  0.05    0.27    0.04      1     Preparing To Balance
[03/23 21:52:58    103s]  0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 21:52:58    103s]  0.04    0.21    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 21:52:58    103s]  5.82   33.21    5.82      1     CCOpt::Phase::Construction
[03/23 21:52:58    103s]  1.62    9.23    1.61      1       Stage::Clustering
[03/23 21:52:58    103s]  0.83    4.74    0.81      1         Clustering
[03/23 21:52:58    103s]  0.00    0.02    0.00      1           Initialize for clustering
[03/23 21:52:58    103s]  0.49    2.79    0.00      1           Bottom-up phase
[03/23 21:52:58    103s]  0.32    1.81    0.27      1           Legalizing clock trees
[03/23 21:52:58    103s]  0.21    1.21    0.00      1             Leaving CCOpt scope - ClockRefiner
[03/23 21:52:58    103s]  0.01    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[03/23 21:52:58    103s]  0.04    0.25    0.00      1             Leaving CCOpt scope - Initializing placement interface
[03/23 21:52:58    103s]  0.01    0.07    0.00      1             Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 21:52:58    103s]  0.78    4.47    0.75      1         CongRepair After Initial Clustering
[03/23 21:52:58    103s]  0.69    3.95    0.61      1           Leaving CCOpt scope - Early Global Route
[03/23 21:52:58    103s]  0.45    2.54    0.00      1             Early Global Route - eGR only step
[03/23 21:52:58    103s]  0.16    0.92    0.00      1             Congestion Repair
[03/23 21:52:58    103s]  0.05    0.28    0.00      1           Leaving CCOpt scope - extractRC
[03/23 21:52:58    103s]  0.01    0.08    0.00      1           Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 21:52:58    103s]  0.04    0.25    0.04      1       Stage::DRV Fixing
[03/23 21:52:58    103s]  0.02    0.14    0.00      1         Fixing clock tree slew time and max cap violations
[03/23 21:52:58    103s]  0.02    0.11    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[03/23 21:52:58    103s]  4.15   23.72    4.15      1       Stage::Insertion Delay Reduction
[03/23 21:52:58    103s]  0.15    0.86    0.00      1         Removing unnecessary root buffering
[03/23 21:52:58    103s]  0.01    0.06    0.00      1         Removing unconstrained drivers
[03/23 21:52:58    103s]  0.03    0.18    0.00      1         Reducing insertion delay 1
[03/23 21:52:58    103s]  2.94   16.78    0.00      1         Removing longest path buffering
[03/23 21:52:58    103s]  1.02    5.84    0.00      1         Reducing insertion delay 2
[03/23 21:52:58    103s]  4.30   24.57    4.30      1     CCOpt::Phase::Implementation
[03/23 21:52:58    103s]  0.45    2.55    0.44      1       Stage::Reducing Power
[03/23 21:52:58    103s]  0.17    0.96    0.00      1         Improving clock tree routing
[03/23 21:52:58    103s]  0.26    1.49    0.00      1         Reducing clock tree power 1
[03/23 21:52:58    103s]  0.00    0.02    0.00      2           Legalizing clock trees
[03/23 21:52:58    103s]  0.01    0.08    0.00      1         Reducing clock tree power 2
[03/23 21:52:58    103s]  0.40    2.29    0.39      1       Stage::Balancing
[03/23 21:52:58    103s]  0.27    1.56    0.26      1         Approximately balancing fragments step
[03/23 21:52:58    103s]  0.06    0.35    0.00      1           Resolve constraints - Approximately balancing fragments
[03/23 21:52:58    103s]  0.02    0.10    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/23 21:52:58    103s]  0.02    0.10    0.00      1           Moving gates to improve sub-tree skew
[03/23 21:52:58    103s]  0.15    0.86    0.00      1           Approximately balancing fragments bottom up
[03/23 21:52:58    103s]  0.02    0.09    0.00      1           Approximately balancing fragments, wire and cell delays
[03/23 21:52:58    103s]  0.03    0.15    0.00      1         Improving fragments clock skew
[03/23 21:52:58    103s]  0.05    0.28    0.04      1         Approximately balancing step
[03/23 21:52:58    103s]  0.03    0.15    0.00      1           Resolve constraints - Approximately balancing
[03/23 21:52:58    103s]  0.01    0.06    0.00      1           Approximately balancing, wire and cell delays
[03/23 21:52:58    103s]  0.02    0.10    0.00      1         Fixing clock tree overload
[03/23 21:52:58    103s]  0.02    0.13    0.00      1         Approximately balancing paths
[03/23 21:52:58    103s]  3.36   19.21    3.34      1       Stage::Polishing
[03/23 21:52:58    103s]  0.01    0.05    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 21:52:58    103s]  0.01    0.07    0.00      1         Merging balancing drivers for power
[03/23 21:52:58    103s]  0.02    0.10    0.00      1         Improving clock skew
[03/23 21:52:58    103s]  1.77   10.13    1.75      1         Moving gates to reduce wire capacitance
[03/23 21:52:58    103s]  0.02    0.09    0.00      2           Artificially removing short and long paths
[03/23 21:52:58    103s]  0.39    2.23    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[03/23 21:52:58    103s]  0.00    0.03    0.00      1             Legalizing clock trees
[03/23 21:52:58    103s]  0.53    3.04    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[03/23 21:52:58    103s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/23 21:52:58    103s]  0.29    1.67    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[03/23 21:52:58    103s]  0.01    0.03    0.00      1             Legalizing clock trees
[03/23 21:52:58    103s]  0.51    2.94    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[03/23 21:52:58    103s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/23 21:52:58    103s]  0.17    0.95    0.01      1         Reducing clock tree power 3
[03/23 21:52:58    103s]  0.00    0.03    0.00      1           Artificially removing short and long paths
[03/23 21:52:58    103s]  0.00    0.01    0.00      1           Legalizing clock trees
[03/23 21:52:58    103s]  0.07    0.38    0.00      1         Improving insertion delay
[03/23 21:52:58    103s]  1.30    7.40    1.24      1         Wire Opt OverFix
[03/23 21:52:58    103s]  1.19    6.78    1.16      1           Wire Reduction extra effort
[03/23 21:52:58    103s]  0.00    0.02    0.00      1             Artificially removing short and long paths
[03/23 21:52:58    103s]  0.10    0.58    0.00      1             Global shorten wires A0
[03/23 21:52:58    103s]  0.65    3.71    0.00      2             Move For Wirelength - core
[03/23 21:52:58    103s]  0.10    0.55    0.00      1             Global shorten wires A1
[03/23 21:52:58    103s]  0.24    1.38    0.00      1             Global shorten wires B
[03/23 21:52:58    103s]  0.06    0.37    0.00      1             Move For Wirelength - branch
[03/23 21:52:58    103s]  0.05    0.31    0.05      1           Optimizing orientation
[03/23 21:52:58    103s]  0.05    0.31    0.00      1             FlipOpt
[03/23 21:52:58    103s]  0.09    0.50    0.08      1       Stage::Updating netlist
[03/23 21:52:58    103s]  0.01    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/23 21:52:58    103s]  0.07    0.42    0.00      1         Leaving CCOpt scope - ClockRefiner
[03/23 21:52:58    103s]  1.36    7.74    1.25      1     CCOpt::Phase::eGRPC
[03/23 21:52:58    103s]  0.48    2.72    0.45      1       Leaving CCOpt scope - Routing Tools
[03/23 21:52:58    103s]  0.45    2.57    0.00      1         Early Global Route - eGR only step
[03/23 21:52:58    103s]  0.05    0.26    0.00      1       Leaving CCOpt scope - extractRC
[03/23 21:52:58    103s]  0.03    0.19    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 21:52:58    103s]  0.01    0.07    0.01      1       Reset bufferability constraints
[03/23 21:52:58    103s]  0.01    0.07    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 21:52:58    103s]  0.08    0.48    0.01      1       eGRPC Moving buffers
[03/23 21:52:58    103s]  0.01    0.03    0.00      1         Violation analysis
[03/23 21:52:58    103s]  0.05    0.31    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[03/23 21:52:58    103s]  0.00    0.02    0.00      1         Artificially removing long paths
[03/23 21:52:58    103s]  0.14    0.80    0.00      1       eGRPC Fixing DRVs
[03/23 21:52:58    103s]  0.01    0.04    0.00      1       Reconnecting optimized routes
[03/23 21:52:58    103s]  0.01    0.07    0.00      1       Violation analysis
[03/23 21:52:58    103s]  0.21    1.22    0.00      1       Moving clock insts towards fanout
[03/23 21:52:58    103s]  0.01    0.03    0.00      1       Cloning clock nodes to reduce slew violations.
[03/23 21:52:58    103s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 21:52:58    103s]  0.16    0.91    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/23 21:52:58    103s]  2.59   14.80    2.56      1     CCOpt::Phase::Routing
[03/23 21:52:58    103s]  2.48   14.15    2.38      1       Leaving CCOpt scope - Routing Tools
[03/23 21:52:58    103s]  0.48    2.76    0.00      1         Early Global Route - eGR->Nr High Frequency step
[03/23 21:52:58    103s]  1.74    9.92    0.00      1         NanoRoute
[03/23 21:52:58    103s]  0.16    0.90    0.00      1         Route Remaining Unrouted Nets
[03/23 21:52:58    103s]  0.05    0.26    0.00      1       Leaving CCOpt scope - extractRC
[03/23 21:52:58    103s]  0.03    0.19    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 21:52:58    103s]  1.04    5.92    1.00      1     CCOpt::Phase::PostConditioning
[03/23 21:52:58    103s]  0.04    0.22    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 21:52:58    103s]  0.00    0.00    0.00      1       Reset bufferability constraints
[03/23 21:52:58    103s]  0.06    0.32    0.00      1       PostConditioning Upsizing To Fix DRVs
[03/23 21:52:58    103s]  0.07    0.39    0.00      1       Recomputing CTS skew targets
[03/23 21:52:58    103s]  0.17    0.97    0.00      1       PostConditioning Fixing DRVs
[03/23 21:52:58    103s]  0.46    2.60    0.00      1       Buffering to fix DRVs
[03/23 21:52:58    103s]  0.01    0.04    0.00      1       Reconnecting optimized routes
[03/23 21:52:58    103s]  0.01    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 21:52:58    103s]  0.16    0.90    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/23 21:52:58    103s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[03/23 21:52:58    103s]  0.04    0.23    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 21:52:58    103s]  0.02    0.11    0.00      1     Post-balance tidy up or trial balance steps
[03/23 21:52:58    103s]  1.05    6.01    0.99      1     Tidy Up And Update Timing
[03/23 21:52:58    103s]  0.99    5.63    0.00      1       External - Set all clocks to propagated mode
[03/23 21:52:58    103s] ---------------------------------------------------------------------------------------------------------------------
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 21:52:58    103s] Synthesizing clock trees with CCOpt done.
[03/23 21:52:58    103s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 21:52:58    103s] Type 'man IMPSP-9025' for more detail.
[03/23 21:52:58    103s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2001.3M, totSessionCpu=0:01:43 **
[03/23 21:52:58    103s] GigaOpt running with 6 threads.
[03/23 21:52:58    103s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:43.1/0:03:21.9 (0.5), mem = 2856.7M
[03/23 21:52:58    103s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 21:52:58    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:2917.9M, EPOCH TIME: 1679622778.433043
[03/23 21:52:58    103s] Processing tracks to init pin-track alignment.
[03/23 21:52:58    103s] z: 2, totalTracks: 1
[03/23 21:52:58    103s] z: 4, totalTracks: 1
[03/23 21:52:58    103s] z: 6, totalTracks: 1
[03/23 21:52:58    103s] z: 8, totalTracks: 1
[03/23 21:52:58    103s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:58    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2917.9M, EPOCH TIME: 1679622778.436058
[03/23 21:52:58    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:58    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:58    103s] OPERPROF:     Starting CMU at level 3, MEM:2950.9M, EPOCH TIME: 1679622778.449446
[03/23 21:52:58    103s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:2982.9M, EPOCH TIME: 1679622778.452696
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:52:58    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.018, MEM:2886.9M, EPOCH TIME: 1679622778.453700
[03/23 21:52:58    103s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2886.9M, EPOCH TIME: 1679622778.453805
[03/23 21:52:58    103s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2886.9M, EPOCH TIME: 1679622778.455954
[03/23 21:52:58    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2886.9MB).
[03/23 21:52:58    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.023, MEM:2886.9M, EPOCH TIME: 1679622778.456526
[03/23 21:52:58    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2886.9M, EPOCH TIME: 1679622778.456653
[03/23 21:52:58    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:52:58    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:58    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:58    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:58    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.008, MEM:2884.9M, EPOCH TIME: 1679622778.464511
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] Creating Lib Analyzer ...
[03/23 21:52:58    103s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:52:58    103s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:52:58    103s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:52:58    103s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:52:58    103s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:52:58    103s] 
[03/23 21:52:58    103s] {RT rc-typ 0 4 4 0}
[03/23 21:52:59    104s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:44 mem=2891.0M
[03/23 21:52:59    104s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:44 mem=2891.0M
[03/23 21:52:59    104s] Creating Lib Analyzer, finished. 
[03/23 21:52:59    104s] Effort level <high> specified for reg2reg path_group
[03/23 21:52:59    104s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2106.8M, totSessionCpu=0:01:44 **
[03/23 21:52:59    104s] *** optDesign -postCTS ***
[03/23 21:52:59    104s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 21:52:59    104s] Hold Target Slack: user slack 0.05
[03/23 21:52:59    104s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 21:52:59    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2895.0M, EPOCH TIME: 1679622779.217181
[03/23 21:52:59    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] 
[03/23 21:52:59    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:59    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.024, MEM:2895.0M, EPOCH TIME: 1679622779.240836
[03/23 21:52:59    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:52:59    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] Multi-VT timing optimization disabled based on library information.
[03/23 21:52:59    104s] 
[03/23 21:52:59    104s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:52:59    104s] Deleting Lib Analyzer.
[03/23 21:52:59    104s] 
[03/23 21:52:59    104s] TimeStamp Deleting Cell Server End ...
[03/23 21:52:59    104s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:52:59    104s] 
[03/23 21:52:59    104s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:52:59    104s] Summary for sequential cells identification: 
[03/23 21:52:59    104s]   Identified SBFF number: 112
[03/23 21:52:59    104s]   Identified MBFF number: 0
[03/23 21:52:59    104s]   Identified SB Latch number: 0
[03/23 21:52:59    104s]   Identified MB Latch number: 0
[03/23 21:52:59    104s]   Not identified SBFF number: 8
[03/23 21:52:59    104s]   Not identified MBFF number: 0
[03/23 21:52:59    104s]   Not identified SB Latch number: 0
[03/23 21:52:59    104s]   Not identified MB Latch number: 0
[03/23 21:52:59    104s]   Number of sequential cells which are not FFs: 34
[03/23 21:52:59    104s]  Visiting view : setupAnalysis
[03/23 21:52:59    104s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:52:59    104s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:52:59    104s]  Visiting view : holdAnalysis
[03/23 21:52:59    104s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:52:59    104s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:52:59    104s] TLC MultiMap info (StdDelay):
[03/23 21:52:59    104s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:52:59    104s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:52:59    104s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:52:59    104s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:52:59    104s]  Setting StdDelay to: 22.7ps
[03/23 21:52:59    104s] 
[03/23 21:52:59    104s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:52:59    104s] 
[03/23 21:52:59    104s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:52:59    104s] 
[03/23 21:52:59    104s] TimeStamp Deleting Cell Server End ...
[03/23 21:52:59    104s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2893.0M, EPOCH TIME: 1679622779.331344
[03/23 21:52:59    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] All LLGs are deleted
[03/23 21:52:59    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2893.0M, EPOCH TIME: 1679622779.331633
[03/23 21:52:59    104s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2893.0M, EPOCH TIME: 1679622779.331728
[03/23 21:52:59    104s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2888.0M, EPOCH TIME: 1679622779.332529
[03/23 21:52:59    104s] Start to check current routing status for nets...
[03/23 21:52:59    104s] All nets are already routed correctly.
[03/23 21:52:59    104s] End to check current routing status for nets (mem=2888.0M)
[03/23 21:52:59    104s] All LLGs are deleted
[03/23 21:52:59    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2888.0M, EPOCH TIME: 1679622779.346481
[03/23 21:52:59    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2888.0M, EPOCH TIME: 1679622779.346697
[03/23 21:52:59    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2888.0M, EPOCH TIME: 1679622779.347228
[03/23 21:52:59    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2952.0M, EPOCH TIME: 1679622779.349297
[03/23 21:52:59    104s] Max number of tech site patterns supported in site array is 256.
[03/23 21:52:59    104s] Core basic site is IBM13SITE
[03/23 21:52:59    104s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2952.0M, EPOCH TIME: 1679622779.361448
[03/23 21:52:59    104s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:52:59    104s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:52:59    104s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:2984.0M, EPOCH TIME: 1679622779.366923
[03/23 21:52:59    104s] Fast DP-INIT is on for default
[03/23 21:52:59    104s] Atter site array init, number of instance map data is 0.
[03/23 21:52:59    104s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.022, REAL:0.020, MEM:2984.0M, EPOCH TIME: 1679622779.369122
[03/23 21:52:59    104s] 
[03/23 21:52:59    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:59    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.024, MEM:2888.0M, EPOCH TIME: 1679622779.371724
[03/23 21:52:59    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:52:59    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    104s] Starting delay calculation for Setup views
[03/23 21:52:59    104s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:52:59    104s] #################################################################################
[03/23 21:52:59    104s] # Design Stage: PreRoute
[03/23 21:52:59    104s] # Design Name: PE_top
[03/23 21:52:59    104s] # Design Mode: 130nm
[03/23 21:52:59    104s] # Analysis Mode: MMMC OCV 
[03/23 21:52:59    104s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:52:59    104s] # Signoff Settings: SI Off 
[03/23 21:52:59    104s] #################################################################################
[03/23 21:52:59    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 2886.0M, InitMEM = 2886.0M)
[03/23 21:52:59    104s] Calculate early delays in OCV mode...
[03/23 21:52:59    104s] Calculate late delays in OCV mode...
[03/23 21:52:59    104s] Start delay calculation (fullDC) (6 T). (MEM=2885.98)
[03/23 21:52:59    104s] End AAE Lib Interpolated Model. (MEM=2905.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:59    105s] Total number of fetched objects 2690
[03/23 21:52:59    105s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:52:59    105s] End delay calculation. (MEM=3152.88 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 21:52:59    105s] End delay calculation (fullDC). (MEM=3152.88 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 21:52:59    105s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3152.9M) ***
[03/23 21:52:59    105s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:01:45 mem=3160.9M)
[03/23 21:52:59    105s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.070  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3191.4M, EPOCH TIME: 1679622779.877341
[03/23 21:52:59    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    105s] 
[03/23 21:52:59    105s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:59    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:3192.9M, EPOCH TIME: 1679622779.892696
[03/23 21:52:59    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:52:59    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    105s] Density: 31.401%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2157.3M, totSessionCpu=0:01:45 **
[03/23 21:52:59    105s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.3/0:00:01.6 (1.5), totSession cpu/real = 0:01:45.5/0:03:23.5 (0.5), mem = 2931.9M
[03/23 21:52:59    105s] 
[03/23 21:52:59    105s] =============================================================================================
[03/23 21:52:59    105s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.14-s109_1
[03/23 21:52:59    105s] =============================================================================================
[03/23 21:52:59    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:52:59    105s] ---------------------------------------------------------------------------------------------
[03/23 21:52:59    105s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:59    105s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.9 % )     0:00:00.6 /  0:00:01.1    2.1
[03/23 21:52:59    105s] [ DrvReport              ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 21:52:59    105s] [ CellServerInit         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 21:52:59    105s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  43.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:52:59    105s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:59    105s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:52:59    105s] [ TimingUpdate           ]      1   0:00:00.2  (  14.2 % )     0:00:00.4 /  0:00:00.9    2.3
[03/23 21:52:59    105s] [ FullDelayCalc          ]      1   0:00:00.2  (  12.2 % )     0:00:00.2 /  0:00:00.6    3.2
[03/23 21:52:59    105s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    2.3
[03/23 21:52:59    105s] [ MISC                   ]          0:00:00.3  (  20.6 % )     0:00:00.3 /  0:00:00.5    1.5
[03/23 21:52:59    105s] ---------------------------------------------------------------------------------------------
[03/23 21:52:59    105s]  InitOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:02.3    1.5
[03/23 21:52:59    105s] ---------------------------------------------------------------------------------------------
[03/23 21:52:59    105s] 
[03/23 21:52:59    105s] ** INFO : this run is activating low effort ccoptDesign flow
[03/23 21:52:59    105s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:52:59    105s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=2931.9M
[03/23 21:52:59    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:2931.9M, EPOCH TIME: 1679622779.903733
[03/23 21:52:59    105s] Processing tracks to init pin-track alignment.
[03/23 21:52:59    105s] z: 2, totalTracks: 1
[03/23 21:52:59    105s] z: 4, totalTracks: 1
[03/23 21:52:59    105s] z: 6, totalTracks: 1
[03/23 21:52:59    105s] z: 8, totalTracks: 1
[03/23 21:52:59    105s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:52:59    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2931.9M, EPOCH TIME: 1679622779.908600
[03/23 21:52:59    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    105s] 
[03/23 21:52:59    105s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:52:59    105s] 
[03/23 21:52:59    105s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:52:59    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:2931.9M, EPOCH TIME: 1679622779.932200
[03/23 21:52:59    105s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2931.9M, EPOCH TIME: 1679622779.932436
[03/23 21:52:59    105s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.011, MEM:2931.9M, EPOCH TIME: 1679622779.943069
[03/23 21:52:59    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2931.9MB).
[03/23 21:52:59    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.040, MEM:2931.9M, EPOCH TIME: 1679622779.944023
[03/23 21:52:59    105s] InstCnt mismatch: prevInstCnt = 2599, ttlInstCnt = 2623
[03/23 21:52:59    105s] TotalInstCnt at PhyDesignMc Initialization: 2623
[03/23 21:52:59    105s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=2931.9M
[03/23 21:52:59    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2931.9M, EPOCH TIME: 1679622779.948978
[03/23 21:52:59    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:52:59    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:52:59    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2931.9M, EPOCH TIME: 1679622779.956115
[03/23 21:52:59    105s] TotalInstCnt at PhyDesignMc Destruction: 2623
[03/23 21:52:59    105s] OPTC: m1 20.0 20.0
[03/23 21:53:00    105s] #optDebug: fT-E <X 2 0 0 1>
[03/23 21:53:00    105s] 
[03/23 21:53:00    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:53:00    105s] Summary for sequential cells identification: 
[03/23 21:53:00    105s]   Identified SBFF number: 112
[03/23 21:53:00    105s]   Identified MBFF number: 0
[03/23 21:53:00    105s]   Identified SB Latch number: 0
[03/23 21:53:00    105s]   Identified MB Latch number: 0
[03/23 21:53:00    105s]   Not identified SBFF number: 8
[03/23 21:53:00    105s]   Not identified MBFF number: 0
[03/23 21:53:00    105s]   Not identified SB Latch number: 0
[03/23 21:53:00    105s]   Not identified MB Latch number: 0
[03/23 21:53:00    105s]   Number of sequential cells which are not FFs: 34
[03/23 21:53:00    105s]  Visiting view : setupAnalysis
[03/23 21:53:00    105s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:00    105s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:00    105s]  Visiting view : holdAnalysis
[03/23 21:53:00    105s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:00    105s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:00    105s] TLC MultiMap info (StdDelay):
[03/23 21:53:00    105s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:00    105s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:00    105s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:00    105s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:00    105s]  Setting StdDelay to: 22.7ps
[03/23 21:53:00    105s] 
[03/23 21:53:00    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:53:00    105s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[03/23 21:53:00    105s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 21:53:00    105s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:45.8/0:03:23.6 (0.5), mem = 2903.9M
[03/23 21:53:00    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.10
[03/23 21:53:00    105s] ### Creating RouteCongInterface, started
[03/23 21:53:00    105s] 
[03/23 21:53:00    105s] Creating Lib Analyzer ...
[03/23 21:53:00    105s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:00    105s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:00    105s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:00    105s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:53:00    105s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:00    105s] 
[03/23 21:53:00    105s] {RT rc-typ 0 4 4 0}
[03/23 21:53:00    106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:46 mem=2937.9M
[03/23 21:53:00    106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:46 mem=2937.9M
[03/23 21:53:00    106s] Creating Lib Analyzer, finished. 
[03/23 21:53:00    106s] #optDebug: Start CG creation (mem=2937.9M)
[03/23 21:53:00    106s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 21:53:00    106s] (cpu=0:00:00.0, mem=3014.4M)
[03/23 21:53:00    106s]  ...processing cgPrt (cpu=0:00:00.0, mem=3014.4M)
[03/23 21:53:00    106s]  ...processing cgEgp (cpu=0:00:00.0, mem=3014.4M)
[03/23 21:53:00    106s]  ...processing cgPbk (cpu=0:00:00.0, mem=3014.4M)
[03/23 21:53:00    106s]  ...processing cgNrb(cpu=0:00:00.0, mem=3014.4M)
[03/23 21:53:00    106s]  ...processing cgObs (cpu=0:00:00.0, mem=3014.4M)
[03/23 21:53:00    106s]  ...processing cgCon (cpu=0:00:00.0, mem=3014.4M)
[03/23 21:53:00    106s]  ...processing cgPdm (cpu=0:00:00.0, mem=3014.4M)
[03/23 21:53:00    106s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3014.4M)
[03/23 21:53:00    106s] {MMLU 25 25 2690}
[03/23 21:53:00    106s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=3014.4M
[03/23 21:53:00    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=3014.4M
[03/23 21:53:00    106s] 
[03/23 21:53:00    106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:53:00    106s] 
[03/23 21:53:00    106s] #optDebug: {0, 1.000}
[03/23 21:53:00    106s] ### Creating RouteCongInterface, finished
[03/23 21:53:00    106s] Updated routing constraints on 0 nets.
[03/23 21:53:00    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.10
[03/23 21:53:00    106s] Bottom Preferred Layer:
[03/23 21:53:00    106s] +-----------+------------+----------+
[03/23 21:53:00    106s] |   Layer   |    CLK     |   Rule   |
[03/23 21:53:00    106s] +-----------+------------+----------+
[03/23 21:53:00    106s] | M3 (z=3)  |         25 | default  |
[03/23 21:53:00    106s] +-----------+------------+----------+
[03/23 21:53:00    106s] Via Pillar Rule:
[03/23 21:53:00    106s]     None
[03/23 21:53:00    106s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:46.5/0:03:24.3 (0.5), mem = 3014.4M
[03/23 21:53:00    106s] 
[03/23 21:53:00    106s] =============================================================================================
[03/23 21:53:00    106s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.14-s109_1
[03/23 21:53:00    106s] =============================================================================================
[03/23 21:53:00    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:00    106s] ---------------------------------------------------------------------------------------------
[03/23 21:53:00    106s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  88.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:53:00    106s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:53:00    106s] [ MISC                   ]          0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:00    106s] ---------------------------------------------------------------------------------------------
[03/23 21:53:00    106s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:53:00    106s] ---------------------------------------------------------------------------------------------
[03/23 21:53:00    106s] 
[03/23 21:53:00    106s] End: GigaOpt Route Type Constraints Refinement
[03/23 21:53:00    106s] *** Starting optimizing excluded clock nets MEM= 3014.4M) ***
[03/23 21:53:00    106s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3014.4M) ***
[03/23 21:53:00    106s] *** Starting optimizing excluded clock nets MEM= 3014.4M) ***
[03/23 21:53:00    106s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3014.4M) ***
[03/23 21:53:00    106s] Info: Done creating the CCOpt slew target map.
[03/23 21:53:00    106s] Begin: GigaOpt high fanout net optimization
[03/23 21:53:00    106s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 21:53:00    106s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 21:53:00    106s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:46.5/0:03:24.3 (0.5), mem = 3014.4M
[03/23 21:53:00    106s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:00    106s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:00    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.11
[03/23 21:53:00    106s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:00    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=3014.4M
[03/23 21:53:00    106s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:53:00    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:3014.4M, EPOCH TIME: 1679622780.777730
[03/23 21:53:00    106s] Processing tracks to init pin-track alignment.
[03/23 21:53:00    106s] z: 2, totalTracks: 1
[03/23 21:53:00    106s] z: 4, totalTracks: 1
[03/23 21:53:00    106s] z: 6, totalTracks: 1
[03/23 21:53:00    106s] z: 8, totalTracks: 1
[03/23 21:53:00    106s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:00    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3014.4M, EPOCH TIME: 1679622780.782336
[03/23 21:53:00    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:00    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:00    106s] 
[03/23 21:53:00    106s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:00    106s] 
[03/23 21:53:00    106s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:00    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:3014.4M, EPOCH TIME: 1679622780.805251
[03/23 21:53:00    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3014.4M, EPOCH TIME: 1679622780.805394
[03/23 21:53:00    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3014.4M, EPOCH TIME: 1679622780.808072
[03/23 21:53:00    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3014.4MB).
[03/23 21:53:00    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.031, MEM:3014.4M, EPOCH TIME: 1679622780.808736
[03/23 21:53:00    106s] TotalInstCnt at PhyDesignMc Initialization: 2623
[03/23 21:53:00    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=3014.4M
[03/23 21:53:00    106s] ### Creating RouteCongInterface, started
[03/23 21:53:00    106s] 
[03/23 21:53:00    106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 21:53:00    106s] 
[03/23 21:53:00    106s] #optDebug: {0, 1.000}
[03/23 21:53:00    106s] ### Creating RouteCongInterface, finished
[03/23 21:53:00    106s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=3014.4M
[03/23 21:53:00    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=3014.4M
[03/23 21:53:01    106s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:53:01    106s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:53:01    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:53:01    106s] Total-nets :: 2690, Stn-nets :: 2, ratio :: 0.0743494 %, Total-len 86625.1, Stn-len 362.4
[03/23 21:53:01    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3127.4M, EPOCH TIME: 1679622781.108565
[03/23 21:53:01    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:01    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:01    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:01    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:01    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.007, MEM:2976.2M, EPOCH TIME: 1679622781.115811
[03/23 21:53:01    106s] TotalInstCnt at PhyDesignMc Destruction: 2623
[03/23 21:53:01    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.11
[03/23 21:53:01    106s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.2), totSession cpu/real = 0:01:46.9/0:03:24.7 (0.5), mem = 2976.2M
[03/23 21:53:01    106s] 
[03/23 21:53:01    106s] =============================================================================================
[03/23 21:53:01    106s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.14-s109_1
[03/23 21:53:01    106s] =============================================================================================
[03/23 21:53:01    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:01    106s] ---------------------------------------------------------------------------------------------
[03/23 21:53:01    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:01    106s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.5 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:53:01    106s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:53:01    106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:01    106s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:01    106s] [ MISC                   ]          0:00:00.3  (  81.9 % )     0:00:00.3 /  0:00:00.4    1.2
[03/23 21:53:01    106s] ---------------------------------------------------------------------------------------------
[03/23 21:53:01    106s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.2
[03/23 21:53:01    106s] ---------------------------------------------------------------------------------------------
[03/23 21:53:01    106s] 
[03/23 21:53:01    106s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 21:53:01    106s] End: GigaOpt high fanout net optimization
[03/23 21:53:01    107s] Activate optFanout-based MLT
[03/23 21:53:01    107s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:53:01    107s] Deleting Lib Analyzer.
[03/23 21:53:01    107s] Begin: GigaOpt Global Optimization
[03/23 21:53:01    107s] *info: use new DP (enabled)
[03/23 21:53:01    107s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 21:53:01    107s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:01    107s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:01    107s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:47.0/0:03:24.8 (0.5), mem = 2976.9M
[03/23 21:53:01    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.12
[03/23 21:53:01    107s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:01    107s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=2976.9M
[03/23 21:53:01    107s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:53:01    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:2976.9M, EPOCH TIME: 1679622781.198043
[03/23 21:53:01    107s] Processing tracks to init pin-track alignment.
[03/23 21:53:01    107s] z: 2, totalTracks: 1
[03/23 21:53:01    107s] z: 4, totalTracks: 1
[03/23 21:53:01    107s] z: 6, totalTracks: 1
[03/23 21:53:01    107s] z: 8, totalTracks: 1
[03/23 21:53:01    107s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:01    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2976.9M, EPOCH TIME: 1679622781.201826
[03/23 21:53:01    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:01    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:01    107s] 
[03/23 21:53:01    107s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:01    107s] 
[03/23 21:53:01    107s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:01    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.020, MEM:2976.9M, EPOCH TIME: 1679622781.222244
[03/23 21:53:01    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2976.9M, EPOCH TIME: 1679622781.222377
[03/23 21:53:01    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2976.9M, EPOCH TIME: 1679622781.225387
[03/23 21:53:01    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2976.9MB).
[03/23 21:53:01    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.028, MEM:2976.9M, EPOCH TIME: 1679622781.226287
[03/23 21:53:01    107s] TotalInstCnt at PhyDesignMc Initialization: 2623
[03/23 21:53:01    107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=2976.9M
[03/23 21:53:01    107s] ### Creating RouteCongInterface, started
[03/23 21:53:01    107s] 
[03/23 21:53:01    107s] Creating Lib Analyzer ...
[03/23 21:53:01    107s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:01    107s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:01    107s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:01    107s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:53:01    107s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:01    107s] 
[03/23 21:53:01    107s] {RT rc-typ 0 4 4 0}
[03/23 21:53:01    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=2976.9M
[03/23 21:53:01    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=2976.9M
[03/23 21:53:01    107s] Creating Lib Analyzer, finished. 
[03/23 21:53:01    107s] 
[03/23 21:53:01    107s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:53:01    107s] 
[03/23 21:53:01    107s] #optDebug: {0, 1.000}
[03/23 21:53:01    107s] ### Creating RouteCongInterface, finished
[03/23 21:53:01    107s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=2976.9M
[03/23 21:53:01    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=2976.9M
[03/23 21:53:02    108s] *info: 25 clock nets excluded
[03/23 21:53:02    108s] *info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:02    108s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3300.8M, EPOCH TIME: 1679622782.345561
[03/23 21:53:02    108s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3300.8M, EPOCH TIME: 1679622782.345771
[03/23 21:53:02    108s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 21:53:02    108s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 21:53:02    108s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:02    108s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:02    108s] ** GigaOpt Global Opt WNS Slack 0.017  TNS Slack 0.000 
[03/23 21:53:02    108s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:02    108s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:53:02    108s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:02    108s] |   0.017|   0.000|   31.40%|   0:00:00.0| 3302.8M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.017|   0.000|   31.40%|   0:00:00.0| 3380.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.017|   0.000|   31.40%|   0:00:00.0| 3380.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.017|   0.000|   31.40%|   0:00:00.0| 3380.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3500.5M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3505.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3505.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3505.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3509.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3509.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3509.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3509.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3509.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3509.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3509.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3509.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] |   0.031|   0.000|   31.41%|   0:00:00.0| 3509.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:02    108s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:02    108s] 
[03/23 21:53:02    108s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=3509.6M) ***
[03/23 21:53:02    108s] 
[03/23 21:53:02    108s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=3509.6M) ***
[03/23 21:53:02    108s] ** GigaOpt Global Opt End WNS Slack 0.031  TNS Slack 0.000 
[03/23 21:53:02    108s] Total-nets :: 2690, Stn-nets :: 2, ratio :: 0.0743494 %, Total-len 86625.1, Stn-len 362.4
[03/23 21:53:02    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3349.7M, EPOCH TIME: 1679622782.685716
[03/23 21:53:02    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2623).
[03/23 21:53:02    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:02    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:02    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:02    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.015, MEM:3050.5M, EPOCH TIME: 1679622782.701180
[03/23 21:53:02    108s] TotalInstCnt at PhyDesignMc Destruction: 2623
[03/23 21:53:02    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.12
[03/23 21:53:02    108s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.9/0:00:01.5 (1.3), totSession cpu/real = 0:01:48.9/0:03:26.3 (0.5), mem = 3050.5M
[03/23 21:53:02    108s] 
[03/23 21:53:02    108s] =============================================================================================
[03/23 21:53:02    108s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.14-s109_1
[03/23 21:53:02    108s] =============================================================================================
[03/23 21:53:02    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:02    108s] ---------------------------------------------------------------------------------------------
[03/23 21:53:02    108s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:53:02    108s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  42.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:53:02    108s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:02    108s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:53:02    108s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:02    108s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 21:53:02    108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:02    108s] [ BottleneckAnalyzerInit ]      4   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.2    2.9
[03/23 21:53:02    108s] [ TransformInit          ]      1   0:00:00.4  (  27.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 21:53:02    108s] [ OptSingleIteration     ]     16   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 21:53:02    108s] [ OptGetWeight           ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:02    108s] [ OptEval                ]     16   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    2.7
[03/23 21:53:02    108s] [ OptCommit              ]     16   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:02    108s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:02    108s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:02    108s] [ SetupOptGetWorkingSet  ]     16   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 21:53:02    108s] [ SetupOptGetActiveNode  ]     16   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 21:53:02    108s] [ SetupOptSlackGraph     ]     16   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:02    108s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:02    108s] [ MISC                   ]          0:00:00.2  (  11.6 % )     0:00:00.2 /  0:00:00.3    1.9
[03/23 21:53:02    108s] ---------------------------------------------------------------------------------------------
[03/23 21:53:02    108s]  GlobalOpt #1 TOTAL                 0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.9    1.3
[03/23 21:53:02    108s] ---------------------------------------------------------------------------------------------
[03/23 21:53:02    108s] 
[03/23 21:53:02    108s] End: GigaOpt Global Optimization
[03/23 21:53:02    108s] Deactivate optFanout-based MLT
[03/23 21:53:02    108s] *** Timing NOT met, worst failing slack is 0.031
[03/23 21:53:02    108s] *** Check timing (0:00:00.0)
[03/23 21:53:02    108s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:53:02    108s] Deleting Lib Analyzer.
[03/23 21:53:02    108s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 21:53:02    108s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:02    108s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:02    108s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=3050.5M
[03/23 21:53:02    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=3050.5M
[03/23 21:53:02    108s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 21:53:02    108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3050.5M, EPOCH TIME: 1679622782.720645
[03/23 21:53:02    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:02    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:02    108s] 
[03/23 21:53:02    108s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:02    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.014, MEM:3051.2M, EPOCH TIME: 1679622782.735109
[03/23 21:53:02    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:02    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:02    109s] Activate postCTS OCP-based MLT
[03/23 21:53:02    109s] Begin: GigaOpt Optimization in WNS mode
[03/23 21:53:02    109s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 6 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[03/23 21:53:02    109s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:02    109s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:02    109s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:49.1/0:03:26.4 (0.5), mem = 3047.2M
[03/23 21:53:02    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.13
[03/23 21:53:02    109s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:02    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=3047.2M
[03/23 21:53:02    109s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:53:02    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:3047.2M, EPOCH TIME: 1679622782.832912
[03/23 21:53:02    109s] Processing tracks to init pin-track alignment.
[03/23 21:53:02    109s] z: 2, totalTracks: 1
[03/23 21:53:02    109s] z: 4, totalTracks: 1
[03/23 21:53:02    109s] z: 6, totalTracks: 1
[03/23 21:53:02    109s] z: 8, totalTracks: 1
[03/23 21:53:02    109s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:02    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3047.2M, EPOCH TIME: 1679622782.836849
[03/23 21:53:02    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:02    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:02    109s] 
[03/23 21:53:02    109s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:02    109s] 
[03/23 21:53:02    109s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:02    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:3047.2M, EPOCH TIME: 1679622782.859788
[03/23 21:53:02    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3047.2M, EPOCH TIME: 1679622782.859911
[03/23 21:53:02    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3047.2M, EPOCH TIME: 1679622782.863879
[03/23 21:53:02    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3047.2MB).
[03/23 21:53:02    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:3047.2M, EPOCH TIME: 1679622782.864744
[03/23 21:53:02    109s] TotalInstCnt at PhyDesignMc Initialization: 2623
[03/23 21:53:02    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=3047.2M
[03/23 21:53:02    109s] ### Creating RouteCongInterface, started
[03/23 21:53:02    109s] 
[03/23 21:53:02    109s] Creating Lib Analyzer ...
[03/23 21:53:02    109s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:02    109s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:02    109s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:02    109s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:53:02    109s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:02    109s] 
[03/23 21:53:02    109s] {RT rc-typ 0 4 4 0}
[03/23 21:53:03    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=3051.2M
[03/23 21:53:03    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=3051.2M
[03/23 21:53:03    109s] Creating Lib Analyzer, finished. 
[03/23 21:53:03    109s] 
[03/23 21:53:03    109s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[03/23 21:53:03    109s] 
[03/23 21:53:03    109s] #optDebug: {0, 1.000}
[03/23 21:53:03    109s] ### Creating RouteCongInterface, finished
[03/23 21:53:03    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=3051.2M
[03/23 21:53:03    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=3051.2M
[03/23 21:53:03    110s] *info: 25 clock nets excluded
[03/23 21:53:03    110s] *info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:04    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.219604.2
[03/23 21:53:04    110s] PathGroup :  reg2reg  TargetSlack : 0.0727 
[03/23 21:53:04    110s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:04    110s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:04    110s] ** GigaOpt Optimizer WNS Slack 0.031 TNS Slack 0.000 Density 31.41
[03/23 21:53:04    110s] Optimizer WNS Pass 0
[03/23 21:53:04    110s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.070|0.000|
|reg2reg   |0.031|0.000|
|HEPG      |0.031|0.000|
|All Paths |0.031|0.000|
+----------+-----+-----+

[03/23 21:53:04    110s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.031ns TNS 0.000ns; HEPG WNS 0.031ns TNS 0.000ns; all paths WNS 0.031ns TNS 0.000ns; Real time 0:00:24.0
[03/23 21:53:04    110s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3343.1M, EPOCH TIME: 1679622784.082462
[03/23 21:53:04    110s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3343.1M, EPOCH TIME: 1679622784.082657
[03/23 21:53:04    110s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 21:53:04    110s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 21:53:04    110s] Active Path Group: reg2reg  
[03/23 21:53:04    110s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:04    110s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:53:04    110s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:04    110s] |   0.031|    0.031|   0.000|    0.000|   31.41%|   0:00:00.0| 3343.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:04    110s] |   0.051|    0.051|   0.000|    0.000|   31.41%|   0:00:00.0| 3508.4M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 21:53:04    110s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:53:04    110s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:53:04    110s] |   0.062|    0.062|   0.000|    0.000|   31.45%|   0:00:00.0| 3541.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 21:53:04    110s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:53:04    110s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:53:04    111s] |   0.066|    0.066|   0.000|    0.000|   31.50%|   0:00:00.0| 3542.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 21:53:04    111s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:53:04    111s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:53:04    111s] |   0.079|    0.070|   0.000|    0.000|   31.54%|   0:00:00.0| 3550.2M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 21:53:04    111s] |   0.079|    0.070|   0.000|    0.000|   31.54%|   0:00:00.0| 3550.2M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 21:53:04    111s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=3550.2M) ***
[03/23 21:53:04    111s] Active Path Group: default 
[03/23 21:53:04    111s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:04    111s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:53:04    111s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:04    111s] |   0.070|    0.070|   0.000|    0.000|   31.54%|   0:00:00.0| 3550.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 21:53:04    111s] |        |         |        |         |         |            |        |             |         | _r_REG325_S1/D                                     |
[03/23 21:53:04    111s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:53:04    111s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:53:04    111s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:04    111s] |   0.083|    0.079|   0.000|    0.000|   31.55%|   0:00:00.0| 3600.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 21:53:04    111s] |        |         |        |         |         |            |        |             |         | _r_REG497_S1/D                                     |
[03/23 21:53:04    111s] |   0.084|    0.079|   0.000|    0.000|   31.55%|   0:00:00.0| 3600.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 21:53:04    111s] |        |         |        |         |         |            |        |             |         | _r_REG497_S1/D                                     |
[03/23 21:53:04    111s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=3600.4M) ***
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] *** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:00.0 mem=3600.4M) ***
[03/23 21:53:04    111s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.079|0.000|
|HEPG      |0.079|0.000|
|All Paths |0.079|0.000|
+----------+-----+-----+

[03/23 21:53:04    111s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.079ns TNS 0.000ns; HEPG WNS 0.079ns TNS 0.000ns; all paths WNS 0.079ns TNS 0.000ns; Real time 0:00:24.0
[03/23 21:53:04    111s] ** GigaOpt Optimizer WNS Slack 0.079 TNS Slack 0.000 Density 31.55
[03/23 21:53:04    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.219604.2
[03/23 21:53:04    111s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3600.4M, EPOCH TIME: 1679622784.587680
[03/23 21:53:04    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:04    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3564.4M, EPOCH TIME: 1679622784.593061
[03/23 21:53:04    111s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3564.4M, EPOCH TIME: 1679622784.593693
[03/23 21:53:04    111s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3564.4M, EPOCH TIME: 1679622784.593793
[03/23 21:53:04    111s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3564.4M, EPOCH TIME: 1679622784.596776
[03/23 21:53:04    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:04    111s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.016, REAL:0.014, MEM:3564.4M, EPOCH TIME: 1679622784.610396
[03/23 21:53:04    111s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3564.4M, EPOCH TIME: 1679622784.610536
[03/23 21:53:04    111s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3564.4M, EPOCH TIME: 1679622784.612339
[03/23 21:53:04    111s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.019, MEM:3564.4M, EPOCH TIME: 1679622784.612839
[03/23 21:53:04    111s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.022, REAL:0.019, MEM:3564.4M, EPOCH TIME: 1679622784.612892
[03/23 21:53:04    111s] TDRefine: refinePlace mode is spiral
[03/23 21:53:04    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.10
[03/23 21:53:04    111s] OPERPROF: Starting RefinePlace at level 1, MEM:3564.4M, EPOCH TIME: 1679622784.612984
[03/23 21:53:04    111s] *** Starting refinePlace (0:01:52 mem=3564.4M) ***
[03/23 21:53:04    111s] Total net bbox length = 6.912e+04 (3.168e+04 3.743e+04) (ext = 2.960e+03)
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:04    111s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:53:04    111s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:04    111s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] Starting Small incrNP...
[03/23 21:53:04    111s] User Input Parameters:
[03/23 21:53:04    111s] - Congestion Driven    : Off
[03/23 21:53:04    111s] - Timing Driven        : Off
[03/23 21:53:04    111s] - Area-Violation Based : Off
[03/23 21:53:04    111s] - Start Rollback Level : -5
[03/23 21:53:04    111s] - Legalized            : On
[03/23 21:53:04    111s] - Window Based         : Off
[03/23 21:53:04    111s] - eDen incr mode       : Off
[03/23 21:53:04    111s] - Small incr mode      : On
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3564.4M, EPOCH TIME: 1679622784.619153
[03/23 21:53:04    111s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3564.4M, EPOCH TIME: 1679622784.619933
[03/23 21:53:04    111s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.005, REAL:0.004, MEM:3564.4M, EPOCH TIME: 1679622784.623517
[03/23 21:53:04    111s] default core: bins with density > 0.750 =  0.00 % ( 0 / 88 )
[03/23 21:53:04    111s] Density distribution unevenness ratio = 18.976%
[03/23 21:53:04    111s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.006, REAL:0.005, MEM:3564.4M, EPOCH TIME: 1679622784.623809
[03/23 21:53:04    111s] cost 0.523702, thresh 1.000000
[03/23 21:53:04    111s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3564.4M)
[03/23 21:53:04    111s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:04    111s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3564.4M, EPOCH TIME: 1679622784.624288
[03/23 21:53:04    111s] Starting refinePlace ...
[03/23 21:53:04    111s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:04    111s] One DDP V2 for no tweak run.
[03/23 21:53:04    111s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:04    111s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3628.4M, EPOCH TIME: 1679622784.636973
[03/23 21:53:04    111s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:53:04    111s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3628.4M, EPOCH TIME: 1679622784.637132
[03/23 21:53:04    111s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3628.4M, EPOCH TIME: 1679622784.637276
[03/23 21:53:04    111s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3628.4M, EPOCH TIME: 1679622784.637370
[03/23 21:53:04    111s] DDP markSite nrRow 107 nrJob 107
[03/23 21:53:04    111s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:3628.4M, EPOCH TIME: 1679622784.637597
[03/23 21:53:04    111s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3628.4M, EPOCH TIME: 1679622784.637728
[03/23 21:53:04    111s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 21:53:04    111s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3564.4MB) @(0:01:52 - 0:01:52).
[03/23 21:53:04    111s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:53:04    111s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:53:04    111s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:53:04    111s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 21:53:04    111s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:04    111s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3566.4MB) @(0:01:52 - 0:01:52).
[03/23 21:53:04    111s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:53:04    111s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:53:04    111s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3566.4MB
[03/23 21:53:04    111s] Statistics of distance of Instance movement in refine placement:
[03/23 21:53:04    111s]   maximum (X+Y) =         0.00 um
[03/23 21:53:04    111s]   mean    (X+Y) =         0.00 um
[03/23 21:53:04    111s] Summary Report:
[03/23 21:53:04    111s] Instances move: 0 (out of 2598 movable)
[03/23 21:53:04    111s] Instances flipped: 0
[03/23 21:53:04    111s] Mean displacement: 0.00 um
[03/23 21:53:04    111s] Max displacement: 0.00 um 
[03/23 21:53:04    111s] Total instances moved : 0
[03/23 21:53:04    111s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.168, REAL:0.109, MEM:3566.4M, EPOCH TIME: 1679622784.732850
[03/23 21:53:04    111s] Total net bbox length = 6.912e+04 (3.168e+04 3.743e+04) (ext = 2.960e+03)
[03/23 21:53:04    111s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3566.4MB
[03/23 21:53:04    111s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3566.4MB) @(0:01:52 - 0:01:52).
[03/23 21:53:04    111s] *** Finished refinePlace (0:01:52 mem=3566.4M) ***
[03/23 21:53:04    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.10
[03/23 21:53:04    111s] OPERPROF: Finished RefinePlace at level 1, CPU:0.182, REAL:0.121, MEM:3566.4M, EPOCH TIME: 1679622784.734440
[03/23 21:53:04    111s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3566.4M, EPOCH TIME: 1679622784.748951
[03/23 21:53:04    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:04    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3566.4M, EPOCH TIME: 1679622784.754645
[03/23 21:53:04    111s] *** maximum move = 0.00 um ***
[03/23 21:53:04    111s] *** Finished re-routing un-routed nets (3566.4M) ***
[03/23 21:53:04    111s] OPERPROF: Starting DPlace-Init at level 1, MEM:3566.4M, EPOCH TIME: 1679622784.759919
[03/23 21:53:04    111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3566.4M, EPOCH TIME: 1679622784.763102
[03/23 21:53:04    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:04    111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.016, MEM:3566.4M, EPOCH TIME: 1679622784.779383
[03/23 21:53:04    111s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3566.4M, EPOCH TIME: 1679622784.779533
[03/23 21:53:04    111s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3566.4M, EPOCH TIME: 1679622784.781677
[03/23 21:53:04    111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.022, MEM:3566.4M, EPOCH TIME: 1679622784.782163
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3566.4M) ***
[03/23 21:53:04    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.219604.2
[03/23 21:53:04    111s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:04    111s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:04    111s] ** GigaOpt Optimizer WNS Slack 0.079 TNS Slack 0.000 Density 31.55
[03/23 21:53:04    111s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.079|0.000|
|HEPG      |0.079|0.000|
|All Paths |0.079|0.000|
+----------+-----+-----+

[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:00.0 mem=3566.4M) ***
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.219604.2
[03/23 21:53:04    111s] Total-nets :: 2689, Stn-nets :: 3, ratio :: 0.111566 %, Total-len 86615.1, Stn-len 507.6
[03/23 21:53:04    111s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3406.6M, EPOCH TIME: 1679622784.826986
[03/23 21:53:04    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:04    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    111s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.018, MEM:3106.3M, EPOCH TIME: 1679622784.844944
[03/23 21:53:04    111s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:53:04    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.13
[03/23 21:53:04    111s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.9/0:00:02.0 (1.4), totSession cpu/real = 0:01:52.0/0:03:28.4 (0.5), mem = 3106.3M
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] =============================================================================================
[03/23 21:53:04    111s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.14-s109_1
[03/23 21:53:04    111s] =============================================================================================
[03/23 21:53:04    111s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:04    111s] ---------------------------------------------------------------------------------------------
[03/23 21:53:04    111s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:53:04    111s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  37.7 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 21:53:04    111s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:04    111s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:53:04    111s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:04    111s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 21:53:04    111s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:04    111s] [ TransformInit          ]      1   0:00:00.4  (  20.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 21:53:04    111s] [ OptimizationStep       ]      2   0:00:00.1  (   2.7 % )     0:00:00.4 /  0:00:01.0    2.6
[03/23 21:53:04    111s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:01.0    2.8
[03/23 21:53:04    111s] [ OptGetWeight           ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 21:53:04    111s] [ OptEval                ]      5   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.7    3.8
[03/23 21:53:04    111s] [ OptCommit              ]      5   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 21:53:04    111s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    2.4
[03/23 21:53:04    111s] [ IncrDelayCalc          ]     33   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    3.1
[03/23 21:53:04    111s] [ SetupOptGetWorkingSet  ]     15   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 21:53:04    111s] [ SetupOptGetActiveNode  ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:04    111s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:04    111s] [ RefinePlace            ]      1   0:00:00.2  (  10.1 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 21:53:04    111s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:04    111s] [ IncrTimingUpdate       ]     11   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.8
[03/23 21:53:04    111s] [ MISC                   ]          0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.3    2.1
[03/23 21:53:04    111s] ---------------------------------------------------------------------------------------------
[03/23 21:53:04    111s]  WnsOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.9    1.4
[03/23 21:53:04    111s] ---------------------------------------------------------------------------------------------
[03/23 21:53:04    111s] 
[03/23 21:53:04    111s] End: GigaOpt Optimization in WNS mode
[03/23 21:53:04    111s] Deactivate postCTS OCP-based MLT
[03/23 21:53:04    112s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:53:04    112s] Deleting Lib Analyzer.
[03/23 21:53:04    112s] **INFO: Flow update: Design timing is met.
[03/23 21:53:04    112s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 21:53:04    112s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:04    112s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:04    112s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=3100.3M
[03/23 21:53:04    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=3100.3M
[03/23 21:53:04    112s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 21:53:04    112s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:04    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=3377.0M
[03/23 21:53:04    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:3377.0M, EPOCH TIME: 1679622784.905153
[03/23 21:53:04    112s] Processing tracks to init pin-track alignment.
[03/23 21:53:04    112s] z: 2, totalTracks: 1
[03/23 21:53:04    112s] z: 4, totalTracks: 1
[03/23 21:53:04    112s] z: 6, totalTracks: 1
[03/23 21:53:04    112s] z: 8, totalTracks: 1
[03/23 21:53:04    112s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:04    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3377.0M, EPOCH TIME: 1679622784.909994
[03/23 21:53:04    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:04    112s] 
[03/23 21:53:04    112s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:04    112s] 
[03/23 21:53:04    112s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:04    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:3393.0M, EPOCH TIME: 1679622784.933533
[03/23 21:53:04    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3393.0M, EPOCH TIME: 1679622784.933628
[03/23 21:53:04    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3393.0M, EPOCH TIME: 1679622784.935338
[03/23 21:53:04    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3393.0MB).
[03/23 21:53:04    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.031, MEM:3393.0M, EPOCH TIME: 1679622784.935862
[03/23 21:53:04    112s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:53:04    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=3393.0M
[03/23 21:53:04    112s] Begin: Area Reclaim Optimization
[03/23 21:53:04    112s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:52.1/0:03:28.5 (0.5), mem = 3393.0M
[03/23 21:53:04    112s] 
[03/23 21:53:04    112s] Creating Lib Analyzer ...
[03/23 21:53:04    112s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:04    112s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:04    112s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:04    112s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:53:04    112s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:04    112s] 
[03/23 21:53:04    112s] {RT rc-typ 0 4 4 0}
[03/23 21:53:05    112s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:53 mem=3397.0M
[03/23 21:53:05    112s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:53 mem=3397.0M
[03/23 21:53:05    112s] Creating Lib Analyzer, finished. 
[03/23 21:53:05    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.14
[03/23 21:53:05    112s] ### Creating RouteCongInterface, started
[03/23 21:53:05    112s] 
[03/23 21:53:05    112s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:53:05    112s] 
[03/23 21:53:05    112s] #optDebug: {0, 1.000}
[03/23 21:53:05    112s] ### Creating RouteCongInterface, finished
[03/23 21:53:05    112s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=3397.0M
[03/23 21:53:05    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=3397.0M
[03/23 21:53:05    112s] Usable buffer cells for single buffer setup transform:
[03/23 21:53:05    112s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[03/23 21:53:05    112s] Number of usable buffer cells above: 16
[03/23 21:53:05    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3397.0M, EPOCH TIME: 1679622785.778447
[03/23 21:53:05    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3397.0M, EPOCH TIME: 1679622785.778596
[03/23 21:53:05    112s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:05    112s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:05    112s] Reclaim Optimization WNS Slack 0.079  TNS Slack 0.000 Density 31.55
[03/23 21:53:05    112s] +---------+---------+--------+--------+------------+--------+
[03/23 21:53:05    112s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 21:53:05    112s] +---------+---------+--------+--------+------------+--------+
[03/23 21:53:05    112s] |   31.55%|        -|   0.079|   0.000|   0:00:00.0| 3397.0M|
[03/23 21:53:05    112s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 21:53:05    112s] |   31.55%|        0|   0.079|   0.000|   0:00:00.0| 3397.0M|
[03/23 21:53:05    113s] |   31.55%|        0|   0.079|   0.000|   0:00:00.0| 3397.0M|
[03/23 21:53:05    113s] |   31.54%|        8|   0.079|   0.000|   0:00:00.0| 3542.6M|
[03/23 21:53:05    113s] |   31.54%|        0|   0.079|   0.000|   0:00:00.0| 3542.6M|
[03/23 21:53:05    113s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 21:53:05    113s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 21:53:05    113s] |   31.54%|        0|   0.079|   0.000|   0:00:00.0| 3542.6M|
[03/23 21:53:06    113s] +---------+---------+--------+--------+------------+--------+
[03/23 21:53:06    113s] Reclaim Optimization End WNS Slack 0.079  TNS Slack 0.000 Density 31.54
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 8 **
[03/23 21:53:06    113s] --------------------------------------------------------------
[03/23 21:53:06    113s] |                                   | Total     | Sequential |
[03/23 21:53:06    113s] --------------------------------------------------------------
[03/23 21:53:06    113s] | Num insts resized                 |       8  |       2    |
[03/23 21:53:06    113s] | Num insts undone                  |       0  |       0    |
[03/23 21:53:06    113s] | Num insts Downsized               |       8  |       2    |
[03/23 21:53:06    113s] | Num insts Samesized               |       0  |       0    |
[03/23 21:53:06    113s] | Num insts Upsized                 |       0  |       0    |
[03/23 21:53:06    113s] | Num multiple commits+uncommits    |       0  |       -    |
[03/23 21:53:06    113s] --------------------------------------------------------------
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s] Number of times islegalLocAvaiable called = 33 skipped = 0, called in commitmove = 8, skipped in commitmove = 0
[03/23 21:53:06    113s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
[03/23 21:53:06    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3542.6M, EPOCH TIME: 1679622786.007442
[03/23 21:53:06    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:06    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3542.6M, EPOCH TIME: 1679622786.012709
[03/23 21:53:06    113s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3542.6M, EPOCH TIME: 1679622786.014264
[03/23 21:53:06    113s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3542.6M, EPOCH TIME: 1679622786.014438
[03/23 21:53:06    113s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3542.6M, EPOCH TIME: 1679622786.018932
[03/23 21:53:06    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:06    113s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.019, REAL:0.018, MEM:3542.6M, EPOCH TIME: 1679622786.036530
[03/23 21:53:06    113s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3542.6M, EPOCH TIME: 1679622786.036635
[03/23 21:53:06    113s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:3542.6M, EPOCH TIME: 1679622786.039648
[03/23 21:53:06    113s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3542.6M, EPOCH TIME: 1679622786.040130
[03/23 21:53:06    113s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3542.6M, EPOCH TIME: 1679622786.040260
[03/23 21:53:06    113s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.028, REAL:0.026, MEM:3542.6M, EPOCH TIME: 1679622786.040385
[03/23 21:53:06    113s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.028, REAL:0.026, MEM:3542.6M, EPOCH TIME: 1679622786.040497
[03/23 21:53:06    113s] TDRefine: refinePlace mode is spiral
[03/23 21:53:06    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.11
[03/23 21:53:06    113s] OPERPROF: Starting RefinePlace at level 1, MEM:3542.6M, EPOCH TIME: 1679622786.040594
[03/23 21:53:06    113s] *** Starting refinePlace (0:01:53 mem=3542.6M) ***
[03/23 21:53:06    113s] Total net bbox length = 6.912e+04 (3.169e+04 3.744e+04) (ext = 2.960e+03)
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:06    113s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:53:06    113s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:06    113s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:06    113s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3542.6M, EPOCH TIME: 1679622786.046461
[03/23 21:53:06    113s] Starting refinePlace ...
[03/23 21:53:06    113s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:06    113s] One DDP V2 for no tweak run.
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:53:06    113s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:53:06    113s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:06    113s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:06    113s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3542.6MB) @(0:01:53 - 0:01:54).
[03/23 21:53:06    113s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:53:06    113s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:53:06    113s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3542.6MB
[03/23 21:53:06    113s] Statistics of distance of Instance movement in refine placement:
[03/23 21:53:06    113s]   maximum (X+Y) =         0.00 um
[03/23 21:53:06    113s]   mean    (X+Y) =         0.00 um
[03/23 21:53:06    113s] Summary Report:
[03/23 21:53:06    113s] Instances move: 0 (out of 2598 movable)
[03/23 21:53:06    113s] Instances flipped: 0
[03/23 21:53:06    113s] Mean displacement: 0.00 um
[03/23 21:53:06    113s] Max displacement: 0.00 um 
[03/23 21:53:06    113s] Total instances moved : 0
[03/23 21:53:06    113s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.148, REAL:0.089, MEM:3542.6M, EPOCH TIME: 1679622786.135476
[03/23 21:53:06    113s] Total net bbox length = 6.912e+04 (3.169e+04 3.744e+04) (ext = 2.960e+03)
[03/23 21:53:06    113s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3542.6MB
[03/23 21:53:06    113s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3542.6MB) @(0:01:53 - 0:01:54).
[03/23 21:53:06    113s] *** Finished refinePlace (0:01:54 mem=3542.6M) ***
[03/23 21:53:06    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.11
[03/23 21:53:06    113s] OPERPROF: Finished RefinePlace at level 1, CPU:0.155, REAL:0.097, MEM:3542.6M, EPOCH TIME: 1679622786.137180
[03/23 21:53:06    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3542.6M, EPOCH TIME: 1679622786.151465
[03/23 21:53:06    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:06    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3542.6M, EPOCH TIME: 1679622786.157206
[03/23 21:53:06    113s] *** maximum move = 0.00 um ***
[03/23 21:53:06    113s] *** Finished re-routing un-routed nets (3542.6M) ***
[03/23 21:53:06    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:3542.6M, EPOCH TIME: 1679622786.166232
[03/23 21:53:06    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3542.6M, EPOCH TIME: 1679622786.170748
[03/23 21:53:06    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:06    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.022, MEM:3542.6M, EPOCH TIME: 1679622786.192655
[03/23 21:53:06    113s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3542.6M, EPOCH TIME: 1679622786.192778
[03/23 21:53:06    113s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.002, MEM:3542.6M, EPOCH TIME: 1679622786.195246
[03/23 21:53:06    113s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3542.6M, EPOCH TIME: 1679622786.195947
[03/23 21:53:06    113s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3542.6M, EPOCH TIME: 1679622786.196082
[03/23 21:53:06    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.030, MEM:3542.6M, EPOCH TIME: 1679622786.196215
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3542.6M) ***
[03/23 21:53:06    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.14
[03/23 21:53:06    113s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:01.3 (1.2), totSession cpu/real = 0:01:53.7/0:03:29.8 (0.5), mem = 3542.6M
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s] =============================================================================================
[03/23 21:53:06    113s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.14-s109_1
[03/23 21:53:06    113s] =============================================================================================
[03/23 21:53:06    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:06    113s] ---------------------------------------------------------------------------------------------
[03/23 21:53:06    113s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:53:06    113s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  43.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:53:06    113s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:06    113s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:06    113s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:06    113s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:06    113s] [ OptimizationStep       ]      1   0:00:00.0  (   3.1 % )     0:00:00.2 /  0:00:00.5    2.1
[03/23 21:53:06    113s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.8 % )     0:00:00.2 /  0:00:00.4    2.4
[03/23 21:53:06    113s] [ OptGetWeight           ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:06    113s] [ OptEval                ]     45   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.3    3.9
[03/23 21:53:06    113s] [ OptCommit              ]     45   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:06    113s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 21:53:06    113s] [ IncrDelayCalc          ]     26   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.2
[03/23 21:53:06    113s] [ RefinePlace            ]      1   0:00:00.2  (  15.8 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 21:53:06    113s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:06    113s] [ IncrTimingUpdate       ]      6   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 21:53:06    113s] [ MISC                   ]          0:00:00.3  (  21.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 21:53:06    113s] ---------------------------------------------------------------------------------------------
[03/23 21:53:06    113s]  AreaOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.6    1.2
[03/23 21:53:06    113s] ---------------------------------------------------------------------------------------------
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3382.8M, EPOCH TIME: 1679622786.213123
[03/23 21:53:06    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:06    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3109.5M, EPOCH TIME: 1679622786.218272
[03/23 21:53:06    113s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:53:06    113s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3109.51M, totSessionCpu=0:01:54).
[03/23 21:53:06    113s] postCtsLateCongRepair #1 0
[03/23 21:53:06    113s] postCtsLateCongRepair #1 0
[03/23 21:53:06    113s] postCtsLateCongRepair #1 0
[03/23 21:53:06    113s] postCtsLateCongRepair #1 0
[03/23 21:53:06    113s] Starting local wire reclaim
[03/23 21:53:06    113s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3109.5M, EPOCH TIME: 1679622786.250965
[03/23 21:53:06    113s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3109.5M, EPOCH TIME: 1679622786.251097
[03/23 21:53:06    113s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3109.5M, EPOCH TIME: 1679622786.251254
[03/23 21:53:06    113s] Processing tracks to init pin-track alignment.
[03/23 21:53:06    113s] z: 2, totalTracks: 1
[03/23 21:53:06    113s] z: 4, totalTracks: 1
[03/23 21:53:06    113s] z: 6, totalTracks: 1
[03/23 21:53:06    113s] z: 8, totalTracks: 1
[03/23 21:53:06    113s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:06    113s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3109.5M, EPOCH TIME: 1679622786.256014
[03/23 21:53:06    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:06    113s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.027, REAL:0.026, MEM:3110.2M, EPOCH TIME: 1679622786.281804
[03/23 21:53:06    113s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3110.2M, EPOCH TIME: 1679622786.281964
[03/23 21:53:06    113s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.005, REAL:0.004, MEM:3110.2M, EPOCH TIME: 1679622786.285871
[03/23 21:53:06    113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3110.2MB).
[03/23 21:53:06    113s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.038, REAL:0.036, MEM:3110.2M, EPOCH TIME: 1679622786.286915
[03/23 21:53:06    113s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.038, REAL:0.036, MEM:3110.2M, EPOCH TIME: 1679622786.287028
[03/23 21:53:06    113s] TDRefine: refinePlace mode is spiral
[03/23 21:53:06    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.12
[03/23 21:53:06    113s] OPERPROF:   Starting RefinePlace at level 2, MEM:3110.2M, EPOCH TIME: 1679622786.287192
[03/23 21:53:06    113s] *** Starting refinePlace (0:01:54 mem=3110.2M) ***
[03/23 21:53:06    113s] Total net bbox length = 6.912e+04 (3.169e+04 3.744e+04) (ext = 2.960e+03)
[03/23 21:53:06    113s] 
[03/23 21:53:06    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:06    113s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:06    113s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:06    113s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3110.2M, EPOCH TIME: 1679622786.295886
[03/23 21:53:06    113s] Starting refinePlace ...
[03/23 21:53:06    113s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:06    113s] One DDP V2 for no tweak run.
[03/23 21:53:06    113s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3110.2M, EPOCH TIME: 1679622786.298889
[03/23 21:53:06    113s] OPERPROF:         Starting spMPad at level 5, MEM:3111.3M, EPOCH TIME: 1679622786.304100
[03/23 21:53:06    113s] OPERPROF:           Starting spContextMPad at level 6, MEM:3111.3M, EPOCH TIME: 1679622786.304398
[03/23 21:53:06    113s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3111.3M, EPOCH TIME: 1679622786.304519
[03/23 21:53:06    113s] MP Top (2598): mp=1.122. U=0.313.
[03/23 21:53:06    113s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:3111.3M, EPOCH TIME: 1679622786.305513
[03/23 21:53:06    113s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3111.3M, EPOCH TIME: 1679622786.305965
[03/23 21:53:06    113s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3111.3M, EPOCH TIME: 1679622786.306043
[03/23 21:53:06    113s] OPERPROF:             Starting InitSKP at level 7, MEM:3111.3M, EPOCH TIME: 1679622786.306469
[03/23 21:53:06    113s] no activity file in design. spp won't run.
[03/23 21:53:06    113s] no activity file in design. spp won't run.
[03/23 21:53:06    113s] Edge Data Id : 32292 / 4294967295
[03/23 21:53:06    113s] Data Id : 24608 / 4294967295
[03/23 21:53:06    114s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[03/23 21:53:06    114s] OPERPROF:             Finished InitSKP at level 7, CPU:0.364, REAL:0.212, MEM:3160.3M, EPOCH TIME: 1679622786.518143
[03/23 21:53:06    114s] Wait...
[03/23 21:53:06    114s] Timing cost in AAE based: 7031.2851311320355308
[03/23 21:53:06    114s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.391, REAL:0.223, MEM:3192.3M, EPOCH TIME: 1679622786.529225
[03/23 21:53:06    114s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.391, REAL:0.224, MEM:3192.3M, EPOCH TIME: 1679622786.529524
[03/23 21:53:06    114s] SKP cleared!
[03/23 21:53:06    114s] AAE Timing clean up.
[03/23 21:53:06    114s] Tweakage: fix icg 1, fix clk 0.
[03/23 21:53:06    114s] Tweakage: density cost 1, scale 0.4.
[03/23 21:53:06    114s] Tweakage: activity cost 0, scale 1.0.
[03/23 21:53:06    114s] Tweakage: timing cost on, scale 1.0.
[03/23 21:53:06    114s] OPERPROF:         Starting CoreOperation at level 5, MEM:3208.3M, EPOCH TIME: 1679622786.534205
[03/23 21:53:06    114s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3208.3M, EPOCH TIME: 1679622786.535573
[03/23 21:53:06    114s] Tweakage swap 114 pairs.
[03/23 21:53:06    114s] Tweakage swap 8 pairs.
[03/23 21:53:06    114s] Tweakage swap 0 pairs.
[03/23 21:53:06    114s] Tweakage swap 0 pairs.
[03/23 21:53:06    114s] Tweakage swap 0 pairs.
[03/23 21:53:07    114s] Tweakage swap 0 pairs.
[03/23 21:53:07    114s] Tweakage swap 0 pairs.
[03/23 21:53:07    114s] Tweakage swap 0 pairs.
[03/23 21:53:07    114s] Tweakage swap 35 pairs.
[03/23 21:53:07    114s] Tweakage swap 0 pairs.
[03/23 21:53:07    114s] Tweakage swap 0 pairs.
[03/23 21:53:07    115s] Tweakage swap 0 pairs.
[03/23 21:53:07    115s] Tweakage swap 2 pairs.
[03/23 21:53:07    115s] Tweakage swap 0 pairs.
[03/23 21:53:07    115s] Tweakage swap 0 pairs.
[03/23 21:53:07    115s] Tweakage swap 0 pairs.
[03/23 21:53:07    115s] Tweakage swap 0 pairs.
[03/23 21:53:07    115s] Tweakage swap 0 pairs.
[03/23 21:53:07    115s] Tweakage swap 0 pairs.
[03/23 21:53:07    115s] Tweakage swap 0 pairs.
[03/23 21:53:07    115s] Tweakage move 719 insts.
[03/23 21:53:07    115s] Tweakage move 302 insts.
[03/23 21:53:07    115s] Tweakage move 81 insts.
[03/23 21:53:07    115s] Tweakage move 14 insts.
[03/23 21:53:07    115s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:1.325, REAL:1.295, MEM:3208.3M, EPOCH TIME: 1679622787.830090
[03/23 21:53:07    115s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.326, REAL:1.296, MEM:3208.3M, EPOCH TIME: 1679622787.830336
[03/23 21:53:07    115s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.733, REAL:1.533, MEM:3112.3M, EPOCH TIME: 1679622787.831817
[03/23 21:53:07    115s] Move report: Congestion aware Tweak moves 946 insts, mean move: 3.43 um, max move: 22.00 um 
[03/23 21:53:07    115s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC90_n16): (167.40, 75.40) --> (156.20, 86.20)
[03/23 21:53:07    115s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.7, real=0:00:01.0, mem=3112.3mb) @(0:01:54 - 0:01:56).
[03/23 21:53:07    115s] 
[03/23 21:53:07    115s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:53:07    115s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:53:07    115s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:07    115s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:07    115s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3112.3MB) @(0:01:56 - 0:01:56).
[03/23 21:53:07    115s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:53:07    115s] Move report: Detail placement moves 946 insts, mean move: 3.43 um, max move: 22.00 um 
[03/23 21:53:07    115s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC90_n16): (167.40, 75.40) --> (156.20, 86.20)
[03/23 21:53:07    115s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3112.3MB
[03/23 21:53:07    115s] Statistics of distance of Instance movement in refine placement:
[03/23 21:53:07    115s]   maximum (X+Y) =        22.00 um
[03/23 21:53:07    115s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC90_n16) with max move: (167.4, 75.4) -> (156.2, 86.2)
[03/23 21:53:07    115s]   mean    (X+Y) =         3.43 um
[03/23 21:53:07    115s] Summary Report:
[03/23 21:53:07    115s] Instances move: 946 (out of 2598 movable)
[03/23 21:53:07    115s] Instances flipped: 0
[03/23 21:53:07    115s] Mean displacement: 3.43 um
[03/23 21:53:07    115s] Max displacement: 22.00 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC90_n16) (167.4, 75.4) -> (156.2, 86.2)
[03/23 21:53:07    115s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TR
[03/23 21:53:07    115s] Total instances moved : 946
[03/23 21:53:07    115s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.858, REAL:1.592, MEM:3112.3M, EPOCH TIME: 1679622787.888138
[03/23 21:53:07    115s] Total net bbox length = 6.778e+04 (3.084e+04 3.694e+04) (ext = 2.930e+03)
[03/23 21:53:07    115s] Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3112.3MB
[03/23 21:53:07    115s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:01.0, mem=3112.3MB) @(0:01:54 - 0:01:56).
[03/23 21:53:07    115s] *** Finished refinePlace (0:01:56 mem=3112.3M) ***
[03/23 21:53:07    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.12
[03/23 21:53:07    115s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.868, REAL:1.602, MEM:3112.3M, EPOCH TIME: 1679622787.889246
[03/23 21:53:07    115s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3112.3M, EPOCH TIME: 1679622787.889332
[03/23 21:53:07    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:07    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:07    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:07    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:07    115s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.007, REAL:0.005, MEM:3110.3M, EPOCH TIME: 1679622787.894293
[03/23 21:53:07    115s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.913, REAL:1.643, MEM:3110.3M, EPOCH TIME: 1679622787.894417
[03/23 21:53:07    115s] eGR doReRoute: optGuide
[03/23 21:53:07    115s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3110.3M, EPOCH TIME: 1679622787.908777
[03/23 21:53:07    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:07    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:07    115s] All LLGs are deleted
[03/23 21:53:07    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:07    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:07    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3110.3M, EPOCH TIME: 1679622787.908974
[03/23 21:53:07    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3110.3M, EPOCH TIME: 1679622787.909062
[03/23 21:53:07    115s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3110.3M, EPOCH TIME: 1679622787.909230
[03/23 21:53:07    115s] {MMLU 0 25 2689}
[03/23 21:53:07    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=3110.3M
[03/23 21:53:07    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=3110.3M
[03/23 21:53:07    115s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:07    115s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:07    115s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3110.29 MB )
[03/23 21:53:07    115s] (I)      ================== Layers ==================
[03/23 21:53:07    115s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:07    115s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:53:07    115s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:07    115s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:53:07    115s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:53:07    115s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:53:07    115s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:53:07    115s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:53:07    115s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:53:07    115s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:53:07    115s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:53:07    115s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:53:07    115s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:53:07    115s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:53:07    115s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:53:07    115s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:53:07    115s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:53:07    115s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:53:07    115s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:53:07    115s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:07    115s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:53:07    115s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:07    115s] (I)      Started Import and model ( Curr Mem: 3110.29 MB )
[03/23 21:53:07    115s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:07    115s] (I)      == Non-default Options ==
[03/23 21:53:07    115s] (I)      Maximum routing layer                              : 4
[03/23 21:53:07    115s] (I)      Number of threads                                  : 6
[03/23 21:53:07    115s] (I)      Method to set GCell size                           : row
[03/23 21:53:07    115s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:53:07    115s] (I)      Use row-based GCell size
[03/23 21:53:07    115s] (I)      Use row-based GCell align
[03/23 21:53:07    115s] (I)      layer 0 area = 89000
[03/23 21:53:07    115s] (I)      layer 1 area = 120000
[03/23 21:53:07    115s] (I)      layer 2 area = 120000
[03/23 21:53:07    115s] (I)      layer 3 area = 120000
[03/23 21:53:07    115s] (I)      GCell unit size   : 3600
[03/23 21:53:07    115s] (I)      GCell multiplier  : 1
[03/23 21:53:07    115s] (I)      GCell row height  : 3600
[03/23 21:53:07    115s] (I)      Actual row height : 3600
[03/23 21:53:07    115s] (I)      GCell align ref   : 7000 7000
[03/23 21:53:07    115s] [NR-eGR] Track table information for default rule: 
[03/23 21:53:07    115s] [NR-eGR] M1 has single uniform track structure
[03/23 21:53:07    115s] [NR-eGR] M2 has single uniform track structure
[03/23 21:53:07    115s] [NR-eGR] M3 has single uniform track structure
[03/23 21:53:07    115s] [NR-eGR] M4 has single uniform track structure
[03/23 21:53:07    115s] [NR-eGR] M5 has single uniform track structure
[03/23 21:53:07    115s] [NR-eGR] M6 has single uniform track structure
[03/23 21:53:07    115s] [NR-eGR] MQ has single uniform track structure
[03/23 21:53:07    115s] [NR-eGR] LM has single uniform track structure
[03/23 21:53:07    115s] (I)      ============== Default via ===============
[03/23 21:53:07    115s] (I)      +---+------------------+-----------------+
[03/23 21:53:07    115s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:53:07    115s] (I)      +---+------------------+-----------------+
[03/23 21:53:07    115s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:53:07    115s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 21:53:07    115s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:53:07    115s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:53:07    115s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 21:53:07    115s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:53:07    115s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:53:07    115s] (I)      +---+------------------+-----------------+
[03/23 21:53:07    115s] [NR-eGR] Read 5606 PG shapes
[03/23 21:53:07    115s] [NR-eGR] Read 0 clock shapes
[03/23 21:53:07    115s] [NR-eGR] Read 0 other shapes
[03/23 21:53:07    115s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:53:07    115s] [NR-eGR] #Instance Blockages : 0
[03/23 21:53:07    115s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:53:07    115s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:53:07    115s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:53:07    115s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:53:07    115s] [NR-eGR] #Other Blockages    : 0
[03/23 21:53:07    115s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:53:07    115s] [NR-eGR] Num Prerouted Nets = 25  Num Prerouted Wires = 2574
[03/23 21:53:07    115s] [NR-eGR] Read 2689 nets ( ignored 25 )
[03/23 21:53:07    115s] (I)      early_global_route_priority property id does not exist.
[03/23 21:53:07    115s] (I)      Read Num Blocks=5606  Num Prerouted Wires=2574  Num CS=0
[03/23 21:53:07    115s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 1270
[03/23 21:53:07    115s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 1097
[03/23 21:53:07    115s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 207
[03/23 21:53:07    115s] (I)      Number of ignored nets                =     25
[03/23 21:53:07    115s] (I)      Number of connected nets              =      0
[03/23 21:53:07    115s] (I)      Number of fixed nets                  =     25.  Ignored: Yes
[03/23 21:53:07    115s] (I)      Number of clock nets                  =     25.  Ignored: No
[03/23 21:53:07    115s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:53:07    115s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:53:07    115s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:53:07    115s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:53:07    115s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:53:07    115s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:53:07    115s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:53:07    115s] (I)      Ndr track 0 does not exist
[03/23 21:53:07    115s] (I)      Ndr track 0 does not exist
[03/23 21:53:07    115s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:53:07    115s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:53:07    115s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:53:07    115s] (I)      Site width          :   400  (dbu)
[03/23 21:53:07    115s] (I)      Row height          :  3600  (dbu)
[03/23 21:53:07    115s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:53:07    115s] (I)      GCell width         :  3600  (dbu)
[03/23 21:53:07    115s] (I)      GCell height        :  3600  (dbu)
[03/23 21:53:07    115s] (I)      Grid                :    83   111     4
[03/23 21:53:07    115s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:53:07    115s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:53:07    115s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:53:07    115s] (I)      Default wire width  :   160   200   200   200
[03/23 21:53:07    115s] (I)      Default wire space  :   160   200   200   200
[03/23 21:53:07    115s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:53:07    115s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:53:07    115s] (I)      First track coord   :   400   400   400   400
[03/23 21:53:07    115s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:53:07    115s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:53:07    115s] (I)      Num of masks        :     1     1     1     1
[03/23 21:53:07    115s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:53:07    115s] (I)      --------------------------------------------------------
[03/23 21:53:07    115s] 
[03/23 21:53:07    115s] [NR-eGR] ============ Routing rule table ============
[03/23 21:53:07    115s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 21:53:07    115s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 21:53:07    115s] (I)                    Layer    2    3    4 
[03/23 21:53:07    115s] (I)                    Pitch  800  800  800 
[03/23 21:53:07    115s] (I)             #Used tracks    2    2    2 
[03/23 21:53:07    115s] (I)       #Fully used tracks    1    1    1 
[03/23 21:53:07    115s] [NR-eGR] Rule id: 1  Nets: 2664
[03/23 21:53:07    115s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:53:07    115s] (I)                    Layer    2    3    4 
[03/23 21:53:07    115s] (I)                    Pitch  400  400  400 
[03/23 21:53:07    115s] (I)             #Used tracks    1    1    1 
[03/23 21:53:07    115s] (I)       #Fully used tracks    1    1    1 
[03/23 21:53:07    115s] [NR-eGR] ========================================
[03/23 21:53:07    115s] [NR-eGR] 
[03/23 21:53:07    115s] (I)      =============== Blocked Tracks ===============
[03/23 21:53:07    115s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:07    115s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:53:07    115s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:07    115s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:53:07    115s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:53:07    115s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:53:07    115s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:53:07    115s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:07    115s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3110.29 MB )
[03/23 21:53:07    115s] (I)      Reset routing kernel
[03/23 21:53:07    115s] (I)      Started Global Routing ( Curr Mem: 3110.29 MB )
[03/23 21:53:07    115s] (I)      totalPins=8753  totalGlobalPin=8642 (98.73%)
[03/23 21:53:07    115s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:53:07    115s] [NR-eGR] Layer group 1: route 2664 net(s) in layer range [2, 4]
[03/23 21:53:07    115s] (I)      
[03/23 21:53:07    115s] (I)      ============  Phase 1a Route ============
[03/23 21:53:07    115s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 89
[03/23 21:53:07    115s] (I)      Usage: 19708 = (9007 H, 10701 V) = (15.78% H, 8.11% V) = (3.243e+04um H, 3.852e+04um V)
[03/23 21:53:07    115s] (I)      
[03/23 21:53:07    115s] (I)      ============  Phase 1b Route ============
[03/23 21:53:07    115s] (I)      Usage: 19721 = (9013 H, 10708 V) = (15.79% H, 8.11% V) = (3.245e+04um H, 3.855e+04um V)
[03/23 21:53:07    115s] (I)      Overflow of layer group 1: 5.40% H + 0.16% V. EstWL: 7.099560e+04um
[03/23 21:53:07    115s] (I)      Congestion metric : 5.40%H 0.16%V, 5.56%HV
[03/23 21:53:07    115s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:53:07    115s] (I)      
[03/23 21:53:07    115s] (I)      ============  Phase 1c Route ============
[03/23 21:53:07    115s] (I)      Level2 Grid: 17 x 23
[03/23 21:53:07    115s] (I)      Usage: 19727 = (9013 H, 10714 V) = (15.79% H, 8.12% V) = (3.245e+04um H, 3.857e+04um V)
[03/23 21:53:07    115s] (I)      
[03/23 21:53:07    115s] (I)      ============  Phase 1d Route ============
[03/23 21:53:07    115s] (I)      Usage: 19727 = (9013 H, 10714 V) = (15.79% H, 8.12% V) = (3.245e+04um H, 3.857e+04um V)
[03/23 21:53:07    115s] (I)      
[03/23 21:53:07    115s] (I)      ============  Phase 1e Route ============
[03/23 21:53:07    115s] (I)      Usage: 19826 = (9004 H, 10822 V) = (15.77% H, 8.20% V) = (3.241e+04um H, 3.896e+04um V)
[03/23 21:53:07    115s] [NR-eGR] Early Global Route overflow of layer group 1: 5.37% H + 0.16% V. EstWL: 7.137360e+04um
[03/23 21:53:07    115s] (I)      
[03/23 21:53:07    115s] (I)      ============  Phase 1l Route ============
[03/23 21:53:08    115s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:53:08    115s] (I)      Layer  2:      74906     15656        10         639       81531    ( 0.78%) 
[03/23 21:53:08    115s] (I)      Layer  3:      58955     11264       191         684       81234    ( 0.83%) 
[03/23 21:53:08    115s] (I)      Layer  4:      60178      2847         7         720       81450    ( 0.88%) 
[03/23 21:53:08    115s] (I)      Total:        194039     29767       208        2043      244215    ( 0.83%) 
[03/23 21:53:08    115s] (I)      
[03/23 21:53:08    115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:53:08    115s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 21:53:08    115s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 21:53:08    115s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 21:53:08    115s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:53:08    115s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:53:08    115s] [NR-eGR]      M2 ( 2)        10( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[03/23 21:53:08    115s] [NR-eGR]      M3 ( 3)       138( 1.53%)         6( 0.07%)         1( 0.01%)   ( 1.61%) 
[03/23 21:53:08    115s] [NR-eGR]      M4 ( 4)         5( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[03/23 21:53:08    115s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:53:08    115s] [NR-eGR]        Total       153( 0.56%)         6( 0.02%)         1( 0.00%)   ( 0.59%) 
[03/23 21:53:08    115s] [NR-eGR] 
[03/23 21:53:08    115s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3110.29 MB )
[03/23 21:53:08    115s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:53:08    115s] [NR-eGR] Overflow after Early Global Route 1.59% H + 0.04% V
[03/23 21:53:08    115s] (I)      ============= Track Assignment ============
[03/23 21:53:08    115s] (I)      Started Track Assignment (6T) ( Curr Mem: 3110.29 MB )
[03/23 21:53:08    115s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:53:08    115s] (I)      Run Multi-thread track assignment
[03/23 21:53:08    115s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3110.29 MB )
[03/23 21:53:08    115s] (I)      Started Export ( Curr Mem: 3110.29 MB )
[03/23 21:53:08    115s] [NR-eGR]             Length (um)   Vias 
[03/23 21:53:08    115s] [NR-eGR] -------------------------------
[03/23 21:53:08    115s] [NR-eGR]  M1  (1H)             0   9452 
[03/23 21:53:08    115s] [NR-eGR]  M2  (2V)         39310  13806 
[03/23 21:53:08    115s] [NR-eGR]  M3  (3H)         37243   1033 
[03/23 21:53:08    115s] [NR-eGR]  M4  (4V)          7538      0 
[03/23 21:53:08    115s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:53:08    115s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:53:08    115s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:53:08    115s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:53:08    115s] [NR-eGR] -------------------------------
[03/23 21:53:08    115s] [NR-eGR]      Total        84091  24291 
[03/23 21:53:08    115s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:53:08    115s] [NR-eGR] Total half perimeter of net bounding box: 67776um
[03/23 21:53:08    115s] [NR-eGR] Total length: 84091um, number of vias: 24291
[03/23 21:53:08    115s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:53:08    115s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 21:53:08    115s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:53:08    115s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 3084.56 MB )
[03/23 21:53:08    115s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.22 sec, Curr Mem: 3020.56 MB )
[03/23 21:53:08    115s] (I)      ======================================= Runtime Summary =======================================
[03/23 21:53:08    115s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 21:53:08    115s] (I)      -----------------------------------------------------------------------------------------------
[03/23 21:53:08    115s] (I)       Early Global Route kernel                   100.00%  76.73 sec  76.96 sec  0.22 sec  0.30 sec 
[03/23 21:53:08    115s] (I)       +-Import and model                           16.12%  76.74 sec  76.78 sec  0.04 sec  0.04 sec 
[03/23 21:53:08    115s] (I)       | +-Create place DB                           5.11%  76.74 sec  76.75 sec  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | | +-Import place data                       5.03%  76.74 sec  76.75 sec  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | | | +-Read instances and placement          1.64%  76.74 sec  76.75 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Read nets                             3.24%  76.75 sec  76.75 sec  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | +-Create route DB                           8.01%  76.75 sec  76.77 sec  0.02 sec  0.02 sec 
[03/23 21:53:08    115s] (I)       | | +-Import route data (6T)                  7.77%  76.75 sec  76.77 sec  0.02 sec  0.02 sec 
[03/23 21:53:08    115s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.54%  76.76 sec  76.76 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Read routing blockages              0.00%  76.76 sec  76.76 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Read instance blockages             0.33%  76.76 sec  76.76 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Read PG blockages                   0.49%  76.76 sec  76.76 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Read clock blockages                0.03%  76.76 sec  76.76 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Read other blockages                0.04%  76.76 sec  76.76 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Read halo blockages                 0.03%  76.76 sec  76.76 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Read boundary cut boxes             0.00%  76.76 sec  76.76 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Read blackboxes                       0.04%  76.76 sec  76.76 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Read prerouted                        0.91%  76.76 sec  76.76 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Read unlegalized nets                 0.14%  76.77 sec  76.77 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Read nets                             0.54%  76.77 sec  76.77 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Set up via pillars                    0.04%  76.77 sec  76.77 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Initialize 3D grid graph              0.08%  76.77 sec  76.77 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Model blockage capacity               1.29%  76.77 sec  76.77 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Initialize 3D capacity              1.11%  76.77 sec  76.77 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | +-Read aux data                             0.00%  76.77 sec  76.77 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | +-Others data preparation                   0.10%  76.77 sec  76.77 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | +-Create route kernel                       2.31%  76.77 sec  76.78 sec  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       +-Global Routing                             21.43%  76.78 sec  76.83 sec  0.05 sec  0.08 sec 
[03/23 21:53:08    115s] (I)       | +-Initialization                            0.24%  76.78 sec  76.78 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | +-Net group 1                              19.17%  76.78 sec  76.82 sec  0.04 sec  0.08 sec 
[03/23 21:53:08    115s] (I)       | | +-Generate topology (6T)                  0.95%  76.78 sec  76.78 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | +-Phase 1a                                3.16%  76.78 sec  76.79 sec  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | | | +-Pattern routing (6T)                  2.07%  76.78 sec  76.79 sec  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.44%  76.79 sec  76.79 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Add via demand to 2D                  0.36%  76.79 sec  76.79 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | +-Phase 1b                                1.62%  76.79 sec  76.79 sec  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | | | +-Monotonic routing (6T)                1.41%  76.79 sec  76.79 sec  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | | +-Phase 1c                                1.73%  76.79 sec  76.80 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Two level Routing                     1.62%  76.79 sec  76.80 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Two Level Routing (Regular)         0.79%  76.79 sec  76.80 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Two Level Routing (Strong)          0.59%  76.80 sec  76.80 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | +-Phase 1d                                2.30%  76.80 sec  76.80 sec  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | | | +-Detoured routing (6T)                 2.14%  76.80 sec  76.80 sec  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | | +-Phase 1e                                0.80%  76.80 sec  76.81 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | +-Route legalization                    0.61%  76.80 sec  76.81 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | | | +-Legalize Blockage Violations        0.54%  76.80 sec  76.80 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | | +-Phase 1l                                7.29%  76.81 sec  76.82 sec  0.02 sec  0.04 sec 
[03/23 21:53:08    115s] (I)       | | | +-Layer assignment (6T)                 6.86%  76.81 sec  76.82 sec  0.02 sec  0.04 sec 
[03/23 21:53:08    115s] (I)       | +-Clean cong LA                             0.00%  76.82 sec  76.82 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       +-Export 3D cong map                          0.47%  76.83 sec  76.83 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | +-Export 2D cong map                        0.09%  76.83 sec  76.83 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       +-Extract Global 3D Wires                     0.20%  76.83 sec  76.83 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       +-Track Assignment (6T)                       4.15%  76.83 sec  76.84 sec  0.01 sec  0.04 sec 
[03/23 21:53:08    115s] (I)       | +-Initialization                            0.07%  76.83 sec  76.83 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | +-Track Assignment Kernel                   3.85%  76.83 sec  76.84 sec  0.01 sec  0.04 sec 
[03/23 21:53:08    115s] (I)       | +-Free Memory                               0.00%  76.84 sec  76.84 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       +-Export                                     44.47%  76.84 sec  76.94 sec  0.10 sec  0.11 sec 
[03/23 21:53:08    115s] (I)       | +-Export DB wires                           2.82%  76.84 sec  76.85 sec  0.01 sec  0.02 sec 
[03/23 21:53:08    115s] (I)       | | +-Export all nets (6T)                    1.66%  76.84 sec  76.85 sec  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | | +-Set wire vias (6T)                      0.81%  76.85 sec  76.85 sec  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)       | +-Report wirelength                         4.08%  76.85 sec  76.86 sec  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | +-Update net boxes                          1.35%  76.86 sec  76.86 sec  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)       | +-Update timing                            35.88%  76.86 sec  76.94 sec  0.08 sec  0.08 sec 
[03/23 21:53:08    115s] (I)       +-Postprocess design                          6.68%  76.94 sec  76.96 sec  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)      ======================= Summary by functions ========================
[03/23 21:53:08    115s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:53:08    115s] (I)      ---------------------------------------------------------------------
[03/23 21:53:08    115s] (I)        0  Early Global Route kernel           100.00%  0.22 sec  0.30 sec 
[03/23 21:53:08    115s] (I)        1  Export                               44.47%  0.10 sec  0.11 sec 
[03/23 21:53:08    115s] (I)        1  Global Routing                       21.43%  0.05 sec  0.08 sec 
[03/23 21:53:08    115s] (I)        1  Import and model                     16.12%  0.04 sec  0.04 sec 
[03/23 21:53:08    115s] (I)        1  Postprocess design                    6.68%  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        1  Track Assignment (6T)                 4.15%  0.01 sec  0.04 sec 
[03/23 21:53:08    115s] (I)        1  Export 3D cong map                    0.47%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        1  Extract Global 3D Wires               0.20%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        2  Update timing                        35.88%  0.08 sec  0.08 sec 
[03/23 21:53:08    115s] (I)        2  Net group 1                          19.17%  0.04 sec  0.08 sec 
[03/23 21:53:08    115s] (I)        2  Create route DB                       8.01%  0.02 sec  0.02 sec 
[03/23 21:53:08    115s] (I)        2  Create place DB                       5.11%  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        2  Report wirelength                     4.08%  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        2  Track Assignment Kernel               3.85%  0.01 sec  0.04 sec 
[03/23 21:53:08    115s] (I)        2  Export DB wires                       2.82%  0.01 sec  0.02 sec 
[03/23 21:53:08    115s] (I)        2  Create route kernel                   2.31%  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        2  Update net boxes                      1.35%  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        2  Initialization                        0.31%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        2  Export 2D cong map                    0.09%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        3  Import route data (6T)                7.77%  0.02 sec  0.02 sec 
[03/23 21:53:08    115s] (I)        3  Phase 1l                              7.29%  0.02 sec  0.04 sec 
[03/23 21:53:08    115s] (I)        3  Import place data                     5.03%  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        3  Phase 1a                              3.16%  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        3  Phase 1d                              2.30%  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        3  Phase 1c                              1.73%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        3  Export all nets (6T)                  1.66%  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        3  Phase 1b                              1.62%  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        3  Generate topology (6T)                0.95%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        3  Set wire vias (6T)                    0.81%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        3  Phase 1e                              0.80%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Layer assignment (6T)                 6.86%  0.02 sec  0.04 sec 
[03/23 21:53:08    115s] (I)        4  Read nets                             3.78%  0.01 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        4  Detoured routing (6T)                 2.14%  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        4  Pattern routing (6T)                  2.07%  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        4  Read instances and placement          1.64%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Two level Routing                     1.62%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Read blockages ( Layer 2-4 )          1.54%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Monotonic routing (6T)                1.41%  0.00 sec  0.01 sec 
[03/23 21:53:08    115s] (I)        4  Model blockage capacity               1.29%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Read prerouted                        0.91%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Route legalization                    0.61%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Pattern Routing Avoiding Blockages    0.44%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Add via demand to 2D                  0.36%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Read unlegalized nets                 0.14%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Initialize 3D grid graph              0.08%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Read blackboxes                       0.04%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        5  Initialize 3D capacity                1.11%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        5  Two Level Routing (Regular)           0.79%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        5  Two Level Routing (Strong)            0.59%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        5  Legalize Blockage Violations          0.54%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        5  Read PG blockages                     0.49%  0.00 sec  0.00 sec 
[03/23 21:53:08    115s] (I)        5  Read instance blockages               0.33%  0.00 sec  0.00 sec 
[03/23 21:53:08    116s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 21:53:08    116s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 21:53:08    116s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 21:53:08    116s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 21:53:08    116s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 21:53:08    116s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:08    116s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:08    116s] Extraction called for design 'PE_top' of instances=2622 and nets=2691 using extraction engine 'preRoute' .
[03/23 21:53:08    116s] PreRoute RC Extraction called for design PE_top.
[03/23 21:53:08    116s] RC Extraction called in multi-corner(1) mode.
[03/23 21:53:08    116s] RCMode: PreRoute
[03/23 21:53:08    116s]       RC Corner Indexes            0   
[03/23 21:53:08    116s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:53:08    116s] Resistance Scaling Factor    : 1.00000 
[03/23 21:53:08    116s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:53:08    116s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:53:08    116s] Shrink Factor                : 1.00000
[03/23 21:53:08    116s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:53:08    116s] Using Quantus QRC technology file ...
[03/23 21:53:08    116s] 
[03/23 21:53:08    116s] Trim Metal Layers:
[03/23 21:53:08    116s] LayerId::1 widthSet size::1
[03/23 21:53:08    116s] LayerId::2 widthSet size::1
[03/23 21:53:08    116s] LayerId::3 widthSet size::1
[03/23 21:53:08    116s] LayerId::4 widthSet size::1
[03/23 21:53:08    116s] LayerId::5 widthSet size::1
[03/23 21:53:08    116s] LayerId::6 widthSet size::1
[03/23 21:53:08    116s] LayerId::7 widthSet size::1
[03/23 21:53:08    116s] LayerId::8 widthSet size::1
[03/23 21:53:08    116s] Updating RC grid for preRoute extraction ...
[03/23 21:53:08    116s] eee: pegSigSF::1.070000
[03/23 21:53:08    116s] Initializing multi-corner resistance tables ...
[03/23 21:53:08    116s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:53:08    116s] eee: l::2 avDens::0.126491 usedTrk::1115.653057 availTrk::8820.000000 sigTrk::1115.653057
[03/23 21:53:08    116s] eee: l::3 avDens::0.118641 usedTrk::1153.191666 availTrk::9720.000000 sigTrk::1153.191666
[03/23 21:53:08    116s] eee: l::4 avDens::0.024640 usedTrk::239.505556 availTrk::9720.000000 sigTrk::239.505556
[03/23 21:53:08    116s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:08    116s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:08    116s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:08    116s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:08    116s] {RT rc-typ 0 4 4 0}
[03/23 21:53:08    116s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.070548 aWlH=0.000000 lMod=0 pMax=0.809600 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:53:08    116s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3020.559M)
[03/23 21:53:08    116s] Compute RC Scale Done ...
[03/23 21:53:08    116s] OPERPROF: Starting HotSpotCal at level 1, MEM:3039.6M, EPOCH TIME: 1679622788.268561
[03/23 21:53:08    116s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:08    116s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:53:08    116s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:08    116s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:53:08    116s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:08    116s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:08    116s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:53:08    116s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.007, MEM:3039.6M, EPOCH TIME: 1679622788.275375
[03/23 21:53:08    116s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[03/23 21:53:08    116s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 21:53:08    116s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:56.1/0:03:31.8 (0.5), mem = 3039.6M
[03/23 21:53:08    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.15
[03/23 21:53:08    116s] ### Creating RouteCongInterface, started
[03/23 21:53:08    116s] 
[03/23 21:53:08    116s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:53:08    116s] 
[03/23 21:53:08    116s] #optDebug: {0, 1.000}
[03/23 21:53:08    116s] ### Creating RouteCongInterface, finished
[03/23 21:53:08    116s] Updated routing constraints on 0 nets.
[03/23 21:53:08    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.15
[03/23 21:53:08    116s] Bottom Preferred Layer:
[03/23 21:53:08    116s] +-----------+------------+----------+
[03/23 21:53:08    116s] |   Layer   |    CLK     |   Rule   |
[03/23 21:53:08    116s] +-----------+------------+----------+
[03/23 21:53:08    116s] | M3 (z=3)  |         25 | default  |
[03/23 21:53:08    116s] +-----------+------------+----------+
[03/23 21:53:08    116s] Via Pillar Rule:
[03/23 21:53:08    116s]     None
[03/23 21:53:08    116s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.5), totSession cpu/real = 0:01:56.1/0:03:31.9 (0.5), mem = 3039.6M
[03/23 21:53:08    116s] 
[03/23 21:53:08    116s] =============================================================================================
[03/23 21:53:08    116s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.14-s109_1
[03/23 21:53:08    116s] =============================================================================================
[03/23 21:53:08    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:08    116s] ---------------------------------------------------------------------------------------------
[03/23 21:53:08    116s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  57.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 21:53:08    116s] [ MISC                   ]          0:00:00.0  (  42.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:08    116s] ---------------------------------------------------------------------------------------------
[03/23 21:53:08    116s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.5
[03/23 21:53:08    116s] ---------------------------------------------------------------------------------------------
[03/23 21:53:08    116s] 
[03/23 21:53:08    116s] End: GigaOpt Route Type Constraints Refinement
[03/23 21:53:08    116s] skip EGR on cluster skew clock nets.
[03/23 21:53:08    116s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:53:08    116s] #################################################################################
[03/23 21:53:08    116s] # Design Stage: PreRoute
[03/23 21:53:08    116s] # Design Name: PE_top
[03/23 21:53:08    116s] # Design Mode: 130nm
[03/23 21:53:08    116s] # Analysis Mode: MMMC OCV 
[03/23 21:53:08    116s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:53:08    116s] # Signoff Settings: SI Off 
[03/23 21:53:08    116s] #################################################################################
[03/23 21:53:08    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 3031.5M, InitMEM = 3030.5M)
[03/23 21:53:08    116s] Calculate early delays in OCV mode...
[03/23 21:53:08    116s] Calculate late delays in OCV mode...
[03/23 21:53:08    116s] Start delay calculation (fullDC) (6 T). (MEM=3032.54)
[03/23 21:53:08    116s] End AAE Lib Interpolated Model. (MEM=3052.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:08    116s] Total number of fetched objects 2689
[03/23 21:53:08    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:08    117s] End delay calculation. (MEM=3293.89 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 21:53:08    117s] End delay calculation (fullDC). (MEM=3293.89 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 21:53:08    117s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3293.9M) ***
[03/23 21:53:08    117s] Begin: GigaOpt postEco DRV Optimization
[03/23 21:53:08    117s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[03/23 21:53:08    117s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:57.2/0:03:32.4 (0.6), mem = 3301.9M
[03/23 21:53:08    117s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:08    117s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:08    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.16
[03/23 21:53:08    117s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:08    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:57 mem=3301.9M
[03/23 21:53:08    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:3301.9M, EPOCH TIME: 1679622788.819820
[03/23 21:53:08    117s] Processing tracks to init pin-track alignment.
[03/23 21:53:08    117s] z: 2, totalTracks: 1
[03/23 21:53:08    117s] z: 4, totalTracks: 1
[03/23 21:53:08    117s] z: 6, totalTracks: 1
[03/23 21:53:08    117s] z: 8, totalTracks: 1
[03/23 21:53:08    117s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:08    117s] All LLGs are deleted
[03/23 21:53:08    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:08    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:08    117s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3301.9M, EPOCH TIME: 1679622788.822686
[03/23 21:53:08    117s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3301.9M, EPOCH TIME: 1679622788.822958
[03/23 21:53:08    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3301.9M, EPOCH TIME: 1679622788.823567
[03/23 21:53:08    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:08    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:08    117s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3397.9M, EPOCH TIME: 1679622788.826067
[03/23 21:53:08    117s] Max number of tech site patterns supported in site array is 256.
[03/23 21:53:08    117s] Core basic site is IBM13SITE
[03/23 21:53:08    117s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3397.9M, EPOCH TIME: 1679622788.834313
[03/23 21:53:08    117s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:53:08    117s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:53:08    117s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.005, MEM:3429.9M, EPOCH TIME: 1679622788.839188
[03/23 21:53:08    117s] Fast DP-INIT is on for default
[03/23 21:53:08    117s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:53:08    117s] Atter site array init, number of instance map data is 0.
[03/23 21:53:08    117s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.016, MEM:3429.9M, EPOCH TIME: 1679622788.842062
[03/23 21:53:08    117s] 
[03/23 21:53:08    117s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:08    117s] 
[03/23 21:53:08    117s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:08    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.020, MEM:3333.9M, EPOCH TIME: 1679622788.843916
[03/23 21:53:08    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3333.9M, EPOCH TIME: 1679622788.844009
[03/23 21:53:08    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3333.9M, EPOCH TIME: 1679622788.846049
[03/23 21:53:08    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3333.9MB).
[03/23 21:53:08    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.027, MEM:3333.9M, EPOCH TIME: 1679622788.847061
[03/23 21:53:08    117s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:53:08    117s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=3333.9M
[03/23 21:53:08    117s] ### Creating RouteCongInterface, started
[03/23 21:53:08    117s] 
[03/23 21:53:08    117s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 21:53:08    117s] 
[03/23 21:53:08    117s] #optDebug: {0, 1.000}
[03/23 21:53:08    117s] ### Creating RouteCongInterface, finished
[03/23 21:53:08    117s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=3333.9M
[03/23 21:53:08    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=3333.9M
[03/23 21:53:09    117s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 21:53:09    117s] [GPS-DRV] maxDensity (design): 0.95
[03/23 21:53:09    117s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 21:53:09    117s] [GPS-DRV] All active and enabled setup views
[03/23 21:53:09    117s] [GPS-DRV]     setupAnalysis
[03/23 21:53:09    117s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:53:09    117s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:53:09    117s] [GPS-DRV] maxFanoutLoad on
[03/23 21:53:09    117s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 21:53:09    117s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 21:53:09    117s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 21:53:09    117s] [GPS-DRV] timing-driven DRV settings
[03/23 21:53:09    117s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 21:53:09    117s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3492.2M, EPOCH TIME: 1679622789.147948
[03/23 21:53:09    117s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3492.2M, EPOCH TIME: 1679622789.148058
[03/23 21:53:09    117s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:09    117s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:09    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:53:09    117s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 21:53:09    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:53:09    117s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 21:53:09    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:53:09    117s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:53:09    117s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:53:09    117s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:53:09    117s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0| 31.54%|          |         |
[03/23 21:53:09    117s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:53:09    117s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:53:09    117s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:53:09    117s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0| 31.54%| 0:00:00.0|  3492.2M|
[03/23 21:53:09    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:53:09    117s] 
[03/23 21:53:09    117s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3492.2M) ***
[03/23 21:53:09    117s] 
[03/23 21:53:09    117s] Total-nets :: 2689, Stn-nets :: 2, ratio :: 0.0743771 %, Total-len 84091.5, Stn-len 362.4
[03/23 21:53:09    117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3332.4M, EPOCH TIME: 1679622789.203211
[03/23 21:53:09    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:09    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:09    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:09    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:09    117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3078.1M, EPOCH TIME: 1679622789.210448
[03/23 21:53:09    117s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:53:09    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.16
[03/23 21:53:09    117s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.4), totSession cpu/real = 0:01:57.8/0:03:32.8 (0.6), mem = 3078.1M
[03/23 21:53:09    117s] 
[03/23 21:53:09    117s] =============================================================================================
[03/23 21:53:09    117s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.14-s109_1
[03/23 21:53:09    117s] =============================================================================================
[03/23 21:53:09    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:09    117s] ---------------------------------------------------------------------------------------------
[03/23 21:53:09    117s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.1    2.3
[03/23 21:53:09    117s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:09    117s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   9.4 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:53:09    117s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:09    117s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:53:09    117s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:09    117s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    3.5
[03/23 21:53:09    117s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    4.0
[03/23 21:53:09    117s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:09    117s] [ MISC                   ]          0:00:00.3  (  74.4 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 21:53:09    117s] ---------------------------------------------------------------------------------------------
[03/23 21:53:09    117s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.4
[03/23 21:53:09    117s] ---------------------------------------------------------------------------------------------
[03/23 21:53:09    117s] 
[03/23 21:53:09    117s] End: GigaOpt postEco DRV Optimization
[03/23 21:53:09    117s] **INFO: Flow update: Design timing is met.
[03/23 21:53:09    117s] Running refinePlace -preserveRouting true -hardFence false
[03/23 21:53:09    117s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3078.1M, EPOCH TIME: 1679622789.213886
[03/23 21:53:09    117s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3078.1M, EPOCH TIME: 1679622789.213976
[03/23 21:53:09    117s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3078.1M, EPOCH TIME: 1679622789.214100
[03/23 21:53:09    117s] Processing tracks to init pin-track alignment.
[03/23 21:53:09    117s] z: 2, totalTracks: 1
[03/23 21:53:09    117s] z: 4, totalTracks: 1
[03/23 21:53:09    117s] z: 6, totalTracks: 1
[03/23 21:53:09    117s] z: 8, totalTracks: 1
[03/23 21:53:09    117s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:09    117s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3078.1M, EPOCH TIME: 1679622789.218842
[03/23 21:53:09    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:09    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:09    117s] 
[03/23 21:53:09    117s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:09    117s] 
[03/23 21:53:09    117s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:09    117s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.028, REAL:0.027, MEM:3078.9M, EPOCH TIME: 1679622789.245933
[03/23 21:53:09    117s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3078.9M, EPOCH TIME: 1679622789.246077
[03/23 21:53:09    117s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:3078.9M, EPOCH TIME: 1679622789.249254
[03/23 21:53:09    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3078.9MB).
[03/23 21:53:09    117s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.037, REAL:0.036, MEM:3078.9M, EPOCH TIME: 1679622789.250274
[03/23 21:53:09    117s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.038, REAL:0.036, MEM:3078.9M, EPOCH TIME: 1679622789.250369
[03/23 21:53:09    117s] TDRefine: refinePlace mode is spiral
[03/23 21:53:09    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.13
[03/23 21:53:09    117s] OPERPROF:   Starting RefinePlace at level 2, MEM:3078.9M, EPOCH TIME: 1679622789.250505
[03/23 21:53:09    117s] *** Starting refinePlace (0:01:58 mem=3078.9M) ***
[03/23 21:53:09    117s] Total net bbox length = 6.778e+04 (3.084e+04 3.694e+04) (ext = 2.930e+03)
[03/23 21:53:09    117s] 
[03/23 21:53:09    117s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:09    117s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:09    117s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:09    117s] 
[03/23 21:53:09    117s] Starting Small incrNP...
[03/23 21:53:09    117s] User Input Parameters:
[03/23 21:53:09    117s] - Congestion Driven    : Off
[03/23 21:53:09    117s] - Timing Driven        : Off
[03/23 21:53:09    117s] - Area-Violation Based : Off
[03/23 21:53:09    117s] - Start Rollback Level : -5
[03/23 21:53:09    117s] - Legalized            : On
[03/23 21:53:09    117s] - Window Based         : Off
[03/23 21:53:09    117s] - eDen incr mode       : Off
[03/23 21:53:09    117s] - Small incr mode      : On
[03/23 21:53:09    117s] 
[03/23 21:53:09    117s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3078.9M, EPOCH TIME: 1679622789.256314
[03/23 21:53:09    117s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3078.9M, EPOCH TIME: 1679622789.256858
[03/23 21:53:09    117s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.005, REAL:0.003, MEM:3078.9M, EPOCH TIME: 1679622789.260115
[03/23 21:53:09    117s] default core: bins with density > 0.750 =  0.00 % ( 0 / 88 )
[03/23 21:53:09    117s] Density distribution unevenness ratio = 18.884%
[03/23 21:53:09    117s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.006, REAL:0.004, MEM:3078.9M, EPOCH TIME: 1679622789.260295
[03/23 21:53:09    117s] cost 0.533860, thresh 1.000000
[03/23 21:53:09    117s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3078.9M)
[03/23 21:53:09    117s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:09    117s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3078.9M, EPOCH TIME: 1679622789.260670
[03/23 21:53:09    117s] Starting refinePlace ...
[03/23 21:53:09    117s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:09    117s] One DDP V2 for no tweak run.
[03/23 21:53:09    117s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:09    117s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3142.9M, EPOCH TIME: 1679622789.269064
[03/23 21:53:09    117s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:53:09    117s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3142.9M, EPOCH TIME: 1679622789.269198
[03/23 21:53:09    117s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3142.9M, EPOCH TIME: 1679622789.269304
[03/23 21:53:09    117s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3142.9M, EPOCH TIME: 1679622789.269387
[03/23 21:53:09    117s] DDP markSite nrRow 107 nrJob 107
[03/23 21:53:09    117s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:3142.9M, EPOCH TIME: 1679622789.269606
[03/23 21:53:09    117s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3142.9M, EPOCH TIME: 1679622789.269698
[03/23 21:53:09    117s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 21:53:09    117s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3078.9MB) @(0:01:58 - 0:01:58).
[03/23 21:53:09    117s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:53:09    117s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 21:53:09    117s] 
[03/23 21:53:09    117s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:53:09    117s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:53:09    117s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:09    117s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:09    117s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3078.9MB) @(0:01:58 - 0:01:58).
[03/23 21:53:09    117s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:53:09    118s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:53:09    118s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3078.9MB
[03/23 21:53:09    118s] Statistics of distance of Instance movement in refine placement:
[03/23 21:53:09    118s]   maximum (X+Y) =         0.00 um
[03/23 21:53:09    118s]   mean    (X+Y) =         0.00 um
[03/23 21:53:09    118s] Summary Report:
[03/23 21:53:09    118s] Instances move: 0 (out of 2598 movable)
[03/23 21:53:09    118s] Instances flipped: 0
[03/23 21:53:09    118s] Mean displacement: 0.00 um
[03/23 21:53:09    118s] Max displacement: 0.00 um 
[03/23 21:53:09    118s] Total instances moved : 0
[03/23 21:53:09    118s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.168, REAL:0.101, MEM:3078.9M, EPOCH TIME: 1679622789.361949
[03/23 21:53:09    118s] Total net bbox length = 6.778e+04 (3.084e+04 3.694e+04) (ext = 2.930e+03)
[03/23 21:53:09    118s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3078.9MB
[03/23 21:53:09    118s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3078.9MB) @(0:01:58 - 0:01:58).
[03/23 21:53:09    118s] *** Finished refinePlace (0:01:58 mem=3078.9M) ***
[03/23 21:53:09    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.13
[03/23 21:53:09    118s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.181, REAL:0.113, MEM:3078.9M, EPOCH TIME: 1679622789.363367
[03/23 21:53:09    118s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3078.9M, EPOCH TIME: 1679622789.363449
[03/23 21:53:09    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:09    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:09    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:09    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:09    118s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.007, MEM:3078.9M, EPOCH TIME: 1679622789.370370
[03/23 21:53:09    118s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.229, REAL:0.157, MEM:3078.9M, EPOCH TIME: 1679622789.370523
[03/23 21:53:09    118s] **INFO: Flow update: Design timing is met.
[03/23 21:53:09    118s] **INFO: Flow update: Design timing is met.
[03/23 21:53:09    118s] **INFO: Flow update: Design timing is met.
[03/23 21:53:09    118s] *** Steiner Routed Nets: 0.074%; Threshold: 100; Threshold for Hold: 100
[03/23 21:53:09    118s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=3078.9M
[03/23 21:53:09    118s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=3078.9M
[03/23 21:53:09    118s] Re-routed 0 nets
[03/23 21:53:09    118s] **INFO: Flow update: Design timing is met.
[03/23 21:53:09    118s] #optDebug: fT-D <X 1 0 0 0>
[03/23 21:53:09    118s] Register exp ratio and priority group on 0 nets on 2689 nets : 
[03/23 21:53:09    118s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:09    118s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:09    118s] 
[03/23 21:53:09    118s] Active setup views:
[03/23 21:53:09    118s]  setupAnalysis
[03/23 21:53:09    118s]   Dominating endpoints: 0
[03/23 21:53:09    118s]   Dominating TNS: -0.000
[03/23 21:53:09    118s] 
[03/23 21:53:09    118s] Extraction called for design 'PE_top' of instances=2622 and nets=2691 using extraction engine 'preRoute' .
[03/23 21:53:09    118s] PreRoute RC Extraction called for design PE_top.
[03/23 21:53:09    118s] RC Extraction called in multi-corner(1) mode.
[03/23 21:53:09    118s] RCMode: PreRoute
[03/23 21:53:09    118s]       RC Corner Indexes            0   
[03/23 21:53:09    118s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:53:09    118s] Resistance Scaling Factor    : 1.00000 
[03/23 21:53:09    118s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:53:09    118s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:53:09    118s] Shrink Factor                : 1.00000
[03/23 21:53:09    118s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:53:09    118s] Using Quantus QRC technology file ...
[03/23 21:53:09    118s] RC Grid backup saved.
[03/23 21:53:09    118s] 
[03/23 21:53:09    118s] Trim Metal Layers:
[03/23 21:53:09    118s] LayerId::1 widthSet size::1
[03/23 21:53:09    118s] LayerId::2 widthSet size::1
[03/23 21:53:09    118s] LayerId::3 widthSet size::1
[03/23 21:53:09    118s] LayerId::4 widthSet size::1
[03/23 21:53:09    118s] LayerId::5 widthSet size::1
[03/23 21:53:09    118s] LayerId::6 widthSet size::1
[03/23 21:53:09    118s] LayerId::7 widthSet size::1
[03/23 21:53:09    118s] LayerId::8 widthSet size::1
[03/23 21:53:09    118s] Skipped RC grid update for preRoute extraction.
[03/23 21:53:09    118s] eee: pegSigSF::1.070000
[03/23 21:53:09    118s] Initializing multi-corner resistance tables ...
[03/23 21:53:09    118s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:53:09    118s] eee: l::2 avDens::0.126491 usedTrk::1115.653057 availTrk::8820.000000 sigTrk::1115.653057
[03/23 21:53:09    118s] eee: l::3 avDens::0.118641 usedTrk::1153.191666 availTrk::9720.000000 sigTrk::1153.191666
[03/23 21:53:09    118s] eee: l::4 avDens::0.024640 usedTrk::239.505556 availTrk::9720.000000 sigTrk::239.505556
[03/23 21:53:09    118s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:09    118s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:09    118s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:09    118s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:09    118s] {RT rc-typ 0 4 4 0}
[03/23 21:53:09    118s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809600 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:53:09    118s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2993.707M)
[03/23 21:53:09    118s] Starting delay calculation for Setup views
[03/23 21:53:09    118s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:53:09    118s] #################################################################################
[03/23 21:53:09    118s] # Design Stage: PreRoute
[03/23 21:53:09    118s] # Design Name: PE_top
[03/23 21:53:09    118s] # Design Mode: 130nm
[03/23 21:53:09    118s] # Analysis Mode: MMMC OCV 
[03/23 21:53:09    118s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:53:09    118s] # Signoff Settings: SI Off 
[03/23 21:53:09    118s] #################################################################################
[03/23 21:53:09    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 3045.9M, InitMEM = 3044.9M)
[03/23 21:53:09    118s] Calculate early delays in OCV mode...
[03/23 21:53:09    118s] Calculate late delays in OCV mode...
[03/23 21:53:09    118s] Start delay calculation (fullDC) (6 T). (MEM=3046.93)
[03/23 21:53:09    118s] End AAE Lib Interpolated Model. (MEM=3066.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:09    118s] Total number of fetched objects 2689
[03/23 21:53:09    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:09    119s] End delay calculation. (MEM=3307.29 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 21:53:09    119s] End delay calculation (fullDC). (MEM=3307.29 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 21:53:09    119s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3307.3M) ***
[03/23 21:53:09    119s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:01:59 mem=3315.3M)
[03/23 21:53:10    119s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:10    119s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:10    119s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3307.29 MB )
[03/23 21:53:10    119s] (I)      ================== Layers ==================
[03/23 21:53:10    119s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:10    119s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:53:10    119s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:10    119s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:53:10    119s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:53:10    119s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:53:10    119s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:53:10    119s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:53:10    119s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:53:10    119s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:53:10    119s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:53:10    119s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:53:10    119s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:53:10    119s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:53:10    119s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:53:10    119s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:53:10    119s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:53:10    119s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:53:10    119s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:53:10    119s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:10    119s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:53:10    119s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:10    119s] (I)      Started Import and model ( Curr Mem: 3307.29 MB )
[03/23 21:53:10    119s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:10    119s] (I)      == Non-default Options ==
[03/23 21:53:10    119s] (I)      Build term to term wires                           : false
[03/23 21:53:10    119s] (I)      Maximum routing layer                              : 4
[03/23 21:53:10    119s] (I)      Number of threads                                  : 6
[03/23 21:53:10    119s] (I)      Method to set GCell size                           : row
[03/23 21:53:10    119s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:53:10    119s] (I)      Use row-based GCell size
[03/23 21:53:10    119s] (I)      Use row-based GCell align
[03/23 21:53:10    119s] (I)      layer 0 area = 89000
[03/23 21:53:10    119s] (I)      layer 1 area = 120000
[03/23 21:53:10    119s] (I)      layer 2 area = 120000
[03/23 21:53:10    119s] (I)      layer 3 area = 120000
[03/23 21:53:10    119s] (I)      GCell unit size   : 3600
[03/23 21:53:10    119s] (I)      GCell multiplier  : 1
[03/23 21:53:10    119s] (I)      GCell row height  : 3600
[03/23 21:53:10    119s] (I)      Actual row height : 3600
[03/23 21:53:10    119s] (I)      GCell align ref   : 7000 7000
[03/23 21:53:10    119s] [NR-eGR] Track table information for default rule: 
[03/23 21:53:10    119s] [NR-eGR] M1 has single uniform track structure
[03/23 21:53:10    119s] [NR-eGR] M2 has single uniform track structure
[03/23 21:53:10    119s] [NR-eGR] M3 has single uniform track structure
[03/23 21:53:10    119s] [NR-eGR] M4 has single uniform track structure
[03/23 21:53:10    119s] [NR-eGR] M5 has single uniform track structure
[03/23 21:53:10    119s] [NR-eGR] M6 has single uniform track structure
[03/23 21:53:10    119s] [NR-eGR] MQ has single uniform track structure
[03/23 21:53:10    119s] [NR-eGR] LM has single uniform track structure
[03/23 21:53:10    119s] (I)      ============== Default via ===============
[03/23 21:53:10    119s] (I)      +---+------------------+-----------------+
[03/23 21:53:10    119s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:53:10    119s] (I)      +---+------------------+-----------------+
[03/23 21:53:10    119s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:53:10    119s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 21:53:10    119s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:53:10    119s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:53:10    119s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 21:53:10    119s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:53:10    119s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:53:10    119s] (I)      +---+------------------+-----------------+
[03/23 21:53:10    119s] [NR-eGR] Read 5606 PG shapes
[03/23 21:53:10    119s] [NR-eGR] Read 0 clock shapes
[03/23 21:53:10    119s] [NR-eGR] Read 0 other shapes
[03/23 21:53:10    119s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:53:10    119s] [NR-eGR] #Instance Blockages : 0
[03/23 21:53:10    119s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:53:10    119s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:53:10    119s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:53:10    119s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:53:10    119s] [NR-eGR] #Other Blockages    : 0
[03/23 21:53:10    119s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:53:10    119s] [NR-eGR] Num Prerouted Nets = 25  Num Prerouted Wires = 2574
[03/23 21:53:10    119s] [NR-eGR] Read 2689 nets ( ignored 25 )
[03/23 21:53:10    119s] (I)      early_global_route_priority property id does not exist.
[03/23 21:53:10    119s] (I)      Read Num Blocks=5606  Num Prerouted Wires=2574  Num CS=0
[03/23 21:53:10    119s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 1270
[03/23 21:53:10    119s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 1097
[03/23 21:53:10    119s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 207
[03/23 21:53:10    119s] (I)      Number of ignored nets                =     25
[03/23 21:53:10    119s] (I)      Number of connected nets              =      0
[03/23 21:53:10    119s] (I)      Number of fixed nets                  =     25.  Ignored: Yes
[03/23 21:53:10    119s] (I)      Number of clock nets                  =     25.  Ignored: No
[03/23 21:53:10    119s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:53:10    119s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:53:10    119s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:53:10    119s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:53:10    119s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:53:10    119s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:53:10    119s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:53:10    119s] (I)      Ndr track 0 does not exist
[03/23 21:53:10    119s] (I)      Ndr track 0 does not exist
[03/23 21:53:10    119s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:53:10    119s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:53:10    119s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:53:10    119s] (I)      Site width          :   400  (dbu)
[03/23 21:53:10    119s] (I)      Row height          :  3600  (dbu)
[03/23 21:53:10    119s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:53:10    119s] (I)      GCell width         :  3600  (dbu)
[03/23 21:53:10    119s] (I)      GCell height        :  3600  (dbu)
[03/23 21:53:10    119s] (I)      Grid                :    83   111     4
[03/23 21:53:10    119s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:53:10    119s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:53:10    119s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:53:10    119s] (I)      Default wire width  :   160   200   200   200
[03/23 21:53:10    119s] (I)      Default wire space  :   160   200   200   200
[03/23 21:53:10    119s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:53:10    119s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:53:10    119s] (I)      First track coord   :   400   400   400   400
[03/23 21:53:10    119s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:53:10    119s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:53:10    119s] (I)      Num of masks        :     1     1     1     1
[03/23 21:53:10    119s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:53:10    119s] (I)      --------------------------------------------------------
[03/23 21:53:10    119s] 
[03/23 21:53:10    119s] [NR-eGR] ============ Routing rule table ============
[03/23 21:53:10    119s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 21:53:10    119s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 21:53:10    119s] (I)                    Layer    2    3    4 
[03/23 21:53:10    119s] (I)                    Pitch  800  800  800 
[03/23 21:53:10    119s] (I)             #Used tracks    2    2    2 
[03/23 21:53:10    119s] (I)       #Fully used tracks    1    1    1 
[03/23 21:53:10    119s] [NR-eGR] Rule id: 1  Nets: 2664
[03/23 21:53:10    119s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:53:10    119s] (I)                    Layer    2    3    4 
[03/23 21:53:10    119s] (I)                    Pitch  400  400  400 
[03/23 21:53:10    119s] (I)             #Used tracks    1    1    1 
[03/23 21:53:10    119s] (I)       #Fully used tracks    1    1    1 
[03/23 21:53:10    119s] [NR-eGR] ========================================
[03/23 21:53:10    119s] [NR-eGR] 
[03/23 21:53:10    119s] (I)      =============== Blocked Tracks ===============
[03/23 21:53:10    119s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:10    119s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:53:10    119s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:10    119s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:53:10    119s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:53:10    119s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:53:10    119s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:53:10    119s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:10    119s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3307.29 MB )
[03/23 21:53:10    119s] (I)      Reset routing kernel
[03/23 21:53:10    119s] (I)      Started Global Routing ( Curr Mem: 3307.29 MB )
[03/23 21:53:10    119s] (I)      totalPins=8753  totalGlobalPin=8642 (98.73%)
[03/23 21:53:10    119s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:53:10    119s] [NR-eGR] Layer group 1: route 2664 net(s) in layer range [2, 4]
[03/23 21:53:10    119s] (I)      
[03/23 21:53:10    119s] (I)      ============  Phase 1a Route ============
[03/23 21:53:10    119s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 89
[03/23 21:53:10    119s] (I)      Usage: 19708 = (9007 H, 10701 V) = (15.78% H, 8.11% V) = (3.243e+04um H, 3.852e+04um V)
[03/23 21:53:10    119s] (I)      
[03/23 21:53:10    119s] (I)      ============  Phase 1b Route ============
[03/23 21:53:10    119s] (I)      Usage: 19721 = (9013 H, 10708 V) = (15.79% H, 8.11% V) = (3.245e+04um H, 3.855e+04um V)
[03/23 21:53:10    119s] (I)      Overflow of layer group 1: 5.40% H + 0.16% V. EstWL: 7.099560e+04um
[03/23 21:53:10    119s] (I)      Congestion metric : 5.40%H 0.16%V, 5.56%HV
[03/23 21:53:10    119s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:53:10    119s] (I)      
[03/23 21:53:10    119s] (I)      ============  Phase 1c Route ============
[03/23 21:53:10    119s] (I)      Level2 Grid: 17 x 23
[03/23 21:53:10    119s] (I)      Usage: 19727 = (9013 H, 10714 V) = (15.79% H, 8.12% V) = (3.245e+04um H, 3.857e+04um V)
[03/23 21:53:10    119s] (I)      
[03/23 21:53:10    119s] (I)      ============  Phase 1d Route ============
[03/23 21:53:10    119s] (I)      Usage: 19727 = (9013 H, 10714 V) = (15.79% H, 8.12% V) = (3.245e+04um H, 3.857e+04um V)
[03/23 21:53:10    119s] (I)      
[03/23 21:53:10    119s] (I)      ============  Phase 1e Route ============
[03/23 21:53:10    119s] (I)      Usage: 19826 = (9004 H, 10822 V) = (15.77% H, 8.20% V) = (3.241e+04um H, 3.896e+04um V)
[03/23 21:53:10    119s] [NR-eGR] Early Global Route overflow of layer group 1: 5.37% H + 0.16% V. EstWL: 7.137360e+04um
[03/23 21:53:10    119s] (I)      
[03/23 21:53:10    119s] (I)      ============  Phase 1l Route ============
[03/23 21:53:10    119s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:53:10    119s] (I)      Layer  2:      74906     15656        10         639       81531    ( 0.78%) 
[03/23 21:53:10    119s] (I)      Layer  3:      58955     11264       191         684       81234    ( 0.83%) 
[03/23 21:53:10    119s] (I)      Layer  4:      60178      2847         7         720       81450    ( 0.88%) 
[03/23 21:53:10    119s] (I)      Total:        194039     29767       208        2043      244215    ( 0.83%) 
[03/23 21:53:10    119s] (I)      
[03/23 21:53:10    119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:53:10    119s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 21:53:10    119s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 21:53:10    119s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 21:53:10    119s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:53:10    119s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:53:10    119s] [NR-eGR]      M2 ( 2)        10( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[03/23 21:53:10    119s] [NR-eGR]      M3 ( 3)       138( 1.53%)         6( 0.07%)         1( 0.01%)   ( 1.61%) 
[03/23 21:53:10    119s] [NR-eGR]      M4 ( 4)         5( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[03/23 21:53:10    119s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:53:10    119s] [NR-eGR]        Total       153( 0.56%)         6( 0.02%)         1( 0.00%)   ( 0.59%) 
[03/23 21:53:10    119s] [NR-eGR] 
[03/23 21:53:10    119s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 3339.29 MB )
[03/23 21:53:10    119s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:53:10    119s] [NR-eGR] Overflow after Early Global Route 1.59% H + 0.04% V
[03/23 21:53:10    119s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.09 sec, Curr Mem: 3339.29 MB )
[03/23 21:53:10    119s] (I)      ======================================= Runtime Summary =======================================
[03/23 21:53:10    119s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 21:53:10    119s] (I)      -----------------------------------------------------------------------------------------------
[03/23 21:53:10    119s] (I)       Early Global Route kernel                   100.00%  78.85 sec  78.94 sec  0.09 sec  0.13 sec 
[03/23 21:53:10    119s] (I)       +-Import and model                           42.44%  78.85 sec  78.89 sec  0.04 sec  0.04 sec 
[03/23 21:53:10    119s] (I)       | +-Create place DB                          12.49%  78.86 sec  78.87 sec  0.01 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       | | +-Import place data                      12.29%  78.86 sec  78.87 sec  0.01 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       | | | +-Read instances and placement          3.95%  78.86 sec  78.86 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Read nets                             7.95%  78.86 sec  78.87 sec  0.01 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       | +-Create route DB                          21.01%  78.87 sec  78.89 sec  0.02 sec  0.02 sec 
[03/23 21:53:10    119s] (I)       | | +-Import route data (6T)                 20.33%  78.87 sec  78.89 sec  0.02 sec  0.02 sec 
[03/23 21:53:10    119s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.59%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Read routing blockages              0.01%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Read instance blockages             0.82%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Read PG blockages                   0.91%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Read clock blockages                0.09%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Read other blockages                0.09%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Read halo blockages                 0.05%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Read boundary cut boxes             0.00%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Read blackboxes                       0.04%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Read prerouted                        3.10%  78.87 sec  78.88 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Read unlegalized nets                 0.41%  78.88 sec  78.88 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Read nets                             1.43%  78.88 sec  78.88 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Set up via pillars                    0.04%  78.88 sec  78.88 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Initialize 3D grid graph              0.03%  78.88 sec  78.88 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Model blockage capacity               4.47%  78.88 sec  78.88 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Initialize 3D capacity              4.03%  78.88 sec  78.88 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | +-Read aux data                             0.00%  78.89 sec  78.89 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | +-Others data preparation                   0.31%  78.89 sec  78.89 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | +-Create route kernel                       7.25%  78.89 sec  78.89 sec  0.01 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       +-Global Routing                             44.44%  78.89 sec  78.93 sec  0.04 sec  0.08 sec 
[03/23 21:53:10    119s] (I)       | +-Initialization                            0.90%  78.89 sec  78.90 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | +-Net group 1                              38.85%  78.90 sec  78.93 sec  0.04 sec  0.07 sec 
[03/23 21:53:10    119s] (I)       | | +-Generate topology (6T)                  3.82%  78.90 sec  78.90 sec  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       | | +-Phase 1a                                6.23%  78.90 sec  78.91 sec  0.01 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       | | | +-Pattern routing (6T)                  4.47%  78.90 sec  78.91 sec  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.62%  78.91 sec  78.91 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Add via demand to 2D                  0.57%  78.91 sec  78.91 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | +-Phase 1b                                2.78%  78.91 sec  78.91 sec  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       | | | +-Monotonic routing (6T)                2.40%  78.91 sec  78.91 sec  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       | | +-Phase 1c                                3.41%  78.91 sec  78.91 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Two level Routing                     3.24%  78.91 sec  78.91 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Two Level Routing (Regular)         1.63%  78.91 sec  78.91 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Two Level Routing (Strong)          1.19%  78.91 sec  78.91 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | +-Phase 1d                                4.80%  78.91 sec  78.92 sec  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       | | | +-Detoured routing (6T)                 4.55%  78.91 sec  78.92 sec  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)       | | +-Phase 1e                                1.47%  78.92 sec  78.92 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | +-Route legalization                    1.19%  78.92 sec  78.92 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | | | +-Legalize Blockage Violations        1.03%  78.92 sec  78.92 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | | +-Phase 1l                               12.96%  78.92 sec  78.93 sec  0.01 sec  0.03 sec 
[03/23 21:53:10    119s] (I)       | | | +-Layer assignment (6T)                12.23%  78.92 sec  78.93 sec  0.01 sec  0.03 sec 
[03/23 21:53:10    119s] (I)       | +-Clean cong LA                             0.00%  78.93 sec  78.93 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       +-Export 3D cong map                          1.73%  78.93 sec  78.94 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)       | +-Export 2D cong map                        0.48%  78.94 sec  78.94 sec  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)      ======================= Summary by functions ========================
[03/23 21:53:10    119s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:53:10    119s] (I)      ---------------------------------------------------------------------
[03/23 21:53:10    119s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.13 sec 
[03/23 21:53:10    119s] (I)        1  Global Routing                       44.44%  0.04 sec  0.08 sec 
[03/23 21:53:10    119s] (I)        1  Import and model                     42.44%  0.04 sec  0.04 sec 
[03/23 21:53:10    119s] (I)        1  Export 3D cong map                    1.73%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        2  Net group 1                          38.85%  0.04 sec  0.07 sec 
[03/23 21:53:10    119s] (I)        2  Create route DB                      21.01%  0.02 sec  0.02 sec 
[03/23 21:53:10    119s] (I)        2  Create place DB                      12.49%  0.01 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        2  Create route kernel                   7.25%  0.01 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        2  Initialization                        0.90%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        2  Export 2D cong map                    0.48%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        2  Others data preparation               0.31%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        3  Import route data (6T)               20.33%  0.02 sec  0.02 sec 
[03/23 21:53:10    119s] (I)        3  Phase 1l                             12.96%  0.01 sec  0.03 sec 
[03/23 21:53:10    119s] (I)        3  Import place data                    12.29%  0.01 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        3  Phase 1a                              6.23%  0.01 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        3  Phase 1d                              4.80%  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        3  Generate topology (6T)                3.82%  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        3  Phase 1c                              3.41%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        3  Phase 1b                              2.78%  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        3  Phase 1e                              1.47%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Layer assignment (6T)                12.23%  0.01 sec  0.03 sec 
[03/23 21:53:10    119s] (I)        4  Read nets                             9.38%  0.01 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        4  Detoured routing (6T)                 4.55%  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        4  Pattern routing (6T)                  4.47%  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        4  Model blockage capacity               4.47%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Read instances and placement          3.95%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Read blockages ( Layer 2-4 )          3.59%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Two level Routing                     3.24%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Read prerouted                        3.10%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Monotonic routing (6T)                2.40%  0.00 sec  0.01 sec 
[03/23 21:53:10    119s] (I)        4  Route legalization                    1.19%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Pattern Routing Avoiding Blockages    0.62%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Add via demand to 2D                  0.57%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Read unlegalized nets                 0.41%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Read blackboxes                       0.04%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Initialize 3D capacity                4.03%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Two Level Routing (Regular)           1.63%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Two Level Routing (Strong)            1.19%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Legalize Blockage Violations          1.03%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Read PG blockages                     0.91%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Read instance blockages               0.82%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Read clock blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 21:53:10    119s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:10    119s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:10    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:3339.3M, EPOCH TIME: 1679622790.141390
[03/23 21:53:10    119s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:10    119s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:53:10    119s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:10    119s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:53:10    119s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:10    119s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:10    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:53:10    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3339.3M, EPOCH TIME: 1679622790.146396
[03/23 21:53:10    119s] [hotspot] Hotspot report including placement blocked areas
[03/23 21:53:10    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:3339.3M, EPOCH TIME: 1679622790.146700
[03/23 21:53:10    119s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:10    119s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:53:10    119s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:10    119s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:53:10    119s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:10    119s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:10    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:53:10    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3339.3M, EPOCH TIME: 1679622790.150228
[03/23 21:53:10    119s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
[03/23 21:53:10    119s] **optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 2256.3M, totSessionCpu=0:01:59 **
[03/23 21:53:10    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3087.3M, EPOCH TIME: 1679622790.162169
[03/23 21:53:10    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:10    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:10    119s] 
[03/23 21:53:10    119s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:10    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:3087.3M, EPOCH TIME: 1679622790.180068
[03/23 21:53:10    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:10    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:12    119s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.089  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3095.8M, EPOCH TIME: 1679622792.551620
[03/23 21:53:12    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:12    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:12    120s] 
[03/23 21:53:12    120s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:12    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:3097.3M, EPOCH TIME: 1679622792.574101
[03/23 21:53:12    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:12    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:12    120s] Density: 31.538%
Routing Overflow: 1.59% H and 0.04% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3097.3M, EPOCH TIME: 1679622792.581914
[03/23 21:53:12    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:12    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:12    120s] 
[03/23 21:53:12    120s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:12    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.025, MEM:3097.3M, EPOCH TIME: 1679622792.607407
[03/23 21:53:12    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:12    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:12    120s] **optDesign ... cpu = 0:00:17, real = 0:00:14, mem = 2261.8M, totSessionCpu=0:02:00 **
[03/23 21:53:12    120s] 
[03/23 21:53:12    120s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:53:12    120s] Deleting Lib Analyzer.
[03/23 21:53:12    120s] 
[03/23 21:53:12    120s] TimeStamp Deleting Cell Server End ...
[03/23 21:53:12    120s] *** Finished optDesign ***
[03/23 21:53:12    120s] 
[03/23 21:53:12    120s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.6 real=0:00:16.2)
[03/23 21:53:12    120s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.9 real=0:00:01.5)
[03/23 21:53:12    120s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.7 real=0:00:01.3)
[03/23 21:53:12    120s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.9 real=0:00:02.0)
[03/23 21:53:12    120s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.9 real=0:00:01.1)
[03/23 21:53:12    120s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:53:12    120s] Info: Destroy the CCOpt slew target map.
[03/23 21:53:12    120s] clean pInstBBox. size 0
[03/23 21:53:12    120s] Set place::cacheFPlanSiteMark to 0
[03/23 21:53:12    120s] All LLGs are deleted
[03/23 21:53:12    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:12    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:12    120s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3089.3M, EPOCH TIME: 1679622792.681237
[03/23 21:53:12    120s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3089.3M, EPOCH TIME: 1679622792.681329
[03/23 21:53:12    120s] Info: pop threads available for lower-level modules during optimization.
[03/23 21:53:12    120s] 
[03/23 21:53:12    120s] *** Summary of all messages that are not suppressed in this session:
[03/23 21:53:12    120s] Severity  ID               Count  Summary                                  
[03/23 21:53:12    120s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/23 21:53:12    120s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[03/23 21:53:12    120s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[03/23 21:53:12    120s] WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
[03/23 21:53:12    120s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/23 21:53:12    120s] WARNING   IMPPSP-1003         32  Found use of '%s'. This will continue to...
[03/23 21:53:12    120s] *** Message Summary: 42 warning(s), 0 error(s)
[03/23 21:53:12    120s] 
[03/23 21:53:12    120s] *** ccopt_design #1 [finish] : cpu/real = 0:00:42.8/0:00:31.9 (1.3), totSession cpu/real = 0:02:00.1/0:03:36.3 (0.6), mem = 3089.3M
[03/23 21:53:12    120s] 
[03/23 21:53:12    120s] =============================================================================================
[03/23 21:53:12    120s]  Final TAT Report : ccopt_design #1                                             21.14-s109_1
[03/23 21:53:12    120s] =============================================================================================
[03/23 21:53:12    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:12    120s] ---------------------------------------------------------------------------------------------
[03/23 21:53:12    120s] [ InitOpt                ]      1   0:00:01.0  (   3.2 % )     0:00:01.6 /  0:00:02.3    1.5
[03/23 21:53:12    120s] [ WnsOpt                 ]      1   0:00:01.8  (   5.7 % )     0:00:02.0 /  0:00:02.9    1.4
[03/23 21:53:12    120s] [ GlobalOpt              ]      1   0:00:01.5  (   4.7 % )     0:00:01.5 /  0:00:01.9    1.3
[03/23 21:53:12    120s] [ DrvOpt                 ]      2   0:00:00.7  (   2.3 % )     0:00:00.7 /  0:00:00.9    1.3
[03/23 21:53:12    120s] [ AreaOpt                ]      1   0:00:01.1  (   3.3 % )     0:00:01.3 /  0:00:01.6    1.2
[03/23 21:53:12    120s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:53:12    120s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.5 % )     0:00:03.0 /  0:00:01.8    0.6
[03/23 21:53:12    120s] [ DrvReport              ]      2   0:00:02.1  (   6.7 % )     0:00:02.1 /  0:00:00.2    0.1
[03/23 21:53:12    120s] [ CongRefineRouteType    ]      2   0:00:00.7  (   2.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:53:12    120s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 21:53:12    120s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:12    120s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:12    120s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 21:53:12    120s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:12    120s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:53:12    120s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 21:53:12    120s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 21:53:12    120s] [ IncrReplace            ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.5
[03/23 21:53:12    120s] [ RefinePlace            ]      3   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.8    1.4
[03/23 21:53:12    120s] [ EarlyGlobalRoute       ]      7   0:00:01.9  (   6.1 % )     0:00:01.9 /  0:00:02.5    1.3
[03/23 21:53:12    120s] [ DetailRoute            ]      1   0:00:00.8  (   2.5 % )     0:00:00.8 /  0:00:04.1    5.3
[03/23 21:53:12    120s] [ ExtractRC              ]      5   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 21:53:12    120s] [ TimingUpdate           ]     22   0:00:00.7  (   2.1 % )     0:00:01.1 /  0:00:02.6    2.4
[03/23 21:53:12    120s] [ FullDelayCalc          ]      4   0:00:01.1  (   3.6 % )     0:00:01.1 /  0:00:02.9    2.5
[03/23 21:53:12    120s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 21:53:12    120s] [ GenerateReports        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 21:53:12    120s] [ MISC                   ]          0:00:16.9  (  52.9 % )     0:00:16.9 /  0:00:21.3    1.3
[03/23 21:53:12    120s] ---------------------------------------------------------------------------------------------
[03/23 21:53:12    120s]  ccopt_design #1 TOTAL              0:00:31.9  ( 100.0 % )     0:00:31.9 /  0:00:42.8    1.3
[03/23 21:53:12    120s] ---------------------------------------------------------------------------------------------
[03/23 21:53:12    120s] 
[03/23 21:53:12    120s] #% End ccopt_design (date=03/23 21:53:12, total cpu=0:00:42.8, real=0:00:32.0, peak res=2419.2M, current mem=2213.0M)
[03/23 21:53:12    120s] <CMD> report_ccopt_clock_trees -file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_ccopt.rpt -histograms -list_special_pins -no_invalidate
[03/23 21:53:12    120s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[03/23 21:53:12    120s] End AAE Lib Interpolated Model. (MEM=3050.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:12    120s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:53:12    120s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:53:12    120s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:53:12    120s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[03/23 21:53:12    120s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:53:12    120s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[03/23 21:53:12    120s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:53:12    120s] Clock DAG hash : 3832716064189302573 18136865851673095564
[03/23 21:53:12    120s] CTS services accumulated run-time stats :
[03/23 21:53:12    120s]   delay calculator: calls=21973, total_wall_time=1.213s, mean_wall_time=0.055ms
[03/23 21:53:12    120s]   legalizer: calls=2382, total_wall_time=0.068s, mean_wall_time=0.028ms
[03/23 21:53:12    120s]   steiner router: calls=12912, total_wall_time=3.113s, mean_wall_time=0.241ms
[03/23 21:53:12    120s] <CMD> saveDesign db/PE_top_ccopt.enc
[03/23 21:53:12    120s] #% Begin save design ... (date=03/23 21:53:12, mem=2212.2M)
[03/23 21:53:12    120s] % Begin Save ccopt configuration ... (date=03/23 21:53:12, mem=2212.2M)
[03/23 21:53:12    120s] % End Save ccopt configuration ... (date=03/23 21:53:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2212.7M, current mem=2212.7M)
[03/23 21:53:12    120s] % Begin Save netlist data ... (date=03/23 21:53:12, mem=2212.7M)
[03/23 21:53:12    120s] Writing Binary DB to db/PE_top_ccopt.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:53:13    120s] % End Save netlist data ... (date=03/23 21:53:13, total cpu=0:00:00.0, real=0:00:01.0, peak res=2214.6M, current mem=2214.6M)
[03/23 21:53:13    120s] Saving symbol-table file in separate thread ...
[03/23 21:53:13    120s] Saving congestion map file in separate thread ...
[03/23 21:53:13    120s] Saving congestion map file db/PE_top_ccopt.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:53:13    120s] % Begin Save AAE data ... (date=03/23 21:53:13, mem=2214.6M)
[03/23 21:53:13    120s] Saving AAE Data ...
[03/23 21:53:13    120s] % End Save AAE data ... (date=03/23 21:53:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2214.6M, current mem=2214.6M)
[03/23 21:53:13    120s] Saving preference file db/PE_top_ccopt.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:53:13    120s] Saving mode setting ...
[03/23 21:53:13    120s] Saving global file ...
[03/23 21:53:13    120s] Saving Drc markers ...
[03/23 21:53:13    120s] ... No Drc file written since there is no markers found.
[03/23 21:53:13    120s] % Begin Save routing data ... (date=03/23 21:53:13, mem=2214.5M)
[03/23 21:53:13    120s] Saving route file ...
[03/23 21:53:13    120s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3053.5M) ***
[03/23 21:53:13    120s] % End Save routing data ... (date=03/23 21:53:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2214.6M, current mem=2214.6M)
[03/23 21:53:13    120s] Saving special route data file in separate thread ...
[03/23 21:53:13    120s] Saving PG file in separate thread ...
[03/23 21:53:13    120s] Saving placement file in separate thread ...
[03/23 21:53:13    120s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:53:13    120s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:53:13    120s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3084.5M) ***
[03/23 21:53:13    120s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:53:13    120s] Saving PG file db/PE_top_ccopt.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:53:13 2023)
[03/23 21:53:14    120s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3084.5M) ***
[03/23 21:53:14    120s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:53:14    120s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:53:14    120s] Saving property file db/PE_top_ccopt.enc.dat.tmp/PE_top.prop
[03/23 21:53:14    120s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3076.5M) ***
[03/23 21:53:14    120s] #Saving pin access data to file db/PE_top_ccopt.enc.dat.tmp/PE_top.apa ...
[03/23 21:53:14    120s] #
[03/23 21:53:14    120s] Saving rc congestion map db/PE_top_ccopt.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 21:53:15    120s] Saving preRoute extracted patterns in file 'db/PE_top_ccopt.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:53:15    121s] Saving preRoute extraction data in directory 'db/PE_top_ccopt.enc.dat.tmp/extraction/' ...
[03/23 21:53:15    121s] Checksum of RCGrid density data::96
[03/23 21:53:15    121s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:53:15    121s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:53:15    121s] % Begin Save power constraints data ... (date=03/23 21:53:15, mem=2214.9M)
[03/23 21:53:15    121s] % End Save power constraints data ... (date=03/23 21:53:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2214.9M, current mem=2214.9M)
[03/23 21:53:15    121s] Generated self-contained design PE_top_ccopt.enc.dat.tmp
[03/23 21:53:15    121s] #% End save design ... (date=03/23 21:53:15, total cpu=0:00:00.8, real=0:00:03.0, peak res=2215.2M, current mem=2215.2M)
[03/23 21:53:15    121s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:53:15    121s] 
[03/23 21:53:15    121s] <CMD> setOptMode -addInst true -addInstancePrefix POSTCTS
[03/23 21:53:15    121s] <CMD> optDesign -postCTS -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
[03/23 21:53:15    121s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2215.2M, totSessionCpu=0:02:01 **
[03/23 21:53:15    121s] *** optDesign #1 [begin] : totSession cpu/real = 0:02:01.3/0:03:39.3 (0.6), mem = 3059.6M
[03/23 21:53:15    121s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:53:15    121s] GigaOpt running with 6 threads.
[03/23 21:53:15    121s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:01.3/0:03:39.3 (0.6), mem = 3059.6M
[03/23 21:53:15    121s] **INFO: User settings:
[03/23 21:53:15    121s] setDesignMode -process                      130
[03/23 21:53:15    121s] setExtractRCMode -coupling_c_th             0.4
[03/23 21:53:15    121s] setExtractRCMode -effortLevel               medium
[03/23 21:53:15    121s] setExtractRCMode -engine                    preRoute
[03/23 21:53:15    121s] setExtractRCMode -relative_c_th             1
[03/23 21:53:15    121s] setExtractRCMode -total_c_th                0
[03/23 21:53:15    121s] setDelayCalMode -enable_high_fanout         true
[03/23 21:53:15    121s] setDelayCalMode -engine                     aae
[03/23 21:53:15    121s] setDelayCalMode -ignoreNetLoad              false
[03/23 21:53:15    121s] setDelayCalMode -socv_accuracy_mode         low
[03/23 21:53:15    121s] setOptMode -activeSetupViews                { setupAnalysis }
[03/23 21:53:15    121s] setOptMode -addInst                         true
[03/23 21:53:15    121s] setOptMode -addInstancePrefix               POSTCTS
[03/23 21:53:15    121s] setOptMode -allEndPoints                    true
[03/23 21:53:15    121s] setOptMode -autoSetupViews                  { setupAnalysis}
[03/23 21:53:15    121s] setOptMode -autoTDGRSetupViews              { setupAnalysis}
[03/23 21:53:15    121s] setOptMode -drcMargin                       0.1
[03/23 21:53:15    121s] setOptMode -effort                          high
[03/23 21:53:15    121s] setOptMode -fixDrc                          true
[03/23 21:53:15    121s] setOptMode -fixFanoutLoad                   true
[03/23 21:53:15    121s] setOptMode -holdTargetSlack                 0.05
[03/23 21:53:15    121s] setOptMode -maxLength                       1000
[03/23 21:53:15    121s] setOptMode -optimizeFF                      true
[03/23 21:53:15    121s] setOptMode -preserveAllSequential           false
[03/23 21:53:15    121s] setOptMode -restruct                        false
[03/23 21:53:15    121s] setOptMode -setupTargetSlack                0.05
[03/23 21:53:15    121s] setOptMode -usefulSkew                      false
[03/23 21:53:15    121s] setOptMode -usefulSkewCTS                   true
[03/23 21:53:15    121s] setPlaceMode -place_global_max_density      0.8
[03/23 21:53:15    121s] setPlaceMode -place_global_uniform_density  true
[03/23 21:53:15    121s] setPlaceMode -timingDriven                  true
[03/23 21:53:15    121s] setAnalysisMode -analysisType               onChipVariation
[03/23 21:53:15    121s] setAnalysisMode -checkType                  setup
[03/23 21:53:15    121s] setAnalysisMode -clkSrcPath                 true
[03/23 21:53:15    121s] setAnalysisMode -clockPropagation           sdcControl
[03/23 21:53:15    121s] setAnalysisMode -cppr                       both
[03/23 21:53:15    121s] 
[03/23 21:53:15    121s] 
[03/23 21:53:15    121s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:53:15    121s] Summary for sequential cells identification: 
[03/23 21:53:15    121s]   Identified SBFF number: 112
[03/23 21:53:15    121s]   Identified MBFF number: 0
[03/23 21:53:15    121s]   Identified SB Latch number: 0
[03/23 21:53:15    121s]   Identified MB Latch number: 0
[03/23 21:53:15    121s]   Not identified SBFF number: 8
[03/23 21:53:15    121s]   Not identified MBFF number: 0
[03/23 21:53:15    121s]   Not identified SB Latch number: 0
[03/23 21:53:15    121s]   Not identified MB Latch number: 0
[03/23 21:53:15    121s]   Number of sequential cells which are not FFs: 34
[03/23 21:53:15    121s]  Visiting view : setupAnalysis
[03/23 21:53:15    121s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:15    121s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:15    121s]  Visiting view : holdAnalysis
[03/23 21:53:15    121s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:15    121s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:15    121s] TLC MultiMap info (StdDelay):
[03/23 21:53:15    121s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:15    121s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:15    121s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:15    121s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:15    121s]  Setting StdDelay to: 22.7ps
[03/23 21:53:15    121s] 
[03/23 21:53:15    121s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:53:15    121s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 21:53:15    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:3064.6M, EPOCH TIME: 1679622795.856795
[03/23 21:53:15    121s] Processing tracks to init pin-track alignment.
[03/23 21:53:15    121s] z: 2, totalTracks: 1
[03/23 21:53:15    121s] z: 4, totalTracks: 1
[03/23 21:53:15    121s] z: 6, totalTracks: 1
[03/23 21:53:15    121s] z: 8, totalTracks: 1
[03/23 21:53:15    121s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:15    121s] All LLGs are deleted
[03/23 21:53:15    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:15    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:15    121s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3064.6M, EPOCH TIME: 1679622795.859832
[03/23 21:53:15    121s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3064.6M, EPOCH TIME: 1679622795.860122
[03/23 21:53:15    121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3064.6M, EPOCH TIME: 1679622795.860916
[03/23 21:53:15    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:15    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:15    121s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3160.6M, EPOCH TIME: 1679622795.864585
[03/23 21:53:15    121s] Max number of tech site patterns supported in site array is 256.
[03/23 21:53:15    121s] Core basic site is IBM13SITE
[03/23 21:53:15    121s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3160.6M, EPOCH TIME: 1679622795.879697
[03/23 21:53:15    121s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:53:15    121s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:53:15    121s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.003, MEM:3160.6M, EPOCH TIME: 1679622795.882923
[03/23 21:53:15    121s] Fast DP-INIT is on for default
[03/23 21:53:15    121s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:53:15    121s] Atter site array init, number of instance map data is 0.
[03/23 21:53:15    121s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.020, MEM:3160.6M, EPOCH TIME: 1679622795.884653
[03/23 21:53:15    121s] 
[03/23 21:53:15    121s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:15    121s] OPERPROF:     Starting CMU at level 3, MEM:3160.6M, EPOCH TIME: 1679622795.885259
[03/23 21:53:15    121s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.008, MEM:3160.6M, EPOCH TIME: 1679622795.893257
[03/23 21:53:15    121s] 
[03/23 21:53:15    121s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:53:15    121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.034, MEM:3064.6M, EPOCH TIME: 1679622795.895151
[03/23 21:53:15    121s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3064.6M, EPOCH TIME: 1679622795.895304
[03/23 21:53:15    121s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3064.6M, EPOCH TIME: 1679622795.899313
[03/23 21:53:15    121s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3064.6MB).
[03/23 21:53:15    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.045, MEM:3064.6M, EPOCH TIME: 1679622795.901610
[03/23 21:53:15    121s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3064.6M, EPOCH TIME: 1679622795.901771
[03/23 21:53:15    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:15    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:15    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:15    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:15    121s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3060.6M, EPOCH TIME: 1679622795.907173
[03/23 21:53:15    121s] 
[03/23 21:53:15    121s] Creating Lib Analyzer ...
[03/23 21:53:15    121s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:15    121s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:15    121s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:15    121s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:53:15    121s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:15    121s] 
[03/23 21:53:15    121s] {RT rc-typ 0 4 4 0}
[03/23 21:53:16    122s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:02 mem=3066.6M
[03/23 21:53:16    122s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:02 mem=3066.6M
[03/23 21:53:16    122s] Creating Lib Analyzer, finished. 
[03/23 21:53:16    122s] Effort level <high> specified for reg2reg path_group
[03/23 21:53:16    122s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2226.6M, totSessionCpu=0:02:02 **
[03/23 21:53:16    122s] *** optDesign -postCTS ***
[03/23 21:53:16    122s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 21:53:16    122s] Hold Target Slack: user slack 0.05
[03/23 21:53:16    122s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 21:53:16    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3044.6M, EPOCH TIME: 1679622796.591586
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:16    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:3076.6M, EPOCH TIME: 1679622796.609104
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] Multi-VT timing optimization disabled based on library information.
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:53:16    122s] Deleting Lib Analyzer.
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] TimeStamp Deleting Cell Server End ...
[03/23 21:53:16    122s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:53:16    122s] Summary for sequential cells identification: 
[03/23 21:53:16    122s]   Identified SBFF number: 112
[03/23 21:53:16    122s]   Identified MBFF number: 0
[03/23 21:53:16    122s]   Identified SB Latch number: 0
[03/23 21:53:16    122s]   Identified MB Latch number: 0
[03/23 21:53:16    122s]   Not identified SBFF number: 8
[03/23 21:53:16    122s]   Not identified MBFF number: 0
[03/23 21:53:16    122s]   Not identified SB Latch number: 0
[03/23 21:53:16    122s]   Not identified MB Latch number: 0
[03/23 21:53:16    122s]   Number of sequential cells which are not FFs: 34
[03/23 21:53:16    122s]  Visiting view : setupAnalysis
[03/23 21:53:16    122s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:16    122s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:16    122s]  Visiting view : holdAnalysis
[03/23 21:53:16    122s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:16    122s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:16    122s] TLC MultiMap info (StdDelay):
[03/23 21:53:16    122s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:16    122s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:16    122s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:16    122s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:16    122s]  Setting StdDelay to: 22.7ps
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] TimeStamp Deleting Cell Server End ...
[03/23 21:53:16    122s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3076.6M, EPOCH TIME: 1679622796.674377
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] All LLGs are deleted
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3076.6M, EPOCH TIME: 1679622796.674610
[03/23 21:53:16    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3076.6M, EPOCH TIME: 1679622796.674700
[03/23 21:53:16    122s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3070.6M, EPOCH TIME: 1679622796.676626
[03/23 21:53:16    122s] Start to check current routing status for nets...
[03/23 21:53:16    122s] All nets are already routed correctly.
[03/23 21:53:16    122s] End to check current routing status for nets (mem=3070.6M)
[03/23 21:53:16    122s] All LLGs are deleted
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3070.6M, EPOCH TIME: 1679622796.695946
[03/23 21:53:16    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3070.6M, EPOCH TIME: 1679622796.696223
[03/23 21:53:16    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3070.6M, EPOCH TIME: 1679622796.697157
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3134.6M, EPOCH TIME: 1679622796.699628
[03/23 21:53:16    122s] Max number of tech site patterns supported in site array is 256.
[03/23 21:53:16    122s] Core basic site is IBM13SITE
[03/23 21:53:16    122s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3134.6M, EPOCH TIME: 1679622796.714842
[03/23 21:53:16    122s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:53:16    122s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:53:16    122s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:3166.6M, EPOCH TIME: 1679622796.719579
[03/23 21:53:16    122s] Fast DP-INIT is on for default
[03/23 21:53:16    122s] Atter site array init, number of instance map data is 0.
[03/23 21:53:16    122s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.025, REAL:0.021, MEM:3166.6M, EPOCH TIME: 1679622796.721025
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:16    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:3070.6M, EPOCH TIME: 1679622796.722863
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.089  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3257.0M, EPOCH TIME: 1679622796.810234
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:16    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:3258.5M, EPOCH TIME: 1679622796.824983
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] Density: 31.538%
Routing Overflow: 1.59% H and 0.04% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2217.4M, totSessionCpu=0:02:03 **
[03/23 21:53:16    122s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.0 (1.2), totSession cpu/real = 0:02:02.6/0:03:40.4 (0.6), mem = 3070.5M
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] =============================================================================================
[03/23 21:53:16    122s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.14-s109_1
[03/23 21:53:16    122s] =============================================================================================
[03/23 21:53:16    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:16    122s] ---------------------------------------------------------------------------------------------
[03/23 21:53:16    122s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:16    122s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 21:53:16    122s] [ DrvReport              ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:53:16    122s] [ CellServerInit         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:53:16    122s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  55.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:53:16    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:16    122s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:16    122s] [ TimingUpdate           ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.2    4.3
[03/23 21:53:16    122s] [ TimingReport           ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    2.0
[03/23 21:53:16    122s] [ MISC                   ]          0:00:00.3  (  25.3 % )     0:00:00.3 /  0:00:00.3    1.3
[03/23 21:53:16    122s] ---------------------------------------------------------------------------------------------
[03/23 21:53:16    122s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.3    1.2
[03/23 21:53:16    122s] ---------------------------------------------------------------------------------------------
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] ** INFO : this run is activating low effort ccoptDesign flow
[03/23 21:53:16    122s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:16    122s] ### Creating PhyDesignMc. totSessionCpu=0:02:03 mem=3070.5M
[03/23 21:53:16    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:3070.5M, EPOCH TIME: 1679622796.831873
[03/23 21:53:16    122s] Processing tracks to init pin-track alignment.
[03/23 21:53:16    122s] z: 2, totalTracks: 1
[03/23 21:53:16    122s] z: 4, totalTracks: 1
[03/23 21:53:16    122s] z: 6, totalTracks: 1
[03/23 21:53:16    122s] z: 8, totalTracks: 1
[03/23 21:53:16    122s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:16    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3070.5M, EPOCH TIME: 1679622796.835036
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:16    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.013, MEM:3070.5M, EPOCH TIME: 1679622796.848160
[03/23 21:53:16    122s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3070.5M, EPOCH TIME: 1679622796.848252
[03/23 21:53:16    122s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3070.5M, EPOCH TIME: 1679622796.850172
[03/23 21:53:16    122s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3070.5MB).
[03/23 21:53:16    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.019, MEM:3070.5M, EPOCH TIME: 1679622796.850812
[03/23 21:53:16    122s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:53:16    122s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:03 mem=3070.5M
[03/23 21:53:16    122s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3070.5M, EPOCH TIME: 1679622796.853463
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:16    122s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.003, MEM:3070.5M, EPOCH TIME: 1679622796.856916
[03/23 21:53:16    122s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:53:16    122s] OPTC: m1 20.0 20.0
[03/23 21:53:16    122s] #optDebug: fT-E <X 2 0 0 1>
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:53:16    122s] Summary for sequential cells identification: 
[03/23 21:53:16    122s]   Identified SBFF number: 112
[03/23 21:53:16    122s]   Identified MBFF number: 0
[03/23 21:53:16    122s]   Identified SB Latch number: 0
[03/23 21:53:16    122s]   Identified MB Latch number: 0
[03/23 21:53:16    122s]   Not identified SBFF number: 8
[03/23 21:53:16    122s]   Not identified MBFF number: 0
[03/23 21:53:16    122s]   Not identified SB Latch number: 0
[03/23 21:53:16    122s]   Not identified MB Latch number: 0
[03/23 21:53:16    122s]   Number of sequential cells which are not FFs: 34
[03/23 21:53:16    122s]  Visiting view : setupAnalysis
[03/23 21:53:16    122s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:16    122s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:16    122s]  Visiting view : holdAnalysis
[03/23 21:53:16    122s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:16    122s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:16    122s] TLC MultiMap info (StdDelay):
[03/23 21:53:16    122s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:16    122s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:16    122s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:16    122s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:16    122s]  Setting StdDelay to: 22.7ps
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:53:16    122s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[03/23 21:53:16    122s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 21:53:16    122s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:02.9/0:03:40.5 (0.6), mem = 3042.5M
[03/23 21:53:16    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.17
[03/23 21:53:16    122s] ### Creating RouteCongInterface, started
[03/23 21:53:16    122s] 
[03/23 21:53:16    122s] Creating Lib Analyzer ...
[03/23 21:53:17    122s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:17    122s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:17    122s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:17    122s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:53:17    122s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:17    122s] 
[03/23 21:53:17    122s] {RT rc-typ 0 4 4 0}
[03/23 21:53:17    123s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=3078.5M
[03/23 21:53:17    123s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=3078.5M
[03/23 21:53:17    123s] Creating Lib Analyzer, finished. 
[03/23 21:53:17    123s] #optDebug: Start CG creation (mem=3078.5M)
[03/23 21:53:17    123s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 21:53:17    123s] (cpu=0:00:00.0, mem=3153.5M)
[03/23 21:53:17    123s]  ...processing cgPrt (cpu=0:00:00.0, mem=3153.5M)
[03/23 21:53:17    123s]  ...processing cgEgp (cpu=0:00:00.0, mem=3153.5M)
[03/23 21:53:17    123s]  ...processing cgPbk (cpu=0:00:00.0, mem=3153.5M)
[03/23 21:53:17    123s]  ...processing cgNrb(cpu=0:00:00.0, mem=3153.5M)
[03/23 21:53:17    123s]  ...processing cgObs (cpu=0:00:00.0, mem=3153.5M)
[03/23 21:53:17    123s]  ...processing cgCon (cpu=0:00:00.0, mem=3153.5M)
[03/23 21:53:17    123s]  ...processing cgPdm (cpu=0:00:00.0, mem=3153.5M)
[03/23 21:53:17    123s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3153.5M)
[03/23 21:53:17    123s] {MMLU 0 25 2689}
[03/23 21:53:17    123s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=3153.5M
[03/23 21:53:17    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=3153.5M
[03/23 21:53:17    123s] 
[03/23 21:53:17    123s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:53:17    123s] 
[03/23 21:53:17    123s] #optDebug: {0, 1.000}
[03/23 21:53:17    123s] ### Creating RouteCongInterface, finished
[03/23 21:53:17    123s] Updated routing constraints on 0 nets.
[03/23 21:53:17    123s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.17
[03/23 21:53:17    123s] Bottom Preferred Layer:
[03/23 21:53:17    123s] +-----------+------------+----------+
[03/23 21:53:17    123s] |   Layer   |    CLK     |   Rule   |
[03/23 21:53:17    123s] +-----------+------------+----------+
[03/23 21:53:17    123s] | M3 (z=3)  |         25 | default  |
[03/23 21:53:17    123s] +-----------+------------+----------+
[03/23 21:53:17    123s] Via Pillar Rule:
[03/23 21:53:17    123s]     None
[03/23 21:53:17    123s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.0), totSession cpu/real = 0:02:03.7/0:03:41.3 (0.6), mem = 3153.5M
[03/23 21:53:17    123s] 
[03/23 21:53:17    123s] =============================================================================================
[03/23 21:53:17    123s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.14-s109_1
[03/23 21:53:17    123s] =============================================================================================
[03/23 21:53:17    123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:17    123s] ---------------------------------------------------------------------------------------------
[03/23 21:53:17    123s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  90.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:53:17    123s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.4 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 21:53:17    123s] [ MISC                   ]          0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:17    123s] ---------------------------------------------------------------------------------------------
[03/23 21:53:17    123s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 21:53:17    123s] ---------------------------------------------------------------------------------------------
[03/23 21:53:17    123s] 
[03/23 21:53:17    123s] End: GigaOpt Route Type Constraints Refinement
[03/23 21:53:17    123s] *** Starting optimizing excluded clock nets MEM= 3153.5M) ***
[03/23 21:53:17    123s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3153.5M) ***
[03/23 21:53:17    123s] *** Starting optimizing excluded clock nets MEM= 3153.5M) ***
[03/23 21:53:17    123s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3153.5M) ***
[03/23 21:53:17    123s] Info: Done creating the CCOpt slew target map.
[03/23 21:53:17    123s] Begin: GigaOpt high fanout net optimization
[03/23 21:53:17    123s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 21:53:17    123s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 21:53:17    123s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:03.7/0:03:41.3 (0.6), mem = 3153.5M
[03/23 21:53:17    123s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:17    123s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:17    123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.18
[03/23 21:53:17    123s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:17    123s] ### Creating PhyDesignMc. totSessionCpu=0:02:04 mem=3153.5M
[03/23 21:53:17    123s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:53:17    123s] OPERPROF: Starting DPlace-Init at level 1, MEM:3153.5M, EPOCH TIME: 1679622797.755630
[03/23 21:53:17    123s] Processing tracks to init pin-track alignment.
[03/23 21:53:17    123s] z: 2, totalTracks: 1
[03/23 21:53:17    123s] z: 4, totalTracks: 1
[03/23 21:53:17    123s] z: 6, totalTracks: 1
[03/23 21:53:17    123s] z: 8, totalTracks: 1
[03/23 21:53:17    123s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:17    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3153.5M, EPOCH TIME: 1679622797.758906
[03/23 21:53:17    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:17    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:17    123s] 
[03/23 21:53:17    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:17    123s] 
[03/23 21:53:17    123s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:17    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:3153.5M, EPOCH TIME: 1679622797.783365
[03/23 21:53:17    123s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3153.5M, EPOCH TIME: 1679622797.783498
[03/23 21:53:17    123s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3153.5M, EPOCH TIME: 1679622797.786117
[03/23 21:53:17    123s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3153.5MB).
[03/23 21:53:17    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:3153.5M, EPOCH TIME: 1679622797.786967
[03/23 21:53:17    123s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:53:17    123s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:04 mem=3153.5M
[03/23 21:53:17    123s] ### Creating RouteCongInterface, started
[03/23 21:53:17    123s] 
[03/23 21:53:17    123s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 21:53:17    123s] 
[03/23 21:53:17    123s] #optDebug: {0, 1.000}
[03/23 21:53:17    123s] ### Creating RouteCongInterface, finished
[03/23 21:53:17    123s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=3153.5M
[03/23 21:53:17    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=3153.5M
[03/23 21:53:18    124s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:53:18    124s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:53:18    124s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:53:18    124s] Total-nets :: 2689, Stn-nets :: 2, ratio :: 0.0743771 %, Total-len 84091.5, Stn-len 362.4
[03/23 21:53:18    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3266.5M, EPOCH TIME: 1679622798.124403
[03/23 21:53:18    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:18    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:18    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:18    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:18    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.005, MEM:3113.2M, EPOCH TIME: 1679622798.129137
[03/23 21:53:18    124s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:53:18    124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.18
[03/23 21:53:18    124s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:02:04.1/0:03:41.7 (0.6), mem = 3113.2M
[03/23 21:53:18    124s] 
[03/23 21:53:18    124s] =============================================================================================
[03/23 21:53:18    124s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.14-s109_1
[03/23 21:53:18    124s] =============================================================================================
[03/23 21:53:18    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:18    124s] ---------------------------------------------------------------------------------------------
[03/23 21:53:18    124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:18    124s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:53:18    124s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:18    124s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:18    124s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:18    124s] [ MISC                   ]          0:00:00.3  (  85.0 % )     0:00:00.3 /  0:00:00.4    1.1
[03/23 21:53:18    124s] ---------------------------------------------------------------------------------------------
[03/23 21:53:18    124s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.1
[03/23 21:53:18    124s] ---------------------------------------------------------------------------------------------
[03/23 21:53:18    124s] 
[03/23 21:53:18    124s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 21:53:18    124s] End: GigaOpt high fanout net optimization
[03/23 21:53:18    124s] Activate optFanout-based MLT
[03/23 21:53:18    124s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:53:18    124s] Deleting Lib Analyzer.
[03/23 21:53:18    124s] Begin: GigaOpt Global Optimization
[03/23 21:53:18    124s] *info: use new DP (enabled)
[03/23 21:53:18    124s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 21:53:18    124s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:18    124s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:18    124s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:04.2/0:03:41.8 (0.6), mem = 3114.0M
[03/23 21:53:18    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.19
[03/23 21:53:18    124s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:18    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:04 mem=3114.0M
[03/23 21:53:18    124s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:53:18    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:3114.0M, EPOCH TIME: 1679622798.211621
[03/23 21:53:18    124s] Processing tracks to init pin-track alignment.
[03/23 21:53:18    124s] z: 2, totalTracks: 1
[03/23 21:53:18    124s] z: 4, totalTracks: 1
[03/23 21:53:18    124s] z: 6, totalTracks: 1
[03/23 21:53:18    124s] z: 8, totalTracks: 1
[03/23 21:53:18    124s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:18    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3114.0M, EPOCH TIME: 1679622798.216149
[03/23 21:53:18    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:18    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:18    124s] 
[03/23 21:53:18    124s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:18    124s] 
[03/23 21:53:18    124s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:18    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:3114.0M, EPOCH TIME: 1679622798.241854
[03/23 21:53:18    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3114.0M, EPOCH TIME: 1679622798.241976
[03/23 21:53:18    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:3114.0M, EPOCH TIME: 1679622798.245663
[03/23 21:53:18    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3114.0MB).
[03/23 21:53:18    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3114.0M, EPOCH TIME: 1679622798.246506
[03/23 21:53:18    124s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:53:18    124s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:04 mem=3114.0M
[03/23 21:53:18    124s] ### Creating RouteCongInterface, started
[03/23 21:53:18    124s] 
[03/23 21:53:18    124s] Creating Lib Analyzer ...
[03/23 21:53:18    124s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:18    124s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:18    124s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:18    124s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:53:18    124s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:18    124s] 
[03/23 21:53:18    124s] {RT rc-typ 0 4 4 0}
[03/23 21:53:18    124s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:05 mem=3114.0M
[03/23 21:53:18    124s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:05 mem=3114.0M
[03/23 21:53:18    124s] Creating Lib Analyzer, finished. 
[03/23 21:53:18    124s] 
[03/23 21:53:18    124s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:53:18    124s] 
[03/23 21:53:18    124s] #optDebug: {0, 1.000}
[03/23 21:53:18    124s] ### Creating RouteCongInterface, finished
[03/23 21:53:18    124s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=3114.0M
[03/23 21:53:18    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=3114.0M
[03/23 21:53:19    125s] *info: 25 clock nets excluded
[03/23 21:53:19    125s] *info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:19    125s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3407.8M, EPOCH TIME: 1679622799.331397
[03/23 21:53:19    125s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3407.8M, EPOCH TIME: 1679622799.331722
[03/23 21:53:19    125s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 21:53:19    125s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 21:53:19    125s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:19    125s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:19    125s] ** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
[03/23 21:53:19    125s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:19    125s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:53:19    125s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:19    125s] |   0.050|   0.000|   31.54%|   0:00:00.0| 3408.8M|setupAnalysis|       NA| NA                                                 |
[03/23 21:53:19    125s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:53:19    125s] 
[03/23 21:53:19    125s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3408.8M) ***
[03/23 21:53:19    125s] 
[03/23 21:53:19    125s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3408.8M) ***
[03/23 21:53:19    125s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 21:53:19    125s] Total-nets :: 2689, Stn-nets :: 2, ratio :: 0.0743771 %, Total-len 84091.5, Stn-len 362.4
[03/23 21:53:19    125s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3230.0M, EPOCH TIME: 1679622799.449543
[03/23 21:53:19    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:19    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:19    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:19    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:19    125s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.011, MEM:3114.8M, EPOCH TIME: 1679622799.461001
[03/23 21:53:19    125s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:53:19    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.19
[03/23 21:53:19    125s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.3 (1.1), totSession cpu/real = 0:02:05.6/0:03:43.0 (0.6), mem = 3114.8M
[03/23 21:53:19    125s] 
[03/23 21:53:19    125s] =============================================================================================
[03/23 21:53:19    125s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.14-s109_1
[03/23 21:53:19    125s] =============================================================================================
[03/23 21:53:19    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:19    125s] ---------------------------------------------------------------------------------------------
[03/23 21:53:19    125s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:19    125s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  48.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:53:19    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:19    125s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 21:53:19    125s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:19    125s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:53:19    125s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:19    125s] [ TransformInit          ]      1   0:00:00.4  (  32.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 21:53:19    125s] [ MISC                   ]          0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.3    1.9
[03/23 21:53:19    125s] ---------------------------------------------------------------------------------------------
[03/23 21:53:19    125s]  GlobalOpt #1 TOTAL                 0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.4    1.1
[03/23 21:53:19    125s] ---------------------------------------------------------------------------------------------
[03/23 21:53:19    125s] 
[03/23 21:53:19    125s] End: GigaOpt Global Optimization
[03/23 21:53:19    125s] Deactivate optFanout-based MLT
[03/23 21:53:19    125s] *** Timing Is met
[03/23 21:53:19    125s] *** Check timing (0:00:00.0)
[03/23 21:53:19    125s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:53:19    125s] Deleting Lib Analyzer.
[03/23 21:53:19    125s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 21:53:19    125s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:19    125s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:19    125s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=3114.8M
[03/23 21:53:19    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=3114.8M
[03/23 21:53:19    125s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 21:53:19    125s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3114.8M, EPOCH TIME: 1679622799.482148
[03/23 21:53:19    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:19    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:19    125s] 
[03/23 21:53:19    125s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:19    125s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.031, MEM:3115.5M, EPOCH TIME: 1679622799.512783
[03/23 21:53:19    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:19    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:19    125s] Activate postCTS OCP-based MLT
[03/23 21:53:19    125s] **INFO: Flow update: Design timing is met.
[03/23 21:53:19    125s] Deactivate postCTS OCP-based MLT
[03/23 21:53:19    125s] **INFO: Flow update: Design timing is met.
[03/23 21:53:19    125s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 21:53:19    125s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:19    125s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:19    125s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=3113.5M
[03/23 21:53:19    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=3113.5M
[03/23 21:53:19    125s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:19    125s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=3374.9M
[03/23 21:53:19    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:3374.9M, EPOCH TIME: 1679622799.667550
[03/23 21:53:19    125s] Processing tracks to init pin-track alignment.
[03/23 21:53:19    125s] z: 2, totalTracks: 1
[03/23 21:53:19    125s] z: 4, totalTracks: 1
[03/23 21:53:19    125s] z: 6, totalTracks: 1
[03/23 21:53:19    125s] z: 8, totalTracks: 1
[03/23 21:53:19    125s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:19    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3374.9M, EPOCH TIME: 1679622799.671070
[03/23 21:53:19    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:19    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:19    125s] 
[03/23 21:53:19    125s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:19    125s] 
[03/23 21:53:19    125s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:19    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.023, MEM:3406.9M, EPOCH TIME: 1679622799.694557
[03/23 21:53:19    125s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3406.9M, EPOCH TIME: 1679622799.694672
[03/23 21:53:19    125s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3406.9M, EPOCH TIME: 1679622799.697130
[03/23 21:53:19    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3406.9MB).
[03/23 21:53:19    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.030, MEM:3406.9M, EPOCH TIME: 1679622799.697987
[03/23 21:53:19    125s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:53:19    125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=3406.9M
[03/23 21:53:19    125s] Begin: Area Reclaim Optimization
[03/23 21:53:19    125s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:05.9/0:03:43.3 (0.6), mem = 3406.9M
[03/23 21:53:19    125s] 
[03/23 21:53:19    125s] Creating Lib Analyzer ...
[03/23 21:53:19    125s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:19    125s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:19    125s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:19    125s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:53:19    125s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:19    125s] 
[03/23 21:53:19    125s] {RT rc-typ 0 4 4 0}
[03/23 21:53:20    126s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:07 mem=3410.9M
[03/23 21:53:20    126s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:07 mem=3410.9M
[03/23 21:53:20    126s] Creating Lib Analyzer, finished. 
[03/23 21:53:20    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.20
[03/23 21:53:20    126s] ### Creating RouteCongInterface, started
[03/23 21:53:20    126s] 
[03/23 21:53:20    126s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:53:20    126s] 
[03/23 21:53:20    126s] #optDebug: {0, 1.000}
[03/23 21:53:20    126s] ### Creating RouteCongInterface, finished
[03/23 21:53:20    126s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=3410.9M
[03/23 21:53:20    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=3410.9M
[03/23 21:53:20    126s] Usable buffer cells for single buffer setup transform:
[03/23 21:53:20    126s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[03/23 21:53:20    126s] Number of usable buffer cells above: 16
[03/23 21:53:20    126s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3410.9M, EPOCH TIME: 1679622800.719549
[03/23 21:53:20    126s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3410.9M, EPOCH TIME: 1679622800.719710
[03/23 21:53:20    126s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:20    126s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:20    126s] Reclaim Optimization WNS Slack 0.081  TNS Slack 0.000 Density 31.54
[03/23 21:53:20    126s] +---------+---------+--------+--------+------------+--------+
[03/23 21:53:20    126s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 21:53:20    126s] +---------+---------+--------+--------+------------+--------+
[03/23 21:53:20    126s] |   31.54%|        -|   0.081|   0.000|   0:00:00.0| 3410.9M|
[03/23 21:53:20    126s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 21:53:20    126s] |   31.54%|        0|   0.081|   0.000|   0:00:00.0| 3416.9M|
[03/23 21:53:20    127s] |   31.54%|        0|   0.081|   0.000|   0:00:00.0| 3421.5M|
[03/23 21:53:20    127s] |   31.51%|       11|   0.081|   0.000|   0:00:00.0| 3577.7M|
[03/23 21:53:20    127s] |   31.50%|        1|   0.081|   0.000|   0:00:00.0| 3577.7M|
[03/23 21:53:20    127s] |   31.50%|        1|   0.081|   0.000|   0:00:00.0| 3577.7M|
[03/23 21:53:20    127s] |   31.50%|        0|   0.081|   0.000|   0:00:00.0| 3577.7M|
[03/23 21:53:20    127s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 21:53:20    127s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 21:53:20    127s] |   31.50%|        0|   0.081|   0.000|   0:00:00.0| 3577.7M|
[03/23 21:53:20    127s] +---------+---------+--------+--------+------------+--------+
[03/23 21:53:20    127s] Reclaim Optimization End WNS Slack 0.081  TNS Slack 0.000 Density 31.50
[03/23 21:53:20    127s] 
[03/23 21:53:20    127s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 12 **
[03/23 21:53:20    127s] --------------------------------------------------------------
[03/23 21:53:20    127s] |                                   | Total     | Sequential |
[03/23 21:53:20    127s] --------------------------------------------------------------
[03/23 21:53:20    127s] | Num insts resized                 |      10  |       6    |
[03/23 21:53:20    127s] | Num insts undone                  |       1  |       0    |
[03/23 21:53:20    127s] | Num insts Downsized               |      10  |       6    |
[03/23 21:53:20    127s] | Num insts Samesized               |       0  |       0    |
[03/23 21:53:20    127s] | Num insts Upsized                 |       0  |       0    |
[03/23 21:53:20    127s] | Num multiple commits+uncommits    |       2  |       -    |
[03/23 21:53:20    127s] --------------------------------------------------------------
[03/23 21:53:20    127s] 
[03/23 21:53:20    127s] Number of times islegalLocAvaiable called = 56 skipped = 0, called in commitmove = 13, skipped in commitmove = 0
[03/23 21:53:20    127s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
[03/23 21:53:20    127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3577.7M, EPOCH TIME: 1679622800.988736
[03/23 21:53:20    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:20    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:20    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:20    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:20    127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:3577.7M, EPOCH TIME: 1679622800.997513
[03/23 21:53:20    127s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3577.7M, EPOCH TIME: 1679622800.999275
[03/23 21:53:20    127s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3577.7M, EPOCH TIME: 1679622800.999504
[03/23 21:53:21    127s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3577.7M, EPOCH TIME: 1679622801.004004
[03/23 21:53:21    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] 
[03/23 21:53:21    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:21    127s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.023, REAL:0.024, MEM:3577.7M, EPOCH TIME: 1679622801.027833
[03/23 21:53:21    127s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3577.7M, EPOCH TIME: 1679622801.027958
[03/23 21:53:21    127s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3577.7M, EPOCH TIME: 1679622801.030165
[03/23 21:53:21    127s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3577.7M, EPOCH TIME: 1679622801.030832
[03/23 21:53:21    127s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3577.7M, EPOCH TIME: 1679622801.030960
[03/23 21:53:21    127s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.032, REAL:0.032, MEM:3577.7M, EPOCH TIME: 1679622801.031091
[03/23 21:53:21    127s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.032, REAL:0.032, MEM:3577.7M, EPOCH TIME: 1679622801.031164
[03/23 21:53:21    127s] TDRefine: refinePlace mode is spiral
[03/23 21:53:21    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.14
[03/23 21:53:21    127s] OPERPROF: Starting RefinePlace at level 1, MEM:3577.7M, EPOCH TIME: 1679622801.031287
[03/23 21:53:21    127s] *** Starting refinePlace (0:02:07 mem=3577.7M) ***
[03/23 21:53:21    127s] Total net bbox length = 6.779e+04 (3.085e+04 3.694e+04) (ext = 2.930e+03)
[03/23 21:53:21    127s] 
[03/23 21:53:21    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:21    127s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:53:21    127s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:21    127s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:21    127s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3577.7M, EPOCH TIME: 1679622801.039110
[03/23 21:53:21    127s] Starting refinePlace ...
[03/23 21:53:21    127s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:21    127s] One DDP V2 for no tweak run.
[03/23 21:53:21    127s] 
[03/23 21:53:21    127s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:53:21    127s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:53:21    127s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:21    127s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:21    127s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3577.7MB) @(0:02:07 - 0:02:08).
[03/23 21:53:21    127s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:53:21    127s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:53:21    127s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3577.7MB
[03/23 21:53:21    127s] Statistics of distance of Instance movement in refine placement:
[03/23 21:53:21    127s]   maximum (X+Y) =         0.00 um
[03/23 21:53:21    127s]   mean    (X+Y) =         0.00 um
[03/23 21:53:21    127s] Summary Report:
[03/23 21:53:21    127s] Instances move: 0 (out of 2598 movable)
[03/23 21:53:21    127s] Instances flipped: 0
[03/23 21:53:21    127s] Mean displacement: 0.00 um
[03/23 21:53:21    127s] Max displacement: 0.00 um 
[03/23 21:53:21    127s] Total instances moved : 0
[03/23 21:53:21    127s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.144, REAL:0.089, MEM:3577.7M, EPOCH TIME: 1679622801.128056
[03/23 21:53:21    127s] Total net bbox length = 6.779e+04 (3.085e+04 3.694e+04) (ext = 2.930e+03)
[03/23 21:53:21    127s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3577.7MB
[03/23 21:53:21    127s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3577.7MB) @(0:02:07 - 0:02:08).
[03/23 21:53:21    127s] *** Finished refinePlace (0:02:08 mem=3577.7M) ***
[03/23 21:53:21    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.14
[03/23 21:53:21    127s] OPERPROF: Finished RefinePlace at level 1, CPU:0.153, REAL:0.098, MEM:3577.7M, EPOCH TIME: 1679622801.129634
[03/23 21:53:21    127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3577.7M, EPOCH TIME: 1679622801.140110
[03/23 21:53:21    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:21    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3577.7M, EPOCH TIME: 1679622801.145824
[03/23 21:53:21    127s] *** maximum move = 0.00 um ***
[03/23 21:53:21    127s] *** Finished re-routing un-routed nets (3577.7M) ***
[03/23 21:53:21    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:3577.7M, EPOCH TIME: 1679622801.155151
[03/23 21:53:21    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3577.7M, EPOCH TIME: 1679622801.160094
[03/23 21:53:21    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] 
[03/23 21:53:21    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:21    127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:3577.7M, EPOCH TIME: 1679622801.183866
[03/23 21:53:21    127s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3577.7M, EPOCH TIME: 1679622801.183970
[03/23 21:53:21    127s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.003, MEM:3577.7M, EPOCH TIME: 1679622801.186598
[03/23 21:53:21    127s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3577.7M, EPOCH TIME: 1679622801.187321
[03/23 21:53:21    127s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3577.7M, EPOCH TIME: 1679622801.187484
[03/23 21:53:21    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.032, MEM:3577.7M, EPOCH TIME: 1679622801.187647
[03/23 21:53:21    127s] 
[03/23 21:53:21    127s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3577.7M) ***
[03/23 21:53:21    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.20
[03/23 21:53:21    127s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.8/0:00:01.5 (1.2), totSession cpu/real = 0:02:07.7/0:03:44.8 (0.6), mem = 3577.7M
[03/23 21:53:21    127s] 
[03/23 21:53:21    127s] =============================================================================================
[03/23 21:53:21    127s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.14-s109_1
[03/23 21:53:21    127s] =============================================================================================
[03/23 21:53:21    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:21    127s] ---------------------------------------------------------------------------------------------
[03/23 21:53:21    127s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:53:21    127s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  46.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:53:21    127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:21    127s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:21    127s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:21    127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:21    127s] [ OptimizationStep       ]      1   0:00:00.1  (   3.5 % )     0:00:00.2 /  0:00:00.5    2.1
[03/23 21:53:21    127s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.3 % )     0:00:00.2 /  0:00:00.5    2.3
[03/23 21:53:21    127s] [ OptGetWeight           ]     75   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:21    127s] [ OptEval                ]     75   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.3    3.8
[03/23 21:53:21    127s] [ OptCommit              ]     75   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:21    127s] [ PostCommitDelayUpdate  ]     76   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 21:53:21    127s] [ IncrDelayCalc          ]     29   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    3.0
[03/23 21:53:21    127s] [ RefinePlace            ]      1   0:00:00.2  (  14.1 % )     0:00:00.2 /  0:00:00.3    1.3
[03/23 21:53:21    127s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:21    127s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:53:21    127s] [ MISC                   ]          0:00:00.3  (  20.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 21:53:21    127s] ---------------------------------------------------------------------------------------------
[03/23 21:53:21    127s]  AreaOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 21:53:21    127s] ---------------------------------------------------------------------------------------------
[03/23 21:53:21    127s] 
[03/23 21:53:21    127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3416.4M, EPOCH TIME: 1679622801.205265
[03/23 21:53:21    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:21    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3137.1M, EPOCH TIME: 1679622801.211222
[03/23 21:53:21    127s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:53:21    127s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3137.10M, totSessionCpu=0:02:08).
[03/23 21:53:21    127s] postCtsLateCongRepair #1 0
[03/23 21:53:21    127s] postCtsLateCongRepair #1 0
[03/23 21:53:21    127s] postCtsLateCongRepair #1 0
[03/23 21:53:21    127s] postCtsLateCongRepair #1 0
[03/23 21:53:21    127s] Starting local wire reclaim
[03/23 21:53:21    127s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3137.1M, EPOCH TIME: 1679622801.246577
[03/23 21:53:21    127s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3137.1M, EPOCH TIME: 1679622801.246711
[03/23 21:53:21    127s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3137.1M, EPOCH TIME: 1679622801.246859
[03/23 21:53:21    127s] Processing tracks to init pin-track alignment.
[03/23 21:53:21    127s] z: 2, totalTracks: 1
[03/23 21:53:21    127s] z: 4, totalTracks: 1
[03/23 21:53:21    127s] z: 6, totalTracks: 1
[03/23 21:53:21    127s] z: 8, totalTracks: 1
[03/23 21:53:21    127s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:21    127s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3137.1M, EPOCH TIME: 1679622801.251729
[03/23 21:53:21    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:21    127s] 
[03/23 21:53:21    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:21    127s] 
[03/23 21:53:21    127s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:21    127s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.021, REAL:0.021, MEM:3137.8M, EPOCH TIME: 1679622801.272889
[03/23 21:53:21    127s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3137.8M, EPOCH TIME: 1679622801.273027
[03/23 21:53:21    127s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:3137.8M, EPOCH TIME: 1679622801.275849
[03/23 21:53:21    127s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3137.8MB).
[03/23 21:53:21    127s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.030, MEM:3137.8M, EPOCH TIME: 1679622801.276372
[03/23 21:53:21    127s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.030, MEM:3137.8M, EPOCH TIME: 1679622801.276456
[03/23 21:53:21    127s] TDRefine: refinePlace mode is spiral
[03/23 21:53:21    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.15
[03/23 21:53:21    127s] OPERPROF:   Starting RefinePlace at level 2, MEM:3137.8M, EPOCH TIME: 1679622801.276592
[03/23 21:53:21    127s] *** Starting refinePlace (0:02:08 mem=3137.8M) ***
[03/23 21:53:21    127s] Total net bbox length = 6.779e+04 (3.085e+04 3.694e+04) (ext = 2.930e+03)
[03/23 21:53:21    127s] 
[03/23 21:53:21    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:21    127s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:21    127s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:21    127s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3137.8M, EPOCH TIME: 1679622801.281806
[03/23 21:53:21    127s] Starting refinePlace ...
[03/23 21:53:21    127s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:21    127s] One DDP V2 for no tweak run.
[03/23 21:53:21    127s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3137.8M, EPOCH TIME: 1679622801.284767
[03/23 21:53:21    127s] OPERPROF:         Starting spMPad at level 5, MEM:3138.8M, EPOCH TIME: 1679622801.289710
[03/23 21:53:21    127s] OPERPROF:           Starting spContextMPad at level 6, MEM:3138.8M, EPOCH TIME: 1679622801.290004
[03/23 21:53:21    127s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3138.8M, EPOCH TIME: 1679622801.290074
[03/23 21:53:21    127s] MP Top (2598): mp=1.122. U=0.312.
[03/23 21:53:21    127s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:3138.8M, EPOCH TIME: 1679622801.291106
[03/23 21:53:21    127s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3138.8M, EPOCH TIME: 1679622801.291647
[03/23 21:53:21    127s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3138.8M, EPOCH TIME: 1679622801.291742
[03/23 21:53:21    127s] OPERPROF:             Starting InitSKP at level 7, MEM:3138.8M, EPOCH TIME: 1679622801.292186
[03/23 21:53:21    127s] no activity file in design. spp won't run.
[03/23 21:53:21    127s] no activity file in design. spp won't run.
[03/23 21:53:21    127s] Edge Data Id : 32292 / 4294967295
[03/23 21:53:21    127s] Data Id : 24608 / 4294967295
[03/23 21:53:21    128s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[03/23 21:53:21    128s] OPERPROF:             Finished InitSKP at level 7, CPU:0.348, REAL:0.206, MEM:3187.9M, EPOCH TIME: 1679622801.498011
[03/23 21:53:21    128s] Wait...
[03/23 21:53:21    128s] Timing cost in AAE based: 6541.4458767162986987
[03/23 21:53:21    128s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.376, REAL:0.219, MEM:3219.9M, EPOCH TIME: 1679622801.511189
[03/23 21:53:21    128s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.376, REAL:0.220, MEM:3219.9M, EPOCH TIME: 1679622801.511614
[03/23 21:53:21    128s] SKP cleared!
[03/23 21:53:21    128s] AAE Timing clean up.
[03/23 21:53:21    128s] Tweakage: fix icg 1, fix clk 0.
[03/23 21:53:21    128s] Tweakage: density cost 1, scale 0.4.
[03/23 21:53:21    128s] Tweakage: activity cost 0, scale 1.0.
[03/23 21:53:21    128s] Tweakage: timing cost on, scale 1.0.
[03/23 21:53:21    128s] OPERPROF:         Starting CoreOperation at level 5, MEM:3235.9M, EPOCH TIME: 1679622801.518421
[03/23 21:53:21    128s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3235.9M, EPOCH TIME: 1679622801.520393
[03/23 21:53:21    128s] Tweakage swap 89 pairs.
[03/23 21:53:21    128s] Tweakage swap 8 pairs.
[03/23 21:53:21    128s] Tweakage swap 1 pairs.
[03/23 21:53:21    128s] Tweakage swap 0 pairs.
[03/23 21:53:21    128s] Tweakage swap 0 pairs.
[03/23 21:53:21    128s] Tweakage swap 0 pairs.
[03/23 21:53:21    128s] Tweakage swap 0 pairs.
[03/23 21:53:22    128s] Tweakage swap 0 pairs.
[03/23 21:53:22    128s] Tweakage swap 24 pairs.
[03/23 21:53:22    128s] Tweakage swap 1 pairs.
[03/23 21:53:22    128s] Tweakage swap 1 pairs.
[03/23 21:53:22    128s] Tweakage swap 0 pairs.
[03/23 21:53:22    128s] Tweakage swap 3 pairs.
[03/23 21:53:22    128s] Tweakage swap 0 pairs.
[03/23 21:53:22    128s] Tweakage swap 0 pairs.
[03/23 21:53:22    129s] Tweakage swap 0 pairs.
[03/23 21:53:22    129s] Tweakage swap 1 pairs.
[03/23 21:53:22    129s] Tweakage swap 0 pairs.
[03/23 21:53:22    129s] Tweakage swap 0 pairs.
[03/23 21:53:22    129s] Tweakage swap 0 pairs.
[03/23 21:53:22    129s] Tweakage move 173 insts.
[03/23 21:53:22    129s] Tweakage move 54 insts.
[03/23 21:53:22    129s] Tweakage move 13 insts.
[03/23 21:53:22    129s] Tweakage move 1 insts.
[03/23 21:53:22    129s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:1.013, REAL:0.983, MEM:3235.9M, EPOCH TIME: 1679622802.503730
[03/23 21:53:22    129s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.016, REAL:0.985, MEM:3235.9M, EPOCH TIME: 1679622802.503916
[03/23 21:53:22    129s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.407, REAL:1.220, MEM:3139.9M, EPOCH TIME: 1679622802.505018
[03/23 21:53:22    129s] Move report: Congestion aware Tweak moves 321 insts, mean move: 4.16 um, max move: 44.40 um 
[03/23 21:53:22    129s] 	Max move on inst (buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31): (164.60, 334.60) --> (149.00, 363.40)
[03/23 21:53:22    129s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.4, real=0:00:01.0, mem=3139.9mb) @(0:02:08 - 0:02:09).
[03/23 21:53:22    129s] 
[03/23 21:53:22    129s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:53:22    129s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:53:22    129s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:22    129s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:53:22    129s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3139.9MB) @(0:02:09 - 0:02:09).
[03/23 21:53:22    129s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:53:22    129s] Move report: Detail placement moves 321 insts, mean move: 4.16 um, max move: 44.40 um 
[03/23 21:53:22    129s] 	Max move on inst (buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31): (164.60, 334.60) --> (149.00, 363.40)
[03/23 21:53:22    129s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3139.9MB
[03/23 21:53:22    129s] Statistics of distance of Instance movement in refine placement:
[03/23 21:53:22    129s]   maximum (X+Y) =        44.40 um
[03/23 21:53:22    129s]   inst (buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31) with max move: (164.6, 334.6) -> (149, 363.4)
[03/23 21:53:22    129s]   mean    (X+Y) =         4.16 um
[03/23 21:53:22    129s] Summary Report:
[03/23 21:53:22    129s] Instances move: 321 (out of 2598 movable)
[03/23 21:53:22    129s] Instances flipped: 0
[03/23 21:53:22    129s] Mean displacement: 4.16 um
[03/23 21:53:22    129s] Max displacement: 44.40 um (Instance: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31) (164.6, 334.6) -> (149, 363.4)
[03/23 21:53:22    129s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TR
[03/23 21:53:22    129s] Total instances moved : 321
[03/23 21:53:22    129s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.540, REAL:1.283, MEM:3139.9M, EPOCH TIME: 1679622802.564622
[03/23 21:53:22    129s] Total net bbox length = 6.759e+04 (3.080e+04 3.679e+04) (ext = 2.949e+03)
[03/23 21:53:22    129s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3139.9MB
[03/23 21:53:22    129s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=3139.9MB) @(0:02:08 - 0:02:09).
[03/23 21:53:22    129s] *** Finished refinePlace (0:02:09 mem=3139.9M) ***
[03/23 21:53:22    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.15
[03/23 21:53:22    129s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.547, REAL:1.289, MEM:3139.9M, EPOCH TIME: 1679622802.566008
[03/23 21:53:22    129s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3139.9M, EPOCH TIME: 1679622802.566094
[03/23 21:53:22    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:22    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:22    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:22    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:22    129s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.005, MEM:3139.9M, EPOCH TIME: 1679622802.571191
[03/23 21:53:22    129s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.585, REAL:1.325, MEM:3139.9M, EPOCH TIME: 1679622802.571356
[03/23 21:53:22    129s] eGR doReRoute: optGuide
[03/23 21:53:22    129s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3139.9M, EPOCH TIME: 1679622802.595170
[03/23 21:53:22    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:22    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:22    129s] All LLGs are deleted
[03/23 21:53:22    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:22    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:22    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3139.9M, EPOCH TIME: 1679622802.595350
[03/23 21:53:22    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3139.9M, EPOCH TIME: 1679622802.595436
[03/23 21:53:22    129s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3139.9M, EPOCH TIME: 1679622802.595603
[03/23 21:53:22    129s] {MMLU 0 25 2689}
[03/23 21:53:22    129s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=3139.9M
[03/23 21:53:22    129s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=3139.9M
[03/23 21:53:22    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:22    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:22    129s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3139.88 MB )
[03/23 21:53:22    129s] (I)      ================== Layers ==================
[03/23 21:53:22    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:22    129s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:53:22    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:22    129s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:53:22    129s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:53:22    129s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:53:22    129s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:53:22    129s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:53:22    129s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:53:22    129s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:53:22    129s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:53:22    129s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:53:22    129s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:53:22    129s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:53:22    129s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:53:22    129s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:53:22    129s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:53:22    129s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:53:22    129s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:53:22    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:22    129s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:53:22    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:22    129s] (I)      Started Import and model ( Curr Mem: 3139.88 MB )
[03/23 21:53:22    129s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:22    129s] (I)      == Non-default Options ==
[03/23 21:53:22    129s] (I)      Maximum routing layer                              : 4
[03/23 21:53:22    129s] (I)      Number of threads                                  : 6
[03/23 21:53:22    129s] (I)      Method to set GCell size                           : row
[03/23 21:53:22    129s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:53:22    129s] (I)      Use row-based GCell size
[03/23 21:53:22    129s] (I)      Use row-based GCell align
[03/23 21:53:22    129s] (I)      layer 0 area = 89000
[03/23 21:53:22    129s] (I)      layer 1 area = 120000
[03/23 21:53:22    129s] (I)      layer 2 area = 120000
[03/23 21:53:22    129s] (I)      layer 3 area = 120000
[03/23 21:53:22    129s] (I)      GCell unit size   : 3600
[03/23 21:53:22    129s] (I)      GCell multiplier  : 1
[03/23 21:53:22    129s] (I)      GCell row height  : 3600
[03/23 21:53:22    129s] (I)      Actual row height : 3600
[03/23 21:53:22    129s] (I)      GCell align ref   : 7000 7000
[03/23 21:53:22    129s] [NR-eGR] Track table information for default rule: 
[03/23 21:53:22    129s] [NR-eGR] M1 has single uniform track structure
[03/23 21:53:22    129s] [NR-eGR] M2 has single uniform track structure
[03/23 21:53:22    129s] [NR-eGR] M3 has single uniform track structure
[03/23 21:53:22    129s] [NR-eGR] M4 has single uniform track structure
[03/23 21:53:22    129s] [NR-eGR] M5 has single uniform track structure
[03/23 21:53:22    129s] [NR-eGR] M6 has single uniform track structure
[03/23 21:53:22    129s] [NR-eGR] MQ has single uniform track structure
[03/23 21:53:22    129s] [NR-eGR] LM has single uniform track structure
[03/23 21:53:22    129s] (I)      ============== Default via ===============
[03/23 21:53:22    129s] (I)      +---+------------------+-----------------+
[03/23 21:53:22    129s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:53:22    129s] (I)      +---+------------------+-----------------+
[03/23 21:53:22    129s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:53:22    129s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 21:53:22    129s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:53:22    129s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:53:22    129s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 21:53:22    129s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:53:22    129s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:53:22    129s] (I)      +---+------------------+-----------------+
[03/23 21:53:22    129s] [NR-eGR] Read 5606 PG shapes
[03/23 21:53:22    129s] [NR-eGR] Read 0 clock shapes
[03/23 21:53:22    129s] [NR-eGR] Read 0 other shapes
[03/23 21:53:22    129s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:53:22    129s] [NR-eGR] #Instance Blockages : 0
[03/23 21:53:22    129s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:53:22    129s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:53:22    129s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:53:22    129s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:53:22    129s] [NR-eGR] #Other Blockages    : 0
[03/23 21:53:22    129s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:53:22    129s] [NR-eGR] Num Prerouted Nets = 25  Num Prerouted Wires = 2574
[03/23 21:53:22    129s] [NR-eGR] Read 2689 nets ( ignored 25 )
[03/23 21:53:22    129s] (I)      early_global_route_priority property id does not exist.
[03/23 21:53:22    129s] (I)      Read Num Blocks=5606  Num Prerouted Wires=2574  Num CS=0
[03/23 21:53:22    129s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 1270
[03/23 21:53:22    129s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 1097
[03/23 21:53:22    129s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 207
[03/23 21:53:22    129s] (I)      Number of ignored nets                =     25
[03/23 21:53:22    129s] (I)      Number of connected nets              =      0
[03/23 21:53:22    129s] (I)      Number of fixed nets                  =     25.  Ignored: Yes
[03/23 21:53:22    129s] (I)      Number of clock nets                  =     25.  Ignored: No
[03/23 21:53:22    129s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:53:22    129s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:53:22    129s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:53:22    129s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:53:22    129s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:53:22    129s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:53:22    129s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:53:22    129s] (I)      Ndr track 0 does not exist
[03/23 21:53:22    129s] (I)      Ndr track 0 does not exist
[03/23 21:53:22    129s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:53:22    129s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:53:22    129s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:53:22    129s] (I)      Site width          :   400  (dbu)
[03/23 21:53:22    129s] (I)      Row height          :  3600  (dbu)
[03/23 21:53:22    129s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:53:22    129s] (I)      GCell width         :  3600  (dbu)
[03/23 21:53:22    129s] (I)      GCell height        :  3600  (dbu)
[03/23 21:53:22    129s] (I)      Grid                :    83   111     4
[03/23 21:53:22    129s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:53:22    129s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:53:22    129s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:53:22    129s] (I)      Default wire width  :   160   200   200   200
[03/23 21:53:22    129s] (I)      Default wire space  :   160   200   200   200
[03/23 21:53:22    129s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:53:22    129s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:53:22    129s] (I)      First track coord   :   400   400   400   400
[03/23 21:53:22    129s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:53:22    129s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:53:22    129s] (I)      Num of masks        :     1     1     1     1
[03/23 21:53:22    129s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:53:22    129s] (I)      --------------------------------------------------------
[03/23 21:53:22    129s] 
[03/23 21:53:22    129s] [NR-eGR] ============ Routing rule table ============
[03/23 21:53:22    129s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 21:53:22    129s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 21:53:22    129s] (I)                    Layer    2    3    4 
[03/23 21:53:22    129s] (I)                    Pitch  800  800  800 
[03/23 21:53:22    129s] (I)             #Used tracks    2    2    2 
[03/23 21:53:22    129s] (I)       #Fully used tracks    1    1    1 
[03/23 21:53:22    129s] [NR-eGR] Rule id: 1  Nets: 2664
[03/23 21:53:22    129s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:53:22    129s] (I)                    Layer    2    3    4 
[03/23 21:53:22    129s] (I)                    Pitch  400  400  400 
[03/23 21:53:22    129s] (I)             #Used tracks    1    1    1 
[03/23 21:53:22    129s] (I)       #Fully used tracks    1    1    1 
[03/23 21:53:22    129s] [NR-eGR] ========================================
[03/23 21:53:22    129s] [NR-eGR] 
[03/23 21:53:22    129s] (I)      =============== Blocked Tracks ===============
[03/23 21:53:22    129s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:22    129s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:53:22    129s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:22    129s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:53:22    129s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:53:22    129s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:53:22    129s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:53:22    129s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:22    129s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3139.88 MB )
[03/23 21:53:22    129s] (I)      Reset routing kernel
[03/23 21:53:22    129s] (I)      Started Global Routing ( Curr Mem: 3139.88 MB )
[03/23 21:53:22    129s] (I)      totalPins=8753  totalGlobalPin=8640 (98.71%)
[03/23 21:53:22    129s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:53:22    129s] [NR-eGR] Layer group 1: route 2664 net(s) in layer range [2, 4]
[03/23 21:53:22    129s] (I)      
[03/23 21:53:22    129s] (I)      ============  Phase 1a Route ============
[03/23 21:53:22    129s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 90
[03/23 21:53:22    129s] (I)      Usage: 19637 = (8962 H, 10675 V) = (15.70% H, 8.09% V) = (3.226e+04um H, 3.843e+04um V)
[03/23 21:53:22    129s] (I)      
[03/23 21:53:22    129s] (I)      ============  Phase 1b Route ============
[03/23 21:53:22    129s] (I)      Usage: 19657 = (8966 H, 10691 V) = (15.70% H, 8.10% V) = (3.228e+04um H, 3.849e+04um V)
[03/23 21:53:22    129s] (I)      Overflow of layer group 1: 5.31% H + 0.16% V. EstWL: 7.076520e+04um
[03/23 21:53:22    129s] (I)      Congestion metric : 5.31%H 0.16%V, 5.46%HV
[03/23 21:53:22    129s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:53:22    129s] (I)      
[03/23 21:53:22    129s] (I)      ============  Phase 1c Route ============
[03/23 21:53:22    129s] (I)      Level2 Grid: 17 x 23
[03/23 21:53:22    129s] (I)      Usage: 19661 = (8966 H, 10695 V) = (15.70% H, 8.10% V) = (3.228e+04um H, 3.850e+04um V)
[03/23 21:53:22    129s] (I)      
[03/23 21:53:22    129s] (I)      ============  Phase 1d Route ============
[03/23 21:53:22    129s] (I)      Usage: 19661 = (8966 H, 10695 V) = (15.70% H, 8.10% V) = (3.228e+04um H, 3.850e+04um V)
[03/23 21:53:22    129s] (I)      
[03/23 21:53:22    129s] (I)      ============  Phase 1e Route ============
[03/23 21:53:22    129s] (I)      Usage: 19754 = (8960 H, 10794 V) = (15.69% H, 8.18% V) = (3.226e+04um H, 3.886e+04um V)
[03/23 21:53:22    129s] [NR-eGR] Early Global Route overflow of layer group 1: 5.25% H + 0.17% V. EstWL: 7.111440e+04um
[03/23 21:53:22    129s] (I)      
[03/23 21:53:22    129s] (I)      ============  Phase 1l Route ============
[03/23 21:53:22    129s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:53:22    129s] (I)      Layer  2:      74906     15758        15         639       81531    ( 0.78%) 
[03/23 21:53:22    129s] (I)      Layer  3:      58955     11217       201         684       81234    ( 0.83%) 
[03/23 21:53:22    129s] (I)      Layer  4:      60178      2705         6         720       81450    ( 0.88%) 
[03/23 21:53:22    129s] (I)      Total:        194039     29680       222        2043      244215    ( 0.83%) 
[03/23 21:53:22    129s] (I)      
[03/23 21:53:22    129s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:53:22    129s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 21:53:22    129s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 21:53:22    129s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 21:53:22    129s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:53:22    129s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:53:22    129s] [NR-eGR]      M2 ( 2)        10( 0.11%)         1( 0.01%)         0( 0.00%)   ( 0.12%) 
[03/23 21:53:22    129s] [NR-eGR]      M3 ( 3)       141( 1.56%)         5( 0.06%)         1( 0.01%)   ( 1.63%) 
[03/23 21:53:22    129s] [NR-eGR]      M4 ( 4)         4( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[03/23 21:53:22    129s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:53:22    129s] [NR-eGR]        Total       155( 0.57%)         6( 0.02%)         1( 0.00%)   ( 0.60%) 
[03/23 21:53:22    129s] [NR-eGR] 
[03/23 21:53:22    129s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3139.88 MB )
[03/23 21:53:22    129s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:53:22    129s] [NR-eGR] Overflow after Early Global Route 1.61% H + 0.03% V
[03/23 21:53:22    129s] (I)      ============= Track Assignment ============
[03/23 21:53:22    129s] (I)      Started Track Assignment (6T) ( Curr Mem: 3139.88 MB )
[03/23 21:53:22    129s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 21:53:22    129s] (I)      Run Multi-thread track assignment
[03/23 21:53:22    129s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3139.88 MB )
[03/23 21:53:22    129s] (I)      Started Export ( Curr Mem: 3139.88 MB )
[03/23 21:53:22    129s] [NR-eGR]             Length (um)   Vias 
[03/23 21:53:22    129s] [NR-eGR] -------------------------------
[03/23 21:53:22    129s] [NR-eGR]  M1  (1H)             0   9452 
[03/23 21:53:22    129s] [NR-eGR]  M2  (2V)         39756  13708 
[03/23 21:53:22    129s] [NR-eGR]  M3  (3H)         37067   1007 
[03/23 21:53:22    129s] [NR-eGR]  M4  (4V)          7041      0 
[03/23 21:53:22    129s] [NR-eGR]  M5  (5H)             0      0 
[03/23 21:53:22    129s] [NR-eGR]  M6  (6V)             0      0 
[03/23 21:53:22    129s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 21:53:22    129s] [NR-eGR]  LM  (8V)             0      0 
[03/23 21:53:22    129s] [NR-eGR] -------------------------------
[03/23 21:53:22    129s] [NR-eGR]      Total        83863  24167 
[03/23 21:53:22    129s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:53:22    129s] [NR-eGR] Total half perimeter of net bounding box: 67587um
[03/23 21:53:22    129s] [NR-eGR] Total length: 83863um, number of vias: 24167
[03/23 21:53:22    129s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:53:22    129s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 21:53:22    129s] [NR-eGR] --------------------------------------------------------------------------
[03/23 21:53:22    129s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 3114.15 MB )
[03/23 21:53:22    129s] Saved RC grid cleaned up.
[03/23 21:53:22    129s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.23 sec, Curr Mem: 3062.15 MB )
[03/23 21:53:22    129s] (I)      ======================================= Runtime Summary =======================================
[03/23 21:53:22    129s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 21:53:22    129s] (I)      -----------------------------------------------------------------------------------------------
[03/23 21:53:22    129s] (I)       Early Global Route kernel                   100.00%  91.42 sec  91.65 sec  0.23 sec  0.29 sec 
[03/23 21:53:22    129s] (I)       +-Import and model                           15.04%  91.43 sec  91.46 sec  0.03 sec  0.03 sec 
[03/23 21:53:22    129s] (I)       | +-Create place DB                           4.76%  91.43 sec  91.44 sec  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | | +-Import place data                       4.68%  91.43 sec  91.44 sec  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | | | +-Read instances and placement          1.52%  91.43 sec  91.43 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Read nets                             3.01%  91.43 sec  91.44 sec  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | +-Create route DB                           7.35%  91.44 sec  91.46 sec  0.02 sec  0.02 sec 
[03/23 21:53:22    129s] (I)       | | +-Import route data (6T)                  7.12%  91.44 sec  91.46 sec  0.02 sec  0.02 sec 
[03/23 21:53:22    129s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.10%  91.44 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Read routing blockages              0.00%  91.44 sec  91.44 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Read instance blockages             0.21%  91.44 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Read PG blockages                   0.21%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Read clock blockages                0.03%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Read other blockages                0.03%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Read halo blockages                 0.01%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Read boundary cut boxes             0.01%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Read blackboxes                       0.02%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Read prerouted                        0.77%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Read unlegalized nets                 0.14%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Read nets                             0.66%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Set up via pillars                    0.02%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Initialize 3D grid graph              0.03%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Model blockage capacity               1.12%  91.45 sec  91.46 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Initialize 3D capacity              0.94%  91.45 sec  91.45 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | +-Read aux data                             0.00%  91.46 sec  91.46 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | +-Others data preparation                   0.13%  91.46 sec  91.46 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | +-Create route kernel                       2.29%  91.46 sec  91.46 sec  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       +-Global Routing                             23.25%  91.46 sec  91.52 sec  0.05 sec  0.08 sec 
[03/23 21:53:22    129s] (I)       | +-Initialization                            0.32%  91.46 sec  91.46 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | +-Net group 1                              21.66%  91.46 sec  91.51 sec  0.05 sec  0.07 sec 
[03/23 21:53:22    129s] (I)       | | +-Generate topology (6T)                  0.99%  91.46 sec  91.47 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | +-Phase 1a                                3.14%  91.47 sec  91.47 sec  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | | | +-Pattern routing (6T)                  2.10%  91.47 sec  91.47 sec  0.00 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.43%  91.47 sec  91.47 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Add via demand to 2D                  0.35%  91.47 sec  91.47 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | +-Phase 1b                                1.51%  91.48 sec  91.48 sec  0.00 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | | | +-Monotonic routing (6T)                1.29%  91.48 sec  91.48 sec  0.00 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | | +-Phase 1c                                1.74%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Two level Routing                     1.64%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Two Level Routing (Regular)         0.86%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Two Level Routing (Strong)          0.55%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | +-Phase 1d                                5.94%  91.48 sec  91.50 sec  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | | | +-Detoured routing (6T)                 2.36%  91.48 sec  91.49 sec  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | | +-Phase 1e                                0.78%  91.50 sec  91.50 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | +-Route legalization                    0.60%  91.50 sec  91.50 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | | | +-Legalize Blockage Violations        0.53%  91.50 sec  91.50 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | | +-Phase 1l                                6.27%  91.50 sec  91.51 sec  0.01 sec  0.03 sec 
[03/23 21:53:22    129s] (I)       | | | +-Layer assignment (6T)                 5.87%  91.50 sec  91.51 sec  0.01 sec  0.03 sec 
[03/23 21:53:22    129s] (I)       | +-Clean cong LA                             0.00%  91.51 sec  91.51 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       +-Export 3D cong map                          0.46%  91.52 sec  91.52 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | +-Export 2D cong map                        0.10%  91.52 sec  91.52 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       +-Extract Global 3D Wires                     0.18%  91.52 sec  91.52 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       +-Track Assignment (6T)                       3.58%  91.52 sec  91.53 sec  0.01 sec  0.04 sec 
[03/23 21:53:22    129s] (I)       | +-Initialization                            0.06%  91.52 sec  91.52 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | +-Track Assignment Kernel                   3.29%  91.52 sec  91.53 sec  0.01 sec  0.04 sec 
[03/23 21:53:22    129s] (I)       | +-Free Memory                               0.00%  91.53 sec  91.53 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       +-Export                                     44.20%  91.53 sec  91.63 sec  0.10 sec  0.11 sec 
[03/23 21:53:22    129s] (I)       | +-Export DB wires                           3.76%  91.53 sec  91.54 sec  0.01 sec  0.02 sec 
[03/23 21:53:22    129s] (I)       | | +-Export all nets (6T)                    2.39%  91.53 sec  91.54 sec  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | | +-Set wire vias (6T)                      1.02%  91.54 sec  91.54 sec  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)       | +-Report wirelength                         4.36%  91.54 sec  91.55 sec  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | +-Update net boxes                          1.06%  91.55 sec  91.55 sec  0.00 sec  0.01 sec 
[03/23 21:53:22    129s] (I)       | +-Update timing                            34.67%  91.55 sec  91.63 sec  0.08 sec  0.08 sec 
[03/23 21:53:22    129s] (I)       +-Postprocess design                          7.18%  91.63 sec  91.65 sec  0.02 sec  0.02 sec 
[03/23 21:53:22    129s] (I)      ======================= Summary by functions ========================
[03/23 21:53:22    129s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:53:22    129s] (I)      ---------------------------------------------------------------------
[03/23 21:53:22    129s] (I)        0  Early Global Route kernel           100.00%  0.23 sec  0.29 sec 
[03/23 21:53:22    129s] (I)        1  Export                               44.20%  0.10 sec  0.11 sec 
[03/23 21:53:22    129s] (I)        1  Global Routing                       23.25%  0.05 sec  0.08 sec 
[03/23 21:53:22    129s] (I)        1  Import and model                     15.04%  0.03 sec  0.03 sec 
[03/23 21:53:22    129s] (I)        1  Postprocess design                    7.18%  0.02 sec  0.02 sec 
[03/23 21:53:22    129s] (I)        1  Track Assignment (6T)                 3.58%  0.01 sec  0.04 sec 
[03/23 21:53:22    129s] (I)        1  Export 3D cong map                    0.46%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        1  Extract Global 3D Wires               0.18%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        2  Update timing                        34.67%  0.08 sec  0.08 sec 
[03/23 21:53:22    129s] (I)        2  Net group 1                          21.66%  0.05 sec  0.07 sec 
[03/23 21:53:22    129s] (I)        2  Create route DB                       7.35%  0.02 sec  0.02 sec 
[03/23 21:53:22    129s] (I)        2  Create place DB                       4.76%  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        2  Report wirelength                     4.36%  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        2  Export DB wires                       3.76%  0.01 sec  0.02 sec 
[03/23 21:53:22    129s] (I)        2  Track Assignment Kernel               3.29%  0.01 sec  0.04 sec 
[03/23 21:53:22    129s] (I)        2  Create route kernel                   2.29%  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        2  Update net boxes                      1.06%  0.00 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        2  Initialization                        0.38%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        2  Others data preparation               0.13%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        2  Export 2D cong map                    0.10%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        3  Import route data (6T)                7.12%  0.02 sec  0.02 sec 
[03/23 21:53:22    129s] (I)        3  Phase 1l                              6.27%  0.01 sec  0.03 sec 
[03/23 21:53:22    129s] (I)        3  Phase 1d                              5.94%  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        3  Import place data                     4.68%  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        3  Phase 1a                              3.14%  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        3  Export all nets (6T)                  2.39%  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        3  Phase 1c                              1.74%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        3  Phase 1b                              1.51%  0.00 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        3  Set wire vias (6T)                    1.02%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        3  Generate topology (6T)                0.99%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        3  Phase 1e                              0.78%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Layer assignment (6T)                 5.87%  0.01 sec  0.03 sec 
[03/23 21:53:22    129s] (I)        4  Read nets                             3.67%  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        4  Detoured routing (6T)                 2.36%  0.01 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        4  Pattern routing (6T)                  2.10%  0.00 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        4  Two level Routing                     1.64%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Read instances and placement          1.52%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Monotonic routing (6T)                1.29%  0.00 sec  0.01 sec 
[03/23 21:53:22    129s] (I)        4  Model blockage capacity               1.12%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Read blockages ( Layer 2-4 )          1.10%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Read prerouted                        0.77%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Route legalization                    0.60%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Pattern Routing Avoiding Blockages    0.43%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Add via demand to 2D                  0.35%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Read unlegalized nets                 0.14%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Initialize 3D capacity                0.94%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Two Level Routing (Regular)           0.86%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Two Level Routing (Strong)            0.55%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Legalize Blockage Violations          0.53%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Read instance blockages               0.21%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Read PG blockages                     0.21%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 21:53:22    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:22    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:22    129s] Extraction called for design 'PE_top' of instances=2622 and nets=2691 using extraction engine 'preRoute' .
[03/23 21:53:22    129s] PreRoute RC Extraction called for design PE_top.
[03/23 21:53:22    129s] RC Extraction called in multi-corner(1) mode.
[03/23 21:53:22    129s] RCMode: PreRoute
[03/23 21:53:22    129s]       RC Corner Indexes            0   
[03/23 21:53:22    129s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:53:22    129s] Resistance Scaling Factor    : 1.00000 
[03/23 21:53:22    129s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:53:22    129s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:53:22    129s] Shrink Factor                : 1.00000
[03/23 21:53:22    129s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:53:22    129s] Using Quantus QRC technology file ...
[03/23 21:53:22    129s] 
[03/23 21:53:22    129s] Trim Metal Layers:
[03/23 21:53:22    129s] LayerId::1 widthSet size::1
[03/23 21:53:22    129s] LayerId::2 widthSet size::1
[03/23 21:53:22    129s] LayerId::3 widthSet size::1
[03/23 21:53:22    129s] LayerId::4 widthSet size::1
[03/23 21:53:22    129s] LayerId::5 widthSet size::1
[03/23 21:53:22    129s] LayerId::6 widthSet size::1
[03/23 21:53:22    129s] LayerId::7 widthSet size::1
[03/23 21:53:22    129s] LayerId::8 widthSet size::1
[03/23 21:53:22    129s] Updating RC grid for preRoute extraction ...
[03/23 21:53:22    129s] eee: pegSigSF::1.070000
[03/23 21:53:22    129s] Initializing multi-corner resistance tables ...
[03/23 21:53:22    129s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:53:22    129s] eee: l::2 avDens::0.127806 usedTrk::1127.253055 availTrk::8820.000000 sigTrk::1127.253055
[03/23 21:53:22    129s] eee: l::3 avDens::0.116261 usedTrk::1130.058332 availTrk::9720.000000 sigTrk::1130.058332
[03/23 21:53:22    129s] eee: l::4 avDens::0.023301 usedTrk::226.483333 availTrk::9720.000000 sigTrk::226.483333
[03/23 21:53:22    129s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:22    129s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:22    129s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:22    129s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:22    129s] {RT rc-typ 0 4 4 0}
[03/23 21:53:22    129s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.064062 aWlH=0.000000 lMod=0 pMax=0.809200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:53:22    129s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3062.152M)
[03/23 21:53:22    129s] Compute RC Scale Done ...
[03/23 21:53:22    129s] OPERPROF: Starting HotSpotCal at level 1, MEM:3081.2M, EPOCH TIME: 1679622802.956944
[03/23 21:53:22    129s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:22    129s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:53:22    129s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:22    129s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:53:22    129s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:22    129s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:22    129s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:53:22    129s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3081.2M, EPOCH TIME: 1679622802.962320
[03/23 21:53:22    129s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[03/23 21:53:22    129s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 21:53:22    129s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:09.8/0:03:46.5 (0.6), mem = 3081.2M
[03/23 21:53:22    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.21
[03/23 21:53:22    129s] ### Creating RouteCongInterface, started
[03/23 21:53:22    129s] 
[03/23 21:53:22    129s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 21:53:22    129s] 
[03/23 21:53:22    129s] #optDebug: {0, 1.000}
[03/23 21:53:22    129s] ### Creating RouteCongInterface, finished
[03/23 21:53:22    129s] Updated routing constraints on 0 nets.
[03/23 21:53:22    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.21
[03/23 21:53:22    129s] Bottom Preferred Layer:
[03/23 21:53:22    129s] +-----------+------------+----------+
[03/23 21:53:22    129s] |   Layer   |    CLK     |   Rule   |
[03/23 21:53:22    129s] +-----------+------------+----------+
[03/23 21:53:22    129s] | M3 (z=3)  |         25 | default  |
[03/23 21:53:22    129s] +-----------+------------+----------+
[03/23 21:53:22    129s] Via Pillar Rule:
[03/23 21:53:22    129s]     None
[03/23 21:53:22    129s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:02:09.8/0:03:46.5 (0.6), mem = 3081.2M
[03/23 21:53:22    129s] 
[03/23 21:53:22    129s] =============================================================================================
[03/23 21:53:22    129s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.14-s109_1
[03/23 21:53:22    129s] =============================================================================================
[03/23 21:53:22    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:22    129s] ---------------------------------------------------------------------------------------------
[03/23 21:53:22    129s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  59.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:53:22    129s] [ MISC                   ]          0:00:00.0  (  40.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:22    129s] ---------------------------------------------------------------------------------------------
[03/23 21:53:22    129s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:53:22    129s] ---------------------------------------------------------------------------------------------
[03/23 21:53:22    129s] 
[03/23 21:53:22    129s] End: GigaOpt Route Type Constraints Refinement
[03/23 21:53:22    129s] skip EGR on cluster skew clock nets.
[03/23 21:53:23    129s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:53:23    129s] #################################################################################
[03/23 21:53:23    129s] # Design Stage: PreRoute
[03/23 21:53:23    129s] # Design Name: PE_top
[03/23 21:53:23    129s] # Design Mode: 130nm
[03/23 21:53:23    129s] # Analysis Mode: MMMC OCV 
[03/23 21:53:23    129s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:53:23    129s] # Signoff Settings: SI Off 
[03/23 21:53:23    129s] #################################################################################
[03/23 21:53:23    130s] Topological Sorting (REAL = 0:00:00.0, MEM = 3100.3M, InitMEM = 3099.3M)
[03/23 21:53:23    130s] Calculate early delays in OCV mode...
[03/23 21:53:23    130s] Calculate late delays in OCV mode...
[03/23 21:53:23    130s] Start delay calculation (fullDC) (6 T). (MEM=3101.32)
[03/23 21:53:23    130s] End AAE Lib Interpolated Model. (MEM=3121.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:23    130s] Total number of fetched objects 2689
[03/23 21:53:23    130s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:23    130s] End delay calculation. (MEM=3365.18 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 21:53:23    130s] End delay calculation (fullDC). (MEM=3365.18 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 21:53:23    130s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3365.2M) ***
[03/23 21:53:23    130s] Begin: GigaOpt postEco DRV Optimization
[03/23 21:53:23    130s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[03/23 21:53:23    130s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:10.8/0:03:47.0 (0.6), mem = 3373.2M
[03/23 21:53:23    130s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:23    130s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:23    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.22
[03/23 21:53:23    130s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:23    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:11 mem=3373.2M
[03/23 21:53:23    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:3373.2M, EPOCH TIME: 1679622803.435480
[03/23 21:53:23    130s] Processing tracks to init pin-track alignment.
[03/23 21:53:23    130s] z: 2, totalTracks: 1
[03/23 21:53:23    130s] z: 4, totalTracks: 1
[03/23 21:53:23    130s] z: 6, totalTracks: 1
[03/23 21:53:23    130s] z: 8, totalTracks: 1
[03/23 21:53:23    130s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:23    130s] All LLGs are deleted
[03/23 21:53:23    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:23    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:23    130s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3373.2M, EPOCH TIME: 1679622803.439385
[03/23 21:53:23    130s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3373.2M, EPOCH TIME: 1679622803.439655
[03/23 21:53:23    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3373.2M, EPOCH TIME: 1679622803.440416
[03/23 21:53:23    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:23    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:23    130s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3469.2M, EPOCH TIME: 1679622803.443782
[03/23 21:53:23    130s] Max number of tech site patterns supported in site array is 256.
[03/23 21:53:23    130s] Core basic site is IBM13SITE
[03/23 21:53:23    130s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3469.2M, EPOCH TIME: 1679622803.458142
[03/23 21:53:23    130s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:53:23    130s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:53:23    130s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.006, MEM:3501.2M, EPOCH TIME: 1679622803.463987
[03/23 21:53:23    130s] Fast DP-INIT is on for default
[03/23 21:53:23    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:53:23    130s] Atter site array init, number of instance map data is 0.
[03/23 21:53:23    130s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.026, REAL:0.026, MEM:3501.2M, EPOCH TIME: 1679622803.469682
[03/23 21:53:23    130s] 
[03/23 21:53:23    130s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:23    130s] 
[03/23 21:53:23    130s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:23    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.032, MEM:3405.2M, EPOCH TIME: 1679622803.472120
[03/23 21:53:23    130s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3405.2M, EPOCH TIME: 1679622803.472243
[03/23 21:53:23    130s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3405.2M, EPOCH TIME: 1679622803.475463
[03/23 21:53:23    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3405.2MB).
[03/23 21:53:23    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.041, MEM:3405.2M, EPOCH TIME: 1679622803.476259
[03/23 21:53:23    130s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:53:23    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=3405.2M
[03/23 21:53:23    130s] ### Creating RouteCongInterface, started
[03/23 21:53:23    130s] 
[03/23 21:53:23    130s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 21:53:23    130s] 
[03/23 21:53:23    130s] #optDebug: {0, 1.000}
[03/23 21:53:23    130s] ### Creating RouteCongInterface, finished
[03/23 21:53:23    130s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=3405.2M
[03/23 21:53:23    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=3405.2M
[03/23 21:53:23    131s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 21:53:23    131s] [GPS-DRV] maxDensity (design): 0.95
[03/23 21:53:23    131s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 21:53:23    131s] [GPS-DRV] All active and enabled setup views
[03/23 21:53:23    131s] [GPS-DRV]     setupAnalysis
[03/23 21:53:23    131s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:53:23    131s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:53:23    131s] [GPS-DRV] maxFanoutLoad on
[03/23 21:53:23    131s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 21:53:23    131s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 21:53:23    131s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 21:53:23    131s] [GPS-DRV] timing-driven DRV settings
[03/23 21:53:23    131s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 21:53:23    131s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3563.5M, EPOCH TIME: 1679622803.754321
[03/23 21:53:23    131s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3563.5M, EPOCH TIME: 1679622803.754440
[03/23 21:53:23    131s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:23    131s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:23    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:53:23    131s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 21:53:23    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:53:23    131s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 21:53:23    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:53:23    131s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:53:23    131s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:53:23    131s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:53:23    131s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0| 31.50%|          |         |
[03/23 21:53:23    131s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:53:23    131s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:53:23    131s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:53:23    131s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0| 31.50%| 0:00:00.0|  3563.5M|
[03/23 21:53:23    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:53:23    131s] 
[03/23 21:53:23    131s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3563.5M) ***
[03/23 21:53:23    131s] 
[03/23 21:53:23    131s] Total-nets :: 2689, Stn-nets :: 2, ratio :: 0.0743771 %, Total-len 83863.5, Stn-len 362.4
[03/23 21:53:23    131s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3403.7M, EPOCH TIME: 1679622803.809551
[03/23 21:53:23    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:23    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:23    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:23    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:23    131s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.011, MEM:3145.4M, EPOCH TIME: 1679622803.820448
[03/23 21:53:23    131s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:53:23    131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.22
[03/23 21:53:23    131s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.4), totSession cpu/real = 0:02:11.4/0:03:47.4 (0.6), mem = 3145.4M
[03/23 21:53:23    131s] 
[03/23 21:53:23    131s] =============================================================================================
[03/23 21:53:23    131s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.14-s109_1
[03/23 21:53:23    131s] =============================================================================================
[03/23 21:53:23    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:23    131s] ---------------------------------------------------------------------------------------------
[03/23 21:53:23    131s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 21:53:23    131s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:23    131s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  14.0 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 21:53:23    131s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:23    131s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 21:53:23    131s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:23    131s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.4
[03/23 21:53:23    131s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    4.0
[03/23 21:53:23    131s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    3.0
[03/23 21:53:23    131s] [ MISC                   ]          0:00:00.3  (  70.2 % )     0:00:00.3 /  0:00:00.3    1.2
[03/23 21:53:23    131s] ---------------------------------------------------------------------------------------------
[03/23 21:53:23    131s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.4
[03/23 21:53:23    131s] ---------------------------------------------------------------------------------------------
[03/23 21:53:23    131s] 
[03/23 21:53:23    131s] End: GigaOpt postEco DRV Optimization
[03/23 21:53:23    131s] **INFO: Flow update: Design timing is met.
[03/23 21:53:23    131s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 21:53:23    131s] **INFO: Flow update: Design timing is met.
[03/23 21:53:23    131s] **INFO: Flow update: Design timing is met.
[03/23 21:53:23    131s] **INFO: Flow update: Design timing is met.
[03/23 21:53:23    131s] *** Steiner Routed Nets: 0.074%; Threshold: 100; Threshold for Hold: 100
[03/23 21:53:23    131s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=3145.4M
[03/23 21:53:23    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=3145.4M
[03/23 21:53:23    131s] Re-routed 0 nets
[03/23 21:53:23    131s] **INFO: Flow update: Design timing is met.
[03/23 21:53:23    131s] #optDebug: fT-D <X 1 0 0 0>
[03/23 21:53:23    131s] Register exp ratio and priority group on 0 nets on 2689 nets : 
[03/23 21:53:23    131s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:23    131s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:23    131s] 
[03/23 21:53:23    131s] Active setup views:
[03/23 21:53:23    131s]  setupAnalysis
[03/23 21:53:23    131s]   Dominating endpoints: 0
[03/23 21:53:23    131s]   Dominating TNS: -0.000
[03/23 21:53:23    131s] 
[03/23 21:53:23    131s] Extraction called for design 'PE_top' of instances=2622 and nets=2691 using extraction engine 'preRoute' .
[03/23 21:53:23    131s] PreRoute RC Extraction called for design PE_top.
[03/23 21:53:23    131s] RC Extraction called in multi-corner(1) mode.
[03/23 21:53:23    131s] RCMode: PreRoute
[03/23 21:53:23    131s]       RC Corner Indexes            0   
[03/23 21:53:23    131s] Capacitance Scaling Factor   : 1.00000 
[03/23 21:53:23    131s] Resistance Scaling Factor    : 1.00000 
[03/23 21:53:23    131s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 21:53:23    131s] Clock Res. Scaling Factor    : 1.00000 
[03/23 21:53:23    131s] Shrink Factor                : 1.00000
[03/23 21:53:23    131s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 21:53:23    131s] Using Quantus QRC technology file ...
[03/23 21:53:23    131s] RC Grid backup saved.
[03/23 21:53:23    131s] 
[03/23 21:53:23    131s] Trim Metal Layers:
[03/23 21:53:23    131s] LayerId::1 widthSet size::1
[03/23 21:53:23    131s] LayerId::2 widthSet size::1
[03/23 21:53:23    131s] LayerId::3 widthSet size::1
[03/23 21:53:23    131s] LayerId::4 widthSet size::1
[03/23 21:53:23    131s] LayerId::5 widthSet size::1
[03/23 21:53:23    131s] LayerId::6 widthSet size::1
[03/23 21:53:23    131s] LayerId::7 widthSet size::1
[03/23 21:53:23    131s] LayerId::8 widthSet size::1
[03/23 21:53:23    131s] Skipped RC grid update for preRoute extraction.
[03/23 21:53:23    131s] eee: pegSigSF::1.070000
[03/23 21:53:23    131s] Initializing multi-corner resistance tables ...
[03/23 21:53:23    131s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:53:23    131s] eee: l::2 avDens::0.127806 usedTrk::1127.253055 availTrk::8820.000000 sigTrk::1127.253055
[03/23 21:53:23    131s] eee: l::3 avDens::0.116261 usedTrk::1130.058332 availTrk::9720.000000 sigTrk::1130.058332
[03/23 21:53:23    131s] eee: l::4 avDens::0.023301 usedTrk::226.483333 availTrk::9720.000000 sigTrk::226.483333
[03/23 21:53:23    131s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:23    131s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:23    131s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:23    131s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:53:23    131s] {RT rc-typ 0 4 4 0}
[03/23 21:53:23    131s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 21:53:23    131s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3077.004M)
[03/23 21:53:23    131s] Starting delay calculation for Setup views
[03/23 21:53:24    131s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:53:24    131s] #################################################################################
[03/23 21:53:24    131s] # Design Stage: PreRoute
[03/23 21:53:24    131s] # Design Name: PE_top
[03/23 21:53:24    131s] # Design Mode: 130nm
[03/23 21:53:24    131s] # Analysis Mode: MMMC OCV 
[03/23 21:53:24    131s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:53:24    131s] # Signoff Settings: SI Off 
[03/23 21:53:24    131s] #################################################################################
[03/23 21:53:24    131s] Topological Sorting (REAL = 0:00:00.0, MEM = 3118.7M, InitMEM = 3117.7M)
[03/23 21:53:24    131s] Calculate early delays in OCV mode...
[03/23 21:53:24    131s] Calculate late delays in OCV mode...
[03/23 21:53:24    131s] Start delay calculation (fullDC) (6 T). (MEM=3119.67)
[03/23 21:53:24    131s] End AAE Lib Interpolated Model. (MEM=3139.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:24    132s] Total number of fetched objects 2689
[03/23 21:53:24    132s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/23 21:53:24    132s] End delay calculation. (MEM=3380.04 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 21:53:24    132s] End delay calculation (fullDC). (MEM=3380.04 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 21:53:24    132s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3380.0M) ***
[03/23 21:53:24    132s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:13 mem=3388.0M)
[03/23 21:53:24    132s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:24    132s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:24    132s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3380.04 MB )
[03/23 21:53:24    132s] (I)      ================== Layers ==================
[03/23 21:53:24    132s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:24    132s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:53:24    132s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:24    132s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:53:24    132s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:53:24    132s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:53:24    132s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:53:24    132s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:53:24    132s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:53:24    132s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:53:24    132s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:53:24    132s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:53:24    132s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:53:24    132s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:53:24    132s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:53:24    132s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:53:24    132s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:53:24    132s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:53:24    132s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:53:24    132s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:24    132s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:53:24    132s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:24    132s] (I)      Started Import and model ( Curr Mem: 3380.04 MB )
[03/23 21:53:24    132s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:24    132s] (I)      == Non-default Options ==
[03/23 21:53:24    132s] (I)      Build term to term wires                           : false
[03/23 21:53:24    132s] (I)      Maximum routing layer                              : 4
[03/23 21:53:24    132s] (I)      Number of threads                                  : 6
[03/23 21:53:24    132s] (I)      Method to set GCell size                           : row
[03/23 21:53:24    132s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:53:24    132s] (I)      Use row-based GCell size
[03/23 21:53:24    132s] (I)      Use row-based GCell align
[03/23 21:53:24    132s] (I)      layer 0 area = 89000
[03/23 21:53:24    132s] (I)      layer 1 area = 120000
[03/23 21:53:24    132s] (I)      layer 2 area = 120000
[03/23 21:53:24    132s] (I)      layer 3 area = 120000
[03/23 21:53:24    132s] (I)      GCell unit size   : 3600
[03/23 21:53:24    132s] (I)      GCell multiplier  : 1
[03/23 21:53:24    132s] (I)      GCell row height  : 3600
[03/23 21:53:24    132s] (I)      Actual row height : 3600
[03/23 21:53:24    132s] (I)      GCell align ref   : 7000 7000
[03/23 21:53:24    132s] [NR-eGR] Track table information for default rule: 
[03/23 21:53:24    132s] [NR-eGR] M1 has single uniform track structure
[03/23 21:53:24    132s] [NR-eGR] M2 has single uniform track structure
[03/23 21:53:24    132s] [NR-eGR] M3 has single uniform track structure
[03/23 21:53:24    132s] [NR-eGR] M4 has single uniform track structure
[03/23 21:53:24    132s] [NR-eGR] M5 has single uniform track structure
[03/23 21:53:24    132s] [NR-eGR] M6 has single uniform track structure
[03/23 21:53:24    132s] [NR-eGR] MQ has single uniform track structure
[03/23 21:53:24    132s] [NR-eGR] LM has single uniform track structure
[03/23 21:53:24    132s] (I)      ============== Default via ===============
[03/23 21:53:24    132s] (I)      +---+------------------+-----------------+
[03/23 21:53:24    132s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:53:24    132s] (I)      +---+------------------+-----------------+
[03/23 21:53:24    132s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:53:24    132s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 21:53:24    132s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:53:24    132s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:53:24    132s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 21:53:24    132s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:53:24    132s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:53:24    132s] (I)      +---+------------------+-----------------+
[03/23 21:53:24    132s] [NR-eGR] Read 5606 PG shapes
[03/23 21:53:24    132s] [NR-eGR] Read 0 clock shapes
[03/23 21:53:24    132s] [NR-eGR] Read 0 other shapes
[03/23 21:53:24    132s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:53:24    132s] [NR-eGR] #Instance Blockages : 0
[03/23 21:53:24    132s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:53:24    132s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:53:24    132s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:53:24    132s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:53:24    132s] [NR-eGR] #Other Blockages    : 0
[03/23 21:53:24    132s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:53:24    132s] [NR-eGR] Num Prerouted Nets = 25  Num Prerouted Wires = 2574
[03/23 21:53:24    132s] [NR-eGR] Read 2689 nets ( ignored 25 )
[03/23 21:53:24    132s] (I)      early_global_route_priority property id does not exist.
[03/23 21:53:24    132s] (I)      Read Num Blocks=5606  Num Prerouted Wires=2574  Num CS=0
[03/23 21:53:24    132s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 1270
[03/23 21:53:24    132s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 1097
[03/23 21:53:24    132s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 207
[03/23 21:53:24    132s] (I)      Number of ignored nets                =     25
[03/23 21:53:24    132s] (I)      Number of connected nets              =      0
[03/23 21:53:24    132s] (I)      Number of fixed nets                  =     25.  Ignored: Yes
[03/23 21:53:24    132s] (I)      Number of clock nets                  =     25.  Ignored: No
[03/23 21:53:24    132s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:53:24    132s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:53:24    132s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:53:24    132s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:53:24    132s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:53:24    132s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:53:24    132s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:53:24    132s] (I)      Ndr track 0 does not exist
[03/23 21:53:24    132s] (I)      Ndr track 0 does not exist
[03/23 21:53:24    132s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:53:24    132s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:53:24    132s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:53:24    132s] (I)      Site width          :   400  (dbu)
[03/23 21:53:24    132s] (I)      Row height          :  3600  (dbu)
[03/23 21:53:24    132s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:53:24    132s] (I)      GCell width         :  3600  (dbu)
[03/23 21:53:24    132s] (I)      GCell height        :  3600  (dbu)
[03/23 21:53:24    132s] (I)      Grid                :    83   111     4
[03/23 21:53:24    132s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:53:24    132s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:53:24    132s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:53:24    132s] (I)      Default wire width  :   160   200   200   200
[03/23 21:53:24    132s] (I)      Default wire space  :   160   200   200   200
[03/23 21:53:24    132s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:53:24    132s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:53:24    132s] (I)      First track coord   :   400   400   400   400
[03/23 21:53:24    132s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:53:24    132s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:53:24    132s] (I)      Num of masks        :     1     1     1     1
[03/23 21:53:24    132s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:53:24    132s] (I)      --------------------------------------------------------
[03/23 21:53:24    132s] 
[03/23 21:53:24    132s] [NR-eGR] ============ Routing rule table ============
[03/23 21:53:24    132s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 21:53:24    132s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 21:53:24    132s] (I)                    Layer    2    3    4 
[03/23 21:53:24    132s] (I)                    Pitch  800  800  800 
[03/23 21:53:24    132s] (I)             #Used tracks    2    2    2 
[03/23 21:53:24    132s] (I)       #Fully used tracks    1    1    1 
[03/23 21:53:24    132s] [NR-eGR] Rule id: 1  Nets: 2664
[03/23 21:53:24    132s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:53:24    132s] (I)                    Layer    2    3    4 
[03/23 21:53:24    132s] (I)                    Pitch  400  400  400 
[03/23 21:53:24    132s] (I)             #Used tracks    1    1    1 
[03/23 21:53:24    132s] (I)       #Fully used tracks    1    1    1 
[03/23 21:53:24    132s] [NR-eGR] ========================================
[03/23 21:53:24    132s] [NR-eGR] 
[03/23 21:53:24    132s] (I)      =============== Blocked Tracks ===============
[03/23 21:53:24    132s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:24    132s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:53:24    132s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:24    132s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:53:24    132s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:53:24    132s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:53:24    132s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:53:24    132s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:24    132s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3380.04 MB )
[03/23 21:53:24    132s] (I)      Reset routing kernel
[03/23 21:53:24    132s] (I)      Started Global Routing ( Curr Mem: 3380.04 MB )
[03/23 21:53:24    132s] (I)      totalPins=8753  totalGlobalPin=8640 (98.71%)
[03/23 21:53:24    132s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:53:24    132s] [NR-eGR] Layer group 1: route 2664 net(s) in layer range [2, 4]
[03/23 21:53:24    132s] (I)      
[03/23 21:53:24    132s] (I)      ============  Phase 1a Route ============
[03/23 21:53:24    132s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 90
[03/23 21:53:24    132s] (I)      Usage: 19637 = (8962 H, 10675 V) = (15.70% H, 8.09% V) = (3.226e+04um H, 3.843e+04um V)
[03/23 21:53:24    132s] (I)      
[03/23 21:53:24    132s] (I)      ============  Phase 1b Route ============
[03/23 21:53:24    132s] (I)      Usage: 19657 = (8966 H, 10691 V) = (15.70% H, 8.10% V) = (3.228e+04um H, 3.849e+04um V)
[03/23 21:53:24    132s] (I)      Overflow of layer group 1: 5.31% H + 0.16% V. EstWL: 7.076520e+04um
[03/23 21:53:24    132s] (I)      Congestion metric : 5.31%H 0.16%V, 5.46%HV
[03/23 21:53:24    132s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:53:24    132s] (I)      
[03/23 21:53:24    132s] (I)      ============  Phase 1c Route ============
[03/23 21:53:24    132s] (I)      Level2 Grid: 17 x 23
[03/23 21:53:24    132s] (I)      Usage: 19661 = (8966 H, 10695 V) = (15.70% H, 8.10% V) = (3.228e+04um H, 3.850e+04um V)
[03/23 21:53:24    132s] (I)      
[03/23 21:53:24    132s] (I)      ============  Phase 1d Route ============
[03/23 21:53:24    132s] (I)      Usage: 19661 = (8966 H, 10695 V) = (15.70% H, 8.10% V) = (3.228e+04um H, 3.850e+04um V)
[03/23 21:53:24    132s] (I)      
[03/23 21:53:24    132s] (I)      ============  Phase 1e Route ============
[03/23 21:53:24    132s] (I)      Usage: 19754 = (8960 H, 10794 V) = (15.69% H, 8.18% V) = (3.226e+04um H, 3.886e+04um V)
[03/23 21:53:24    132s] [NR-eGR] Early Global Route overflow of layer group 1: 5.25% H + 0.17% V. EstWL: 7.111440e+04um
[03/23 21:53:24    132s] (I)      
[03/23 21:53:24    132s] (I)      ============  Phase 1l Route ============
[03/23 21:53:24    132s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:53:24    132s] (I)      Layer  2:      74906     15758        15         639       81531    ( 0.78%) 
[03/23 21:53:24    132s] (I)      Layer  3:      58955     11217       201         684       81234    ( 0.83%) 
[03/23 21:53:24    132s] (I)      Layer  4:      60178      2705         6         720       81450    ( 0.88%) 
[03/23 21:53:24    132s] (I)      Total:        194039     29680       222        2043      244215    ( 0.83%) 
[03/23 21:53:24    132s] (I)      
[03/23 21:53:24    132s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:53:24    132s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 21:53:24    132s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 21:53:24    132s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 21:53:24    132s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:53:24    132s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:53:24    132s] [NR-eGR]      M2 ( 2)        10( 0.11%)         1( 0.01%)         0( 0.00%)   ( 0.12%) 
[03/23 21:53:24    132s] [NR-eGR]      M3 ( 3)       141( 1.56%)         5( 0.06%)         1( 0.01%)   ( 1.63%) 
[03/23 21:53:24    132s] [NR-eGR]      M4 ( 4)         4( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[03/23 21:53:24    132s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:53:24    132s] [NR-eGR]        Total       155( 0.57%)         6( 0.02%)         1( 0.00%)   ( 0.60%) 
[03/23 21:53:24    132s] [NR-eGR] 
[03/23 21:53:24    132s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 3412.04 MB )
[03/23 21:53:24    132s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:53:24    132s] [NR-eGR] Overflow after Early Global Route 1.61% H + 0.03% V
[03/23 21:53:24    132s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.09 sec, Curr Mem: 3412.04 MB )
[03/23 21:53:24    132s] (I)      ======================================= Runtime Summary =======================================
[03/23 21:53:24    132s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 21:53:24    132s] (I)      -----------------------------------------------------------------------------------------------
[03/23 21:53:24    132s] (I)       Early Global Route kernel                   100.00%  93.32 sec  93.41 sec  0.09 sec  0.12 sec 
[03/23 21:53:24    132s] (I)       +-Import and model                           38.31%  93.32 sec  93.36 sec  0.04 sec  0.03 sec 
[03/23 21:53:24    132s] (I)       | +-Create place DB                          11.95%  93.33 sec  93.34 sec  0.01 sec  0.01 sec 
[03/23 21:53:24    132s] (I)       | | +-Import place data                      11.79%  93.33 sec  93.34 sec  0.01 sec  0.01 sec 
[03/23 21:53:24    132s] (I)       | | | +-Read instances and placement          3.40%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Read nets                             8.03%  93.33 sec  93.34 sec  0.01 sec  0.01 sec 
[03/23 21:53:24    132s] (I)       | +-Create route DB                          19.75%  93.34 sec  93.35 sec  0.02 sec  0.02 sec 
[03/23 21:53:24    132s] (I)       | | +-Import route data (6T)                 19.13%  93.34 sec  93.35 sec  0.02 sec  0.02 sec 
[03/23 21:53:24    132s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.93%  93.34 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Read routing blockages              0.01%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Read instance blockages             0.82%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Read PG blockages                   1.12%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Read clock blockages                0.10%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Read other blockages                0.09%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Read halo blockages                 0.03%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Read boundary cut boxes             0.00%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Read blackboxes                       0.06%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Read prerouted                        2.27%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Read unlegalized nets                 0.28%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Read nets                             1.49%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Set up via pillars                    0.03%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Initialize 3D grid graph              0.03%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Model blockage capacity               2.88%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Initialize 3D capacity              2.53%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | +-Read aux data                             0.00%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | +-Others data preparation                   0.22%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | +-Create route kernel                       5.22%  93.35 sec  93.36 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       +-Global Routing                             50.49%  93.36 sec  93.41 sec  0.05 sec  0.07 sec 
[03/23 21:53:24    132s] (I)       | +-Initialization                            0.52%  93.36 sec  93.36 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | +-Net group 1                              45.48%  93.36 sec  93.40 sec  0.04 sec  0.07 sec 
[03/23 21:53:24    132s] (I)       | | +-Generate topology (6T)                  2.74%  93.36 sec  93.36 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | +-Phase 1a                                7.17%  93.36 sec  93.37 sec  0.01 sec  0.01 sec 
[03/23 21:53:24    132s] (I)       | | | +-Pattern routing (6T)                  4.82%  93.37 sec  93.37 sec  0.00 sec  0.01 sec 
[03/23 21:53:24    132s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.03%  93.37 sec  93.37 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Add via demand to 2D                  0.68%  93.37 sec  93.37 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | +-Phase 1b                                3.95%  93.37 sec  93.38 sec  0.00 sec  0.01 sec 
[03/23 21:53:24    132s] (I)       | | | +-Monotonic routing (6T)                3.55%  93.37 sec  93.38 sec  0.00 sec  0.01 sec 
[03/23 21:53:24    132s] (I)       | | +-Phase 1c                                3.88%  93.38 sec  93.38 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Two level Routing                     3.67%  93.38 sec  93.38 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Two Level Routing (Regular)         2.34%  93.38 sec  93.38 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Two Level Routing (Strong)          0.89%  93.38 sec  93.38 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | +-Phase 1d                                5.28%  93.38 sec  93.38 sec  0.00 sec  0.01 sec 
[03/23 21:53:24    132s] (I)       | | | +-Detoured routing (6T)                 5.03%  93.38 sec  93.38 sec  0.00 sec  0.01 sec 
[03/23 21:53:24    132s] (I)       | | +-Phase 1e                                1.41%  93.38 sec  93.39 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | +-Route legalization                    1.14%  93.38 sec  93.39 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | | | +-Legalize Blockage Violations        0.99%  93.38 sec  93.39 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | | +-Phase 1l                               18.42%  93.39 sec  93.40 sec  0.02 sec  0.03 sec 
[03/23 21:53:24    132s] (I)       | | | +-Layer assignment (6T)                17.51%  93.39 sec  93.40 sec  0.02 sec  0.03 sec 
[03/23 21:53:24    132s] (I)       | +-Clean cong LA                             0.00%  93.40 sec  93.40 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       +-Export 3D cong map                          2.07%  93.41 sec  93.41 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)       | +-Export 2D cong map                        0.43%  93.41 sec  93.41 sec  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)      ======================= Summary by functions ========================
[03/23 21:53:24    132s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:53:24    132s] (I)      ---------------------------------------------------------------------
[03/23 21:53:24    132s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.12 sec 
[03/23 21:53:24    132s] (I)        1  Global Routing                       50.49%  0.05 sec  0.07 sec 
[03/23 21:53:24    132s] (I)        1  Import and model                     38.31%  0.04 sec  0.03 sec 
[03/23 21:53:24    132s] (I)        1  Export 3D cong map                    2.07%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        2  Net group 1                          45.48%  0.04 sec  0.07 sec 
[03/23 21:53:24    132s] (I)        2  Create route DB                      19.75%  0.02 sec  0.02 sec 
[03/23 21:53:24    132s] (I)        2  Create place DB                      11.95%  0.01 sec  0.01 sec 
[03/23 21:53:24    132s] (I)        2  Create route kernel                   5.22%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        2  Initialization                        0.52%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        2  Export 2D cong map                    0.43%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        2  Others data preparation               0.22%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        3  Import route data (6T)               19.13%  0.02 sec  0.02 sec 
[03/23 21:53:24    132s] (I)        3  Phase 1l                             18.42%  0.02 sec  0.03 sec 
[03/23 21:53:24    132s] (I)        3  Import place data                    11.79%  0.01 sec  0.01 sec 
[03/23 21:53:24    132s] (I)        3  Phase 1a                              7.17%  0.01 sec  0.01 sec 
[03/23 21:53:24    132s] (I)        3  Phase 1d                              5.28%  0.00 sec  0.01 sec 
[03/23 21:53:24    132s] (I)        3  Phase 1b                              3.95%  0.00 sec  0.01 sec 
[03/23 21:53:24    132s] (I)        3  Phase 1c                              3.88%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        3  Generate topology (6T)                2.74%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        3  Phase 1e                              1.41%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Layer assignment (6T)                17.51%  0.02 sec  0.03 sec 
[03/23 21:53:24    132s] (I)        4  Read nets                             9.52%  0.01 sec  0.01 sec 
[03/23 21:53:24    132s] (I)        4  Detoured routing (6T)                 5.03%  0.00 sec  0.01 sec 
[03/23 21:53:24    132s] (I)        4  Pattern routing (6T)                  4.82%  0.00 sec  0.01 sec 
[03/23 21:53:24    132s] (I)        4  Read blockages ( Layer 2-4 )          3.93%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Two level Routing                     3.67%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Monotonic routing (6T)                3.55%  0.00 sec  0.01 sec 
[03/23 21:53:24    132s] (I)        4  Read instances and placement          3.40%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Model blockage capacity               2.88%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Read prerouted                        2.27%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Route legalization                    1.14%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Pattern Routing Avoiding Blockages    1.03%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Add via demand to 2D                  0.68%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Read unlegalized nets                 0.28%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Initialize 3D capacity                2.53%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Two Level Routing (Regular)           2.34%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Read PG blockages                     1.12%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Legalize Blockage Violations          0.99%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Two Level Routing (Strong)            0.89%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Read instance blockages               0.82%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Read clock blockages                  0.10%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 21:53:24    132s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:24    132s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:24    132s] OPERPROF: Starting HotSpotCal at level 1, MEM:3412.0M, EPOCH TIME: 1679622804.620103
[03/23 21:53:24    132s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:24    132s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:53:24    132s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:24    132s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:53:24    132s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:24    132s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:24    132s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:53:24    132s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.007, MEM:3412.0M, EPOCH TIME: 1679622804.627304
[03/23 21:53:24    132s] [hotspot] Hotspot report including placement blocked areas
[03/23 21:53:24    132s] OPERPROF: Starting HotSpotCal at level 1, MEM:3412.0M, EPOCH TIME: 1679622804.627653
[03/23 21:53:24    132s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:24    132s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:53:24    132s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:24    132s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:53:24    132s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:24    132s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:24    132s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:53:24    132s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3412.0M, EPOCH TIME: 1679622804.631337
[03/23 21:53:24    132s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
[03/23 21:53:24    132s] **optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 2300.2M, totSessionCpu=0:02:13 **
[03/23 21:53:24    132s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3160.0M, EPOCH TIME: 1679622804.640237
[03/23 21:53:24    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:24    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:24    132s] 
[03/23 21:53:24    132s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:24    132s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:3160.0M, EPOCH TIME: 1679622804.658428
[03/23 21:53:24    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:24    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.080  |  0.080  |  0.096  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3167.6M, EPOCH TIME: 1679622807.051742
[03/23 21:53:27    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:27    133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:3169.0M, EPOCH TIME: 1679622807.067637
[03/23 21:53:27    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:27    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] Density: 31.503%
Routing Overflow: 1.61% H and 0.03% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3169.0M, EPOCH TIME: 1679622807.074464
[03/23 21:53:27    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:27    133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3169.0M, EPOCH TIME: 1679622807.098279
[03/23 21:53:27    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:27    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2306.5M, totSessionCpu=0:02:13 **
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:53:27    133s] Deleting Lib Analyzer.
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] TimeStamp Deleting Cell Server End ...
[03/23 21:53:27    133s] *** Finished optDesign ***
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:14.2 real=0:00:12.9)
[03/23 21:53:27    133s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.4 real=0:00:01.3)
[03/23 21:53:27    133s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:01.6)
[03/23 21:53:27    133s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:00.8)
[03/23 21:53:27    133s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:53:27    133s] Info: Destroy the CCOpt slew target map.
[03/23 21:53:27    133s] clean pInstBBox. size 0
[03/23 21:53:27    133s] All LLGs are deleted
[03/23 21:53:27    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3161.0M, EPOCH TIME: 1679622807.163611
[03/23 21:53:27    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3161.0M, EPOCH TIME: 1679622807.163747
[03/23 21:53:27    133s] Info: pop threads available for lower-level modules during optimization.
[03/23 21:53:27    133s] *** optDesign #1 [finish] : cpu/real = 0:00:12.2/0:00:11.4 (1.1), totSession cpu/real = 0:02:13.5/0:03:50.7 (0.6), mem = 3161.0M
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] =============================================================================================
[03/23 21:53:27    133s]  Final TAT Report : optDesign #1                                                21.14-s109_1
[03/23 21:53:27    133s] =============================================================================================
[03/23 21:53:27    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:27    133s] ---------------------------------------------------------------------------------------------
[03/23 21:53:27    133s] [ InitOpt                ]      1   0:00:00.9  (   7.7 % )     0:00:01.0 /  0:00:01.3    1.2
[03/23 21:53:27    133s] [ GlobalOpt              ]      1   0:00:01.3  (  11.0 % )     0:00:01.3 /  0:00:01.4    1.1
[03/23 21:53:27    133s] [ DrvOpt                 ]      2   0:00:00.8  (   6.8 % )     0:00:00.8 /  0:00:01.0    1.3
[03/23 21:53:27    133s] [ AreaOpt                ]      1   0:00:01.3  (  11.2 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 21:53:27    133s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:53:27    133s] [ OptSummaryReport       ]      2   0:00:00.2  (   1.3 % )     0:00:02.6 /  0:00:00.9    0.3
[03/23 21:53:27    133s] [ DrvReport              ]      2   0:00:02.1  (  18.3 % )     0:00:02.1 /  0:00:00.2    0.1
[03/23 21:53:27    133s] [ CongRefineRouteType    ]      2   0:00:00.8  (   6.7 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 21:53:27    133s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.8
[03/23 21:53:27    133s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 21:53:27    133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:27    133s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:53:27    133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:27    133s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:53:27    133s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 21:53:27    133s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 21:53:27    133s] [ RefinePlace            ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.3    1.3
[03/23 21:53:27    133s] [ EarlyGlobalRoute       ]      2   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.5    1.2
[03/23 21:53:27    133s] [ ExtractRC              ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:53:27    133s] [ TimingUpdate           ]     22   0:00:00.4  (   3.6 % )     0:00:00.7 /  0:00:01.7    2.6
[03/23 21:53:27    133s] [ FullDelayCalc          ]      2   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:01.5    3.0
[03/23 21:53:27    133s] [ TimingReport           ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.9
[03/23 21:53:27    133s] [ GenerateReports        ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 21:53:27    133s] [ MISC                   ]          0:00:02.1  (  18.3 % )     0:00:02.1 /  0:00:02.3    1.1
[03/23 21:53:27    133s] ---------------------------------------------------------------------------------------------
[03/23 21:53:27    133s]  optDesign #1 TOTAL                 0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:12.2    1.1
[03/23 21:53:27    133s] ---------------------------------------------------------------------------------------------
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] <CMD> optDesign -postCTS -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
[03/23 21:53:27    133s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2258.4M, totSessionCpu=0:02:14 **
[03/23 21:53:27    133s] *** optDesign #2 [begin] : totSession cpu/real = 0:02:13.5/0:03:50.7 (0.6), mem = 3119.0M
[03/23 21:53:27    133s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:53:27    133s] GigaOpt running with 6 threads.
[03/23 21:53:27    133s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:13.5/0:03:50.7 (0.6), mem = 3119.0M
[03/23 21:53:27    133s] **INFO: User settings:
[03/23 21:53:27    133s] setDesignMode -process                      130
[03/23 21:53:27    133s] setExtractRCMode -coupling_c_th             0.4
[03/23 21:53:27    133s] setExtractRCMode -effortLevel               medium
[03/23 21:53:27    133s] setExtractRCMode -engine                    preRoute
[03/23 21:53:27    133s] setExtractRCMode -relative_c_th             1
[03/23 21:53:27    133s] setExtractRCMode -total_c_th                0
[03/23 21:53:27    133s] setDelayCalMode -enable_high_fanout         true
[03/23 21:53:27    133s] setDelayCalMode -engine                     aae
[03/23 21:53:27    133s] setDelayCalMode -ignoreNetLoad              false
[03/23 21:53:27    133s] setDelayCalMode -socv_accuracy_mode         low
[03/23 21:53:27    133s] setOptMode -activeSetupViews                { setupAnalysis }
[03/23 21:53:27    133s] setOptMode -addInst                         true
[03/23 21:53:27    133s] setOptMode -addInstancePrefix               POSTCTS
[03/23 21:53:27    133s] setOptMode -allEndPoints                    true
[03/23 21:53:27    133s] setOptMode -autoSetupViews                  { setupAnalysis}
[03/23 21:53:27    133s] setOptMode -autoTDGRSetupViews              { setupAnalysis}
[03/23 21:53:27    133s] setOptMode -drcMargin                       0.1
[03/23 21:53:27    133s] setOptMode -effort                          high
[03/23 21:53:27    133s] setOptMode -fixDrc                          true
[03/23 21:53:27    133s] setOptMode -fixFanoutLoad                   true
[03/23 21:53:27    133s] setOptMode -holdTargetSlack                 0.05
[03/23 21:53:27    133s] setOptMode -maxLength                       1000
[03/23 21:53:27    133s] setOptMode -optimizeFF                      true
[03/23 21:53:27    133s] setOptMode -preserveAllSequential           false
[03/23 21:53:27    133s] setOptMode -restruct                        false
[03/23 21:53:27    133s] setOptMode -setupTargetSlack                0.05
[03/23 21:53:27    133s] setOptMode -usefulSkew                      false
[03/23 21:53:27    133s] setOptMode -usefulSkewCTS                   true
[03/23 21:53:27    133s] setPlaceMode -place_global_max_density      0.8
[03/23 21:53:27    133s] setPlaceMode -place_global_uniform_density  true
[03/23 21:53:27    133s] setPlaceMode -timingDriven                  true
[03/23 21:53:27    133s] setAnalysisMode -analysisType               onChipVariation
[03/23 21:53:27    133s] setAnalysisMode -checkType                  setup
[03/23 21:53:27    133s] setAnalysisMode -clkSrcPath                 true
[03/23 21:53:27    133s] setAnalysisMode -clockPropagation           sdcControl
[03/23 21:53:27    133s] setAnalysisMode -cppr                       both
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:53:27    133s] Summary for sequential cells identification: 
[03/23 21:53:27    133s]   Identified SBFF number: 112
[03/23 21:53:27    133s]   Identified MBFF number: 0
[03/23 21:53:27    133s]   Identified SB Latch number: 0
[03/23 21:53:27    133s]   Identified MB Latch number: 0
[03/23 21:53:27    133s]   Not identified SBFF number: 8
[03/23 21:53:27    133s]   Not identified MBFF number: 0
[03/23 21:53:27    133s]   Not identified SB Latch number: 0
[03/23 21:53:27    133s]   Not identified MB Latch number: 0
[03/23 21:53:27    133s]   Number of sequential cells which are not FFs: 34
[03/23 21:53:27    133s]  Visiting view : setupAnalysis
[03/23 21:53:27    133s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:27    133s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:27    133s]  Visiting view : holdAnalysis
[03/23 21:53:27    133s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:27    133s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:27    133s] TLC MultiMap info (StdDelay):
[03/23 21:53:27    133s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:27    133s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:27    133s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:27    133s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:27    133s]  Setting StdDelay to: 22.7ps
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:53:27    133s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 21:53:27    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:3124.0M, EPOCH TIME: 1679622807.246011
[03/23 21:53:27    133s] Processing tracks to init pin-track alignment.
[03/23 21:53:27    133s] z: 2, totalTracks: 1
[03/23 21:53:27    133s] z: 4, totalTracks: 1
[03/23 21:53:27    133s] z: 6, totalTracks: 1
[03/23 21:53:27    133s] z: 8, totalTracks: 1
[03/23 21:53:27    133s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:27    133s] All LLGs are deleted
[03/23 21:53:27    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3124.0M, EPOCH TIME: 1679622807.250287
[03/23 21:53:27    133s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3124.0M, EPOCH TIME: 1679622807.250549
[03/23 21:53:27    133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3124.0M, EPOCH TIME: 1679622807.251388
[03/23 21:53:27    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3188.0M, EPOCH TIME: 1679622807.253634
[03/23 21:53:27    133s] Max number of tech site patterns supported in site array is 256.
[03/23 21:53:27    133s] Core basic site is IBM13SITE
[03/23 21:53:27    133s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3188.0M, EPOCH TIME: 1679622807.265984
[03/23 21:53:27    133s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:53:27    133s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:53:27    133s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:3220.0M, EPOCH TIME: 1679622807.271780
[03/23 21:53:27    133s] Fast DP-INIT is on for default
[03/23 21:53:27    133s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:53:27    133s] Atter site array init, number of instance map data is 0.
[03/23 21:53:27    133s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.026, MEM:3220.0M, EPOCH TIME: 1679622807.279287
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:27    133s] OPERPROF:     Starting CMU at level 3, MEM:3220.0M, EPOCH TIME: 1679622807.280236
[03/23 21:53:27    133s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3220.0M, EPOCH TIME: 1679622807.284072
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:53:27    133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.034, MEM:3124.0M, EPOCH TIME: 1679622807.285146
[03/23 21:53:27    133s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3124.0M, EPOCH TIME: 1679622807.285232
[03/23 21:53:27    133s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3124.0M, EPOCH TIME: 1679622807.287162
[03/23 21:53:27    133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3124.0MB).
[03/23 21:53:27    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:3124.0M, EPOCH TIME: 1679622807.288336
[03/23 21:53:27    133s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3124.0M, EPOCH TIME: 1679622807.288463
[03/23 21:53:27    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:27    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3120.0M, EPOCH TIME: 1679622807.292667
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] Creating Lib Analyzer ...
[03/23 21:53:27    133s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:27    133s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:27    133s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:27    133s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:53:27    133s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:27    133s] 
[03/23 21:53:27    133s] {RT rc-typ 0 4 4 0}
[03/23 21:53:27    134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:14 mem=3126.1M
[03/23 21:53:27    134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:14 mem=3126.1M
[03/23 21:53:27    134s] Creating Lib Analyzer, finished. 
[03/23 21:53:27    134s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2266.4M, totSessionCpu=0:02:14 **
[03/23 21:53:27    134s] *** optDesign -postCTS ***
[03/23 21:53:27    134s] DRC Margin: user margin 0.1
[03/23 21:53:27    134s] Hold Target Slack: user slack 0.05
[03/23 21:53:27    134s] Setup Target Slack: user slack 0.05;
[03/23 21:53:27    134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3126.1M, EPOCH TIME: 1679622807.949967
[03/23 21:53:27    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    134s] 
[03/23 21:53:27    134s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:27    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.015, MEM:3126.1M, EPOCH TIME: 1679622807.964505
[03/23 21:53:27    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:27    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    134s] 
[03/23 21:53:27    134s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:53:27    134s] Deleting Lib Analyzer.
[03/23 21:53:27    134s] 
[03/23 21:53:27    134s] TimeStamp Deleting Cell Server End ...
[03/23 21:53:27    134s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:53:27    134s] 
[03/23 21:53:27    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:53:27    134s] Summary for sequential cells identification: 
[03/23 21:53:27    134s]   Identified SBFF number: 112
[03/23 21:53:27    134s]   Identified MBFF number: 0
[03/23 21:53:27    134s]   Identified SB Latch number: 0
[03/23 21:53:27    134s]   Identified MB Latch number: 0
[03/23 21:53:27    134s]   Not identified SBFF number: 8
[03/23 21:53:27    134s]   Not identified MBFF number: 0
[03/23 21:53:27    134s]   Not identified SB Latch number: 0
[03/23 21:53:27    134s]   Not identified MB Latch number: 0
[03/23 21:53:27    134s]   Number of sequential cells which are not FFs: 34
[03/23 21:53:27    134s]  Visiting view : setupAnalysis
[03/23 21:53:27    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:27    134s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:27    134s]  Visiting view : holdAnalysis
[03/23 21:53:27    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:27    134s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:27    134s] TLC MultiMap info (StdDelay):
[03/23 21:53:27    134s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:27    134s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:27    134s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:27    134s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:27    134s]  Setting StdDelay to: 22.7ps
[03/23 21:53:27    134s] 
[03/23 21:53:27    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:53:27    134s] 
[03/23 21:53:27    134s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:53:27    134s] 
[03/23 21:53:27    134s] TimeStamp Deleting Cell Server End ...
[03/23 21:53:27    134s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3126.1M, EPOCH TIME: 1679622807.989383
[03/23 21:53:27    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    134s] All LLGs are deleted
[03/23 21:53:27    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:27    134s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3126.1M, EPOCH TIME: 1679622807.989617
[03/23 21:53:27    134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3126.1M, EPOCH TIME: 1679622807.989723
[03/23 21:53:27    134s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3120.1M, EPOCH TIME: 1679622807.990628
[03/23 21:53:27    134s] Start to check current routing status for nets...
[03/23 21:53:28    134s] All nets are already routed correctly.
[03/23 21:53:28    134s] End to check current routing status for nets (mem=3120.1M)
[03/23 21:53:28    134s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.8 (1.1), totSession cpu/real = 0:02:14.4/0:03:51.6 (0.6), mem = 3120.1M
[03/23 21:53:28    134s] 
[03/23 21:53:28    134s] =============================================================================================
[03/23 21:53:28    134s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.14-s109_1
[03/23 21:53:28    134s] =============================================================================================
[03/23 21:53:28    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:28    134s] ---------------------------------------------------------------------------------------------
[03/23 21:53:28    134s] [ CellServerInit         ]      2   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:53:28    134s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  78.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:53:28    134s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:28    134s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:28    134s] [ MISC                   ]          0:00:00.1  (  17.8 % )     0:00:00.1 /  0:00:00.2    1.4
[03/23 21:53:28    134s] ---------------------------------------------------------------------------------------------
[03/23 21:53:28    134s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.9    1.1
[03/23 21:53:28    134s] ---------------------------------------------------------------------------------------------
[03/23 21:53:28    134s] 
[03/23 21:53:28    134s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:53:28    134s] ### Creating PhyDesignMc. totSessionCpu=0:02:14 mem=3120.1M
[03/23 21:53:28    134s] OPERPROF: Starting DPlace-Init at level 1, MEM:3120.1M, EPOCH TIME: 1679622808.005138
[03/23 21:53:28    134s] Processing tracks to init pin-track alignment.
[03/23 21:53:28    134s] z: 2, totalTracks: 1
[03/23 21:53:28    134s] z: 4, totalTracks: 1
[03/23 21:53:28    134s] z: 6, totalTracks: 1
[03/23 21:53:28    134s] z: 8, totalTracks: 1
[03/23 21:53:28    134s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:28    134s] All LLGs are deleted
[03/23 21:53:28    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:28    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:28    134s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3120.1M, EPOCH TIME: 1679622808.008241
[03/23 21:53:28    134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3120.1M, EPOCH TIME: 1679622808.008466
[03/23 21:53:28    134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3120.1M, EPOCH TIME: 1679622808.008981
[03/23 21:53:28    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:28    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:28    134s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3184.1M, EPOCH TIME: 1679622808.011143
[03/23 21:53:28    134s] Max number of tech site patterns supported in site array is 256.
[03/23 21:53:28    134s] Core basic site is IBM13SITE
[03/23 21:53:28    134s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3184.1M, EPOCH TIME: 1679622808.019618
[03/23 21:53:28    134s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:53:28    134s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:53:28    134s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.007, MEM:3216.1M, EPOCH TIME: 1679622808.026201
[03/23 21:53:28    134s] Fast DP-INIT is on for default
[03/23 21:53:28    134s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:53:28    134s] Atter site array init, number of instance map data is 0.
[03/23 21:53:28    134s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.017, MEM:3216.1M, EPOCH TIME: 1679622808.028418
[03/23 21:53:28    134s] 
[03/23 21:53:28    134s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:28    134s] 
[03/23 21:53:28    134s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:53:28    134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.022, MEM:3120.1M, EPOCH TIME: 1679622808.030879
[03/23 21:53:28    134s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3120.1M, EPOCH TIME: 1679622808.030994
[03/23 21:53:28    134s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3120.1M, EPOCH TIME: 1679622808.034192
[03/23 21:53:28    134s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3120.1MB).
[03/23 21:53:28    134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.030, MEM:3120.1M, EPOCH TIME: 1679622808.035083
[03/23 21:53:28    134s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:53:28    134s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:14 mem=3120.1M
[03/23 21:53:28    134s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3120.1M, EPOCH TIME: 1679622808.040330
[03/23 21:53:28    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:28    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:28    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:28    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:28    134s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3120.1M, EPOCH TIME: 1679622808.045384
[03/23 21:53:28    134s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:53:28    134s] GigaOpt Hold Optimizer is used
[03/23 21:53:28    134s] End AAE Lib Interpolated Model. (MEM=3120.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:28    134s] 
[03/23 21:53:28    134s] Creating Lib Analyzer ...
[03/23 21:53:28    134s] 
[03/23 21:53:28    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:53:28    134s] Summary for sequential cells identification: 
[03/23 21:53:28    134s]   Identified SBFF number: 112
[03/23 21:53:28    134s]   Identified MBFF number: 0
[03/23 21:53:28    134s]   Identified SB Latch number: 0
[03/23 21:53:28    134s]   Identified MB Latch number: 0
[03/23 21:53:28    134s]   Not identified SBFF number: 8
[03/23 21:53:28    134s]   Not identified MBFF number: 0
[03/23 21:53:28    134s]   Not identified SB Latch number: 0
[03/23 21:53:28    134s]   Not identified MB Latch number: 0
[03/23 21:53:28    134s]   Number of sequential cells which are not FFs: 34
[03/23 21:53:28    134s]  Visiting view : setupAnalysis
[03/23 21:53:28    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:28    134s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:28    134s]  Visiting view : holdAnalysis
[03/23 21:53:28    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:28    134s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:28    134s] TLC MultiMap info (StdDelay):
[03/23 21:53:28    134s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:28    134s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:28    134s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:28    134s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:28    134s]  Setting StdDelay to: 22.7ps
[03/23 21:53:28    134s] 
[03/23 21:53:28    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:53:28    134s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:28    134s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:28    134s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:28    134s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:53:28    134s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:28    134s] 
[03/23 21:53:28    134s] {RT rc-typ 0 4 4 0}
[03/23 21:53:28    135s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:15 mem=3128.1M
[03/23 21:53:28    135s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:15 mem=3128.1M
[03/23 21:53:28    135s] Creating Lib Analyzer, finished. 
[03/23 21:53:28    135s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:15 mem=3128.1M ***
[03/23 21:53:28    135s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:15.2/0:03:52.3 (0.6), mem = 3128.1M
[03/23 21:53:28    135s] Effort level <high> specified for reg2reg path_group
[03/23 21:53:28    135s] Saving timing graph ...
[03/23 21:53:29    135s] Done save timing graph
[03/23 21:53:29    135s] 
[03/23 21:53:29    135s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:53:29    135s] Deleting Lib Analyzer.
[03/23 21:53:29    135s] 
[03/23 21:53:29    135s] TimeStamp Deleting Cell Server End ...
[03/23 21:53:29    135s] Starting delay calculation for Hold views
[03/23 21:53:29    136s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:53:29    136s] #################################################################################
[03/23 21:53:29    136s] # Design Stage: PreRoute
[03/23 21:53:29    136s] # Design Name: PE_top
[03/23 21:53:29    136s] # Design Mode: 130nm
[03/23 21:53:29    136s] # Analysis Mode: MMMC OCV 
[03/23 21:53:29    136s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:53:29    136s] # Signoff Settings: SI Off 
[03/23 21:53:29    136s] #################################################################################
[03/23 21:53:29    136s] Topological Sorting (REAL = 0:00:00.0, MEM = 3298.0M, InitMEM = 3298.0M)
[03/23 21:53:29    136s] Calculate late delays in OCV mode...
[03/23 21:53:29    136s] Calculate early delays in OCV mode...
[03/23 21:53:29    136s] Start delay calculation (fullDC) (6 T). (MEM=3298)
[03/23 21:53:29    136s] End AAE Lib Interpolated Model. (MEM=3317.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:29    136s] Total number of fetched objects 2689
[03/23 21:53:29    136s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:29    136s] End delay calculation. (MEM=3366.96 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 21:53:29    136s] End delay calculation (fullDC). (MEM=3366.96 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 21:53:29    136s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3367.0M) ***
[03/23 21:53:29    136s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:17 mem=3375.0M)
[03/23 21:53:29    136s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:29    136s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:29    136s] 
[03/23 21:53:29    136s] Active hold views:
[03/23 21:53:29    136s]  holdAnalysis
[03/23 21:53:29    136s]   Dominating endpoints: 0
[03/23 21:53:29    136s]   Dominating TNS: -0.000
[03/23 21:53:29    136s] 
[03/23 21:53:29    136s] Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:02:17 mem=3405.5M ***
[03/23 21:53:29    136s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:17 mem=3405.5M ***
[03/23 21:53:29    136s] Restoring timing graph ...
[03/23 21:53:30    137s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 21:53:30    137s] Done restore timing graph
[03/23 21:53:30    137s] Done building cte setup timing graph (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:02:17 mem=3397.5M ***
[03/23 21:53:30    137s] *info: category slack lower bound [L 0.0] default
[03/23 21:53:30    137s] *info: category slack lower bound [H 0.0] reg2reg 
[03/23 21:53:30    137s] --------------------------------------------------- 
[03/23 21:53:30    137s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 21:53:30    137s] --------------------------------------------------- 
[03/23 21:53:30    137s]          WNS    reg2regWNS
[03/23 21:53:30    137s]     0.030 ns      0.030 ns
[03/23 21:53:30    137s] --------------------------------------------------- 
[03/23 21:53:30    137s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:53:30    137s] 
[03/23 21:53:30    137s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:53:30    137s] Summary for sequential cells identification: 
[03/23 21:53:30    137s]   Identified SBFF number: 112
[03/23 21:53:30    137s]   Identified MBFF number: 0
[03/23 21:53:30    137s]   Identified SB Latch number: 0
[03/23 21:53:30    137s]   Identified MB Latch number: 0
[03/23 21:53:30    137s]   Not identified SBFF number: 8
[03/23 21:53:30    137s]   Not identified MBFF number: 0
[03/23 21:53:30    137s]   Not identified SB Latch number: 0
[03/23 21:53:30    137s]   Not identified MB Latch number: 0
[03/23 21:53:30    137s]   Number of sequential cells which are not FFs: 34
[03/23 21:53:30    137s]  Visiting view : setupAnalysis
[03/23 21:53:30    137s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:30    137s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:30    137s]  Visiting view : holdAnalysis
[03/23 21:53:30    137s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:30    137s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:30    137s] TLC MultiMap info (StdDelay):
[03/23 21:53:30    137s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:30    137s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:30    137s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:30    137s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:30    137s]  Setting StdDelay to: 22.7ps
[03/23 21:53:30    137s] 
[03/23 21:53:30    137s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:53:30    137s] 
[03/23 21:53:30    137s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:53:30    137s] 
[03/23 21:53:30    137s] TimeStamp Deleting Cell Server End ...
[03/23 21:53:30    137s] 
[03/23 21:53:30    137s] Creating Lib Analyzer ...
[03/23 21:53:30    137s] 
[03/23 21:53:30    137s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:53:30    137s] Summary for sequential cells identification: 
[03/23 21:53:30    137s]   Identified SBFF number: 112
[03/23 21:53:30    137s]   Identified MBFF number: 0
[03/23 21:53:30    137s]   Identified SB Latch number: 0
[03/23 21:53:30    137s]   Identified MB Latch number: 0
[03/23 21:53:30    137s]   Not identified SBFF number: 8
[03/23 21:53:30    137s]   Not identified MBFF number: 0
[03/23 21:53:30    137s]   Not identified SB Latch number: 0
[03/23 21:53:30    137s]   Not identified MB Latch number: 0
[03/23 21:53:30    137s]   Number of sequential cells which are not FFs: 34
[03/23 21:53:30    137s]  Visiting view : setupAnalysis
[03/23 21:53:30    137s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:30    137s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:30    137s]  Visiting view : holdAnalysis
[03/23 21:53:30    137s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:30    137s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:30    137s] TLC MultiMap info (StdDelay):
[03/23 21:53:30    137s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:30    137s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:30    137s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:30    137s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:30    137s]  Setting StdDelay to: 22.7ps
[03/23 21:53:30    137s] 
[03/23 21:53:30    137s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:53:30    137s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:53:30    137s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:53:30    137s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:53:30    137s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:53:30    137s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:53:30    137s] 
[03/23 21:53:30    137s] {RT rc-typ 0 4 4 0}
[03/23 21:53:30    138s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:18 mem=3407.0M
[03/23 21:53:30    138s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:18 mem=3407.0M
[03/23 21:53:30    138s] Creating Lib Analyzer, finished. 
[03/23 21:53:30    138s] 
[03/23 21:53:30    138s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 21:53:30    138s] *Info: worst delay setup view: setupAnalysis
[03/23 21:53:30    138s] Footprint list for hold buffering (delay unit: ps)
[03/23 21:53:30    138s] =================================================================
[03/23 21:53:30    138s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 21:53:30    138s] ------------------------------------------------------------------
[03/23 21:53:30    138s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 21:53:30    138s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 21:53:30    138s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 21:53:30    138s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 21:53:30    138s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 21:53:30    138s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 21:53:30    138s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 21:53:30    138s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 21:53:30    138s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 21:53:30    138s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 21:53:30    138s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 21:53:30    138s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 21:53:30    138s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 21:53:30    138s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 21:53:30    138s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 21:53:30    138s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 21:53:30    138s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 21:53:30    138s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 21:53:30    138s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 21:53:30    138s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 21:53:30    138s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 21:53:30    138s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 21:53:30    138s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 21:53:30    138s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 21:53:30    138s] =================================================================
[03/23 21:53:30    138s] Hold Timer stdDelay = 22.7ps
[03/23 21:53:30    138s]  Visiting view : holdAnalysis
[03/23 21:53:30    138s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:53:30    138s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:53:30    138s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 21:53:30    138s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3407.0M, EPOCH TIME: 1679622810.903838
[03/23 21:53:30    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:30    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:30    138s] 
[03/23 21:53:30    138s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:30    138s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.020, MEM:3407.0M, EPOCH TIME: 1679622810.923855
[03/23 21:53:30    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:30    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:30    138s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.080  |  0.080  |  0.096  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.114  |  0.187  |  0.114  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3405.5M, EPOCH TIME: 1679622810.979429
[03/23 21:53:30    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:30    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:30    138s] 
[03/23 21:53:30    138s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:30    138s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.019, MEM:3407.0M, EPOCH TIME: 1679622810.998892
[03/23 21:53:31    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:31    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:31    138s] Density: 31.503%
Routing Overflow: 1.61% H and 0.03% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2288.9M, totSessionCpu=0:02:18 **
[03/23 21:53:31    138s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:03.2/0:00:02.3 (1.4), totSession cpu/real = 0:02:18.3/0:03:54.6 (0.6), mem = 3120.0M
[03/23 21:53:31    138s] 
[03/23 21:53:31    138s] =============================================================================================
[03/23 21:53:31    138s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.14-s109_1
[03/23 21:53:31    138s] =============================================================================================
[03/23 21:53:31    138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:31    138s] ---------------------------------------------------------------------------------------------
[03/23 21:53:31    138s] [ ViewPruning            ]      5   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    2.3
[03/23 21:53:31    138s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 21:53:31    138s] [ DrvReport              ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 21:53:31    138s] [ SlackTraversorInit     ]      3   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 21:53:31    138s] [ CellServerInit         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 21:53:31    138s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  27.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:53:31    138s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:31    138s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:31    138s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:31    138s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 21:53:31    138s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:31    138s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:31    138s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 21:53:31    138s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:31    138s] [ TimingUpdate           ]     10   0:00:00.2  (   9.1 % )     0:00:00.3 /  0:00:00.9    2.6
[03/23 21:53:31    138s] [ FullDelayCalc          ]      2   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.5    3.5
[03/23 21:53:31    138s] [ TimingReport           ]      2   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 21:53:31    138s] [ SaveTimingGraph        ]      1   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.3    1.2
[03/23 21:53:31    138s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 21:53:31    138s] [ MISC                   ]          0:00:00.6  (  24.3 % )     0:00:00.6 /  0:00:00.6    1.1
[03/23 21:53:31    138s] ---------------------------------------------------------------------------------------------
[03/23 21:53:31    138s]  BuildHoldData #1 TOTAL             0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:03.2    1.4
[03/23 21:53:31    138s] ---------------------------------------------------------------------------------------------
[03/23 21:53:31    138s] 
[03/23 21:53:31    138s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:18.3/0:03:54.6 (0.6), mem = 3120.0M
[03/23 21:53:31    138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.23
[03/23 21:53:31    138s] #optDebug: Start CG creation (mem=3120.0M)
[03/23 21:53:31    138s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 21:53:31    138s] (cpu=0:00:00.1, mem=3196.5M)
[03/23 21:53:31    138s]  ...processing cgPrt (cpu=0:00:00.1, mem=3196.5M)
[03/23 21:53:31    138s]  ...processing cgEgp (cpu=0:00:00.1, mem=3196.5M)
[03/23 21:53:31    138s]  ...processing cgPbk (cpu=0:00:00.1, mem=3196.5M)
[03/23 21:53:31    138s]  ...processing cgNrb(cpu=0:00:00.1, mem=3196.5M)
[03/23 21:53:31    138s]  ...processing cgObs (cpu=0:00:00.1, mem=3196.5M)
[03/23 21:53:31    138s]  ...processing cgCon (cpu=0:00:00.1, mem=3196.5M)
[03/23 21:53:31    138s]  ...processing cgPdm (cpu=0:00:00.1, mem=3196.5M)
[03/23 21:53:31    138s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3196.5M)
[03/23 21:53:31    138s] {MMLU 0 25 2689}
[03/23 21:53:31    138s] ### Creating LA Mngr. totSessionCpu=0:02:18 mem=3196.5M
[03/23 21:53:31    138s] ### Creating LA Mngr, finished. totSessionCpu=0:02:18 mem=3196.5M
[03/23 21:53:31    138s] HoldSingleBuffer minRootGain=0.000
[03/23 21:53:31    138s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3600 dbu)
[03/23 21:53:31    138s] HoldSingleBuffer minRootGain=0.000
[03/23 21:53:31    138s] HoldSingleBuffer minRootGain=0.000
[03/23 21:53:31    138s] HoldSingleBuffer minRootGain=0.000
[03/23 21:53:31    138s] *info: Run optDesign holdfix with 6 threads.
[03/23 21:53:31    138s] Info: 25 nets with fixed/cover wires excluded.
[03/23 21:53:31    138s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:53:31    138s] --------------------------------------------------- 
[03/23 21:53:31    138s]    Hold Timing Summary  - Initial 
[03/23 21:53:31    138s] --------------------------------------------------- 
[03/23 21:53:31    138s]  Target slack:       0.0500 ns
[03/23 21:53:31    138s]  View: holdAnalysis 
[03/23 21:53:31    138s]    WNS:       0.1143  >>>  WNS:       0.0643 with TargetSlack
[03/23 21:53:31    138s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 21:53:31    138s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 21:53:31    138s]    Worst hold path end point: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG288_S1/D
[03/23 21:53:31    138s] --------------------------------------------------- 
[03/23 21:53:31    138s] *** Hold timing is met. Hold fixing is not needed 
[03/23 21:53:31    138s] **INFO: total 0 insts, 0 nets marked don't touch
[03/23 21:53:31    138s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/23 21:53:31    138s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/23 21:53:31    138s] 
[03/23 21:53:31    138s] Capturing REF for hold ...
[03/23 21:53:31    138s]    Hold Timing Snapshot: (REF)
[03/23 21:53:31    138s]              All PG WNS: 0.000
[03/23 21:53:31    138s]              All PG TNS: 0.000
[03/23 21:53:31    138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.23
[03/23 21:53:31    138s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:18.4/0:03:54.7 (0.6), mem = 3290.4M
[03/23 21:53:31    138s] 
[03/23 21:53:31    138s] =============================================================================================
[03/23 21:53:31    138s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.14-s109_1
[03/23 21:53:31    138s] =============================================================================================
[03/23 21:53:31    138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:31    138s] ---------------------------------------------------------------------------------------------
[03/23 21:53:31    138s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:31    138s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  78.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 21:53:31    138s] [ MISC                   ]          0:00:00.0  (  21.7 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 21:53:31    138s] ---------------------------------------------------------------------------------------------
[03/23 21:53:31    138s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:53:31    138s] ---------------------------------------------------------------------------------------------
[03/23 21:53:31    138s] 
[03/23 21:53:31    138s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:53:31    138s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:53:31    138s] 
[03/23 21:53:31    138s] Active setup views:
[03/23 21:53:31    138s]  setupAnalysis
[03/23 21:53:31    138s]   Dominating endpoints: 0
[03/23 21:53:31    138s]   Dominating TNS: -0.000
[03/23 21:53:31    138s] 
[03/23 21:53:31    138s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:31    138s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:31    138s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3289.99 MB )
[03/23 21:53:31    138s] (I)      ================== Layers ==================
[03/23 21:53:31    138s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:31    138s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:53:31    138s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:31    138s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:53:31    138s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:53:31    138s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:53:31    138s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:53:31    138s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:53:31    138s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:53:31    138s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:53:31    138s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:53:31    138s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:53:31    138s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:53:31    138s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:53:31    138s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:53:31    138s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:53:31    138s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:53:31    138s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:53:31    138s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:53:31    138s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:31    138s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:53:31    138s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:53:31    138s] (I)      Started Import and model ( Curr Mem: 3289.99 MB )
[03/23 21:53:31    138s] (I)      Default pattern map key = PE_top_default.
[03/23 21:53:31    138s] (I)      == Non-default Options ==
[03/23 21:53:31    138s] (I)      Build term to term wires                           : false
[03/23 21:53:31    138s] (I)      Maximum routing layer                              : 4
[03/23 21:53:31    138s] (I)      Number of threads                                  : 6
[03/23 21:53:31    138s] (I)      Method to set GCell size                           : row
[03/23 21:53:31    138s] (I)      Counted 3650 PG shapes. We will not process PG shapes layer by layer.
[03/23 21:53:31    138s] (I)      Use row-based GCell size
[03/23 21:53:31    138s] (I)      Use row-based GCell align
[03/23 21:53:31    138s] (I)      layer 0 area = 89000
[03/23 21:53:31    138s] (I)      layer 1 area = 120000
[03/23 21:53:31    138s] (I)      layer 2 area = 120000
[03/23 21:53:31    138s] (I)      layer 3 area = 120000
[03/23 21:53:31    138s] (I)      GCell unit size   : 3600
[03/23 21:53:31    138s] (I)      GCell multiplier  : 1
[03/23 21:53:31    138s] (I)      GCell row height  : 3600
[03/23 21:53:31    138s] (I)      Actual row height : 3600
[03/23 21:53:31    138s] (I)      GCell align ref   : 7000 7000
[03/23 21:53:31    138s] [NR-eGR] Track table information for default rule: 
[03/23 21:53:31    138s] [NR-eGR] M1 has single uniform track structure
[03/23 21:53:31    138s] [NR-eGR] M2 has single uniform track structure
[03/23 21:53:31    138s] [NR-eGR] M3 has single uniform track structure
[03/23 21:53:31    138s] [NR-eGR] M4 has single uniform track structure
[03/23 21:53:31    138s] [NR-eGR] M5 has single uniform track structure
[03/23 21:53:31    138s] [NR-eGR] M6 has single uniform track structure
[03/23 21:53:31    138s] [NR-eGR] MQ has single uniform track structure
[03/23 21:53:31    138s] [NR-eGR] LM has single uniform track structure
[03/23 21:53:31    138s] (I)      ============== Default via ===============
[03/23 21:53:31    138s] (I)      +---+------------------+-----------------+
[03/23 21:53:31    138s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 21:53:31    138s] (I)      +---+------------------+-----------------+
[03/23 21:53:31    138s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 21:53:31    138s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 21:53:31    138s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 21:53:31    138s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 21:53:31    138s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 21:53:31    138s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 21:53:31    138s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 21:53:31    138s] (I)      +---+------------------+-----------------+
[03/23 21:53:31    138s] [NR-eGR] Read 5606 PG shapes
[03/23 21:53:31    138s] [NR-eGR] Read 0 clock shapes
[03/23 21:53:31    138s] [NR-eGR] Read 0 other shapes
[03/23 21:53:31    138s] [NR-eGR] #Routing Blockages  : 0
[03/23 21:53:31    138s] [NR-eGR] #Instance Blockages : 0
[03/23 21:53:31    138s] [NR-eGR] #PG Blockages       : 5606
[03/23 21:53:31    138s] [NR-eGR] #Halo Blockages     : 0
[03/23 21:53:31    138s] [NR-eGR] #Boundary Blockages : 0
[03/23 21:53:31    138s] [NR-eGR] #Clock Blockages    : 0
[03/23 21:53:31    138s] [NR-eGR] #Other Blockages    : 0
[03/23 21:53:31    138s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 21:53:31    138s] [NR-eGR] Num Prerouted Nets = 25  Num Prerouted Wires = 2574
[03/23 21:53:31    138s] [NR-eGR] Read 2689 nets ( ignored 25 )
[03/23 21:53:31    138s] (I)      early_global_route_priority property id does not exist.
[03/23 21:53:31    138s] (I)      Read Num Blocks=5606  Num Prerouted Wires=2574  Num CS=0
[03/23 21:53:31    138s] (I)      Layer 1 (V) : #blockages 2872 : #preroutes 1270
[03/23 21:53:31    138s] (I)      Layer 2 (H) : #blockages 2094 : #preroutes 1097
[03/23 21:53:31    138s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 207
[03/23 21:53:31    138s] (I)      Number of ignored nets                =     25
[03/23 21:53:31    138s] (I)      Number of connected nets              =      0
[03/23 21:53:31    138s] (I)      Number of fixed nets                  =     25.  Ignored: Yes
[03/23 21:53:31    138s] (I)      Number of clock nets                  =     25.  Ignored: No
[03/23 21:53:31    138s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 21:53:31    138s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 21:53:31    138s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 21:53:31    138s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 21:53:31    138s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 21:53:31    138s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 21:53:31    138s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 21:53:31    138s] (I)      Ndr track 0 does not exist
[03/23 21:53:31    138s] (I)      Ndr track 0 does not exist
[03/23 21:53:31    138s] (I)      ---------------------Grid Graph Info--------------------
[03/23 21:53:31    138s] (I)      Routing area        : (0, 0) - (300000, 400000)
[03/23 21:53:31    138s] (I)      Core area           : (7000, 7000) - (293000, 393000)
[03/23 21:53:31    138s] (I)      Site width          :   400  (dbu)
[03/23 21:53:31    138s] (I)      Row height          :  3600  (dbu)
[03/23 21:53:31    138s] (I)      GCell row height    :  3600  (dbu)
[03/23 21:53:31    138s] (I)      GCell width         :  3600  (dbu)
[03/23 21:53:31    138s] (I)      GCell height        :  3600  (dbu)
[03/23 21:53:31    138s] (I)      Grid                :    83   111     4
[03/23 21:53:31    138s] (I)      Layer numbers       :     1     2     3     4
[03/23 21:53:31    138s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 21:53:31    138s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 21:53:31    138s] (I)      Default wire width  :   160   200   200   200
[03/23 21:53:31    138s] (I)      Default wire space  :   160   200   200   200
[03/23 21:53:31    138s] (I)      Default wire pitch  :   320   400   400   400
[03/23 21:53:31    138s] (I)      Default pitch size  :   320   400   400   400
[03/23 21:53:31    138s] (I)      First track coord   :   400   400   400   400
[03/23 21:53:31    138s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 21:53:31    138s] (I)      Total num of tracks :   999   749   999   749
[03/23 21:53:31    138s] (I)      Num of masks        :     1     1     1     1
[03/23 21:53:31    138s] (I)      Num of trim masks   :     0     0     0     0
[03/23 21:53:31    138s] (I)      --------------------------------------------------------
[03/23 21:53:31    138s] 
[03/23 21:53:31    138s] [NR-eGR] ============ Routing rule table ============
[03/23 21:53:31    138s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 21:53:31    138s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 21:53:31    138s] (I)                    Layer    2    3    4 
[03/23 21:53:31    138s] (I)                    Pitch  800  800  800 
[03/23 21:53:31    138s] (I)             #Used tracks    2    2    2 
[03/23 21:53:31    138s] (I)       #Fully used tracks    1    1    1 
[03/23 21:53:31    138s] [NR-eGR] Rule id: 1  Nets: 2664
[03/23 21:53:31    138s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 21:53:31    138s] (I)                    Layer    2    3    4 
[03/23 21:53:31    138s] (I)                    Pitch  400  400  400 
[03/23 21:53:31    138s] (I)             #Used tracks    1    1    1 
[03/23 21:53:31    138s] (I)       #Fully used tracks    1    1    1 
[03/23 21:53:31    138s] [NR-eGR] ========================================
[03/23 21:53:31    138s] [NR-eGR] 
[03/23 21:53:31    138s] (I)      =============== Blocked Tracks ===============
[03/23 21:53:31    138s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:31    138s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 21:53:31    138s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:31    138s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 21:53:31    138s] (I)      |     2 |   83139 |    18917 |        22.75% |
[03/23 21:53:31    138s] (I)      |     3 |   82917 |    37608 |        45.36% |
[03/23 21:53:31    138s] (I)      |     4 |   83139 |    37761 |        45.42% |
[03/23 21:53:31    138s] (I)      +-------+---------+----------+---------------+
[03/23 21:53:31    138s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3289.99 MB )
[03/23 21:53:31    138s] (I)      Reset routing kernel
[03/23 21:53:31    138s] (I)      Started Global Routing ( Curr Mem: 3289.99 MB )
[03/23 21:53:31    138s] (I)      totalPins=8753  totalGlobalPin=8640 (98.71%)
[03/23 21:53:31    138s] (I)      total 2D Cap : 189093 = (57096 H, 131997 V)
[03/23 21:53:31    138s] [NR-eGR] Layer group 1: route 2664 net(s) in layer range [2, 4]
[03/23 21:53:31    138s] (I)      
[03/23 21:53:31    138s] (I)      ============  Phase 1a Route ============
[03/23 21:53:31    138s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 90
[03/23 21:53:31    138s] (I)      Usage: 19637 = (8962 H, 10675 V) = (15.70% H, 8.09% V) = (3.226e+04um H, 3.843e+04um V)
[03/23 21:53:31    138s] (I)      
[03/23 21:53:31    138s] (I)      ============  Phase 1b Route ============
[03/23 21:53:31    138s] (I)      Usage: 19657 = (8966 H, 10691 V) = (15.70% H, 8.10% V) = (3.228e+04um H, 3.849e+04um V)
[03/23 21:53:31    138s] (I)      Overflow of layer group 1: 5.31% H + 0.16% V. EstWL: 7.076520e+04um
[03/23 21:53:31    138s] (I)      Congestion metric : 5.31%H 0.16%V, 5.46%HV
[03/23 21:53:31    138s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 21:53:31    138s] (I)      
[03/23 21:53:31    138s] (I)      ============  Phase 1c Route ============
[03/23 21:53:31    138s] (I)      Level2 Grid: 17 x 23
[03/23 21:53:31    138s] (I)      Usage: 19661 = (8966 H, 10695 V) = (15.70% H, 8.10% V) = (3.228e+04um H, 3.850e+04um V)
[03/23 21:53:31    138s] (I)      
[03/23 21:53:31    138s] (I)      ============  Phase 1d Route ============
[03/23 21:53:31    138s] (I)      Usage: 19661 = (8966 H, 10695 V) = (15.70% H, 8.10% V) = (3.228e+04um H, 3.850e+04um V)
[03/23 21:53:31    138s] (I)      
[03/23 21:53:31    138s] (I)      ============  Phase 1e Route ============
[03/23 21:53:31    138s] (I)      Usage: 19754 = (8960 H, 10794 V) = (15.69% H, 8.18% V) = (3.226e+04um H, 3.886e+04um V)
[03/23 21:53:31    138s] [NR-eGR] Early Global Route overflow of layer group 1: 5.25% H + 0.17% V. EstWL: 7.111440e+04um
[03/23 21:53:31    138s] (I)      
[03/23 21:53:31    138s] (I)      ============  Phase 1l Route ============
[03/23 21:53:31    138s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 21:53:31    138s] (I)      Layer  2:      74906     15758        15         639       81531    ( 0.78%) 
[03/23 21:53:31    138s] (I)      Layer  3:      58955     11217       201         684       81234    ( 0.83%) 
[03/23 21:53:31    138s] (I)      Layer  4:      60178      2705         6         720       81450    ( 0.88%) 
[03/23 21:53:31    138s] (I)      Total:        194039     29680       222        2043      244215    ( 0.83%) 
[03/23 21:53:31    138s] (I)      
[03/23 21:53:31    138s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 21:53:31    138s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 21:53:31    138s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 21:53:31    138s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 21:53:31    138s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:53:31    138s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 21:53:31    138s] [NR-eGR]      M2 ( 2)        10( 0.11%)         1( 0.01%)         0( 0.00%)   ( 0.12%) 
[03/23 21:53:31    138s] [NR-eGR]      M3 ( 3)       141( 1.56%)         5( 0.06%)         1( 0.01%)   ( 1.63%) 
[03/23 21:53:31    138s] [NR-eGR]      M4 ( 4)         4( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[03/23 21:53:31    138s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 21:53:31    138s] [NR-eGR]        Total       155( 0.57%)         6( 0.02%)         1( 0.00%)   ( 0.60%) 
[03/23 21:53:31    138s] [NR-eGR] 
[03/23 21:53:31    138s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3291.46 MB )
[03/23 21:53:31    138s] (I)      total 2D Cap : 196873 = (60270 H, 136603 V)
[03/23 21:53:31    138s] [NR-eGR] Overflow after Early Global Route 1.61% H + 0.03% V
[03/23 21:53:31    138s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.09 sec, Curr Mem: 3291.46 MB )
[03/23 21:53:31    138s] (I)      ======================================== Runtime Summary ========================================
[03/23 21:53:31    138s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 21:53:31    138s] (I)      -------------------------------------------------------------------------------------------------
[03/23 21:53:31    138s] (I)       Early Global Route kernel                   100.00%   99.98 sec  100.07 sec  0.09 sec  0.12 sec 
[03/23 21:53:31    138s] (I)       +-Import and model                           39.52%   99.98 sec  100.02 sec  0.04 sec  0.04 sec 
[03/23 21:53:31    138s] (I)       | +-Create place DB                          11.96%   99.98 sec  100.00 sec  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       | | +-Import place data                      11.80%   99.98 sec  100.00 sec  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       | | | +-Read instances and placement          3.64%   99.98 sec   99.99 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Read nets                             7.79%   99.99 sec  100.00 sec  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       | +-Create route DB                          20.14%  100.00 sec  100.01 sec  0.02 sec  0.02 sec 
[03/23 21:53:31    138s] (I)       | | +-Import route data (6T)                 19.49%  100.00 sec  100.01 sec  0.02 sec  0.02 sec 
[03/23 21:53:31    138s] (I)       | | | +-Read blockages ( Layer 2-4 )          4.02%  100.00 sec  100.01 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Read routing blockages              0.01%  100.00 sec  100.00 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Read instance blockages             0.73%  100.00 sec  100.00 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Read PG blockages                   1.23%  100.00 sec  100.00 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Read clock blockages                0.10%  100.00 sec  100.00 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Read other blockages                0.10%  100.00 sec  100.00 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Read halo blockages                 0.03%  100.00 sec  100.00 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Read boundary cut boxes             0.00%  100.00 sec  100.00 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Read blackboxes                       0.09%  100.01 sec  100.01 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Read prerouted                        2.09%  100.01 sec  100.01 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Read unlegalized nets                 0.23%  100.01 sec  100.01 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Read nets                             1.33%  100.01 sec  100.01 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Set up via pillars                    0.03%  100.01 sec  100.01 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Initialize 3D grid graph              0.04%  100.01 sec  100.01 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Model blockage capacity               3.89%  100.01 sec  100.01 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Initialize 3D capacity              3.54%  100.01 sec  100.01 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | +-Read aux data                             0.00%  100.01 sec  100.01 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | +-Others data preparation                   0.32%  100.01 sec  100.02 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | +-Create route kernel                       5.73%  100.02 sec  100.02 sec  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       +-Global Routing                             50.42%  100.02 sec  100.07 sec  0.05 sec  0.08 sec 
[03/23 21:53:31    138s] (I)       | +-Initialization                            0.74%  100.02 sec  100.02 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | +-Net group 1                              44.82%  100.02 sec  100.06 sec  0.04 sec  0.07 sec 
[03/23 21:53:31    138s] (I)       | | +-Generate topology (6T)                  2.67%  100.02 sec  100.03 sec  0.00 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       | | +-Phase 1a                                8.11%  100.03 sec  100.03 sec  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       | | | +-Pattern routing (6T)                  5.22%  100.03 sec  100.03 sec  0.00 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.26%  100.03 sec  100.03 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Add via demand to 2D                  0.85%  100.03 sec  100.03 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | +-Phase 1b                                4.11%  100.03 sec  100.04 sec  0.00 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       | | | +-Monotonic routing (6T)                3.59%  100.03 sec  100.04 sec  0.00 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       | | +-Phase 1c                                4.27%  100.04 sec  100.04 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Two level Routing                     3.98%  100.04 sec  100.04 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Two Level Routing (Regular)         2.03%  100.04 sec  100.04 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Two Level Routing (Strong)          1.35%  100.04 sec  100.04 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | +-Phase 1d                                6.09%  100.04 sec  100.05 sec  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       | | | +-Detoured routing (6T)                 5.80%  100.04 sec  100.05 sec  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)       | | +-Phase 1e                                2.25%  100.05 sec  100.05 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | +-Route legalization                    1.83%  100.05 sec  100.05 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | | | +-Legalize Blockage Violations        1.60%  100.05 sec  100.05 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | | +-Phase 1l                               14.03%  100.05 sec  100.06 sec  0.01 sec  0.03 sec 
[03/23 21:53:31    138s] (I)       | | | +-Layer assignment (6T)                12.69%  100.05 sec  100.06 sec  0.01 sec  0.03 sec 
[03/23 21:53:31    138s] (I)       | +-Clean cong LA                             0.00%  100.06 sec  100.06 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       +-Export 3D cong map                          1.95%  100.07 sec  100.07 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)       | +-Export 2D cong map                        0.37%  100.07 sec  100.07 sec  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)      ======================= Summary by functions ========================
[03/23 21:53:31    138s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 21:53:31    138s] (I)      ---------------------------------------------------------------------
[03/23 21:53:31    138s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.12 sec 
[03/23 21:53:31    138s] (I)        1  Global Routing                       50.42%  0.05 sec  0.08 sec 
[03/23 21:53:31    138s] (I)        1  Import and model                     39.52%  0.04 sec  0.04 sec 
[03/23 21:53:31    138s] (I)        1  Export 3D cong map                    1.95%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        2  Net group 1                          44.82%  0.04 sec  0.07 sec 
[03/23 21:53:31    138s] (I)        2  Create route DB                      20.14%  0.02 sec  0.02 sec 
[03/23 21:53:31    138s] (I)        2  Create place DB                      11.96%  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        2  Create route kernel                   5.73%  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        2  Initialization                        0.74%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        2  Export 2D cong map                    0.37%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        2  Others data preparation               0.32%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        3  Import route data (6T)               19.49%  0.02 sec  0.02 sec 
[03/23 21:53:31    138s] (I)        3  Phase 1l                             14.03%  0.01 sec  0.03 sec 
[03/23 21:53:31    138s] (I)        3  Import place data                    11.80%  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        3  Phase 1a                              8.11%  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        3  Phase 1d                              6.09%  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        3  Phase 1c                              4.27%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        3  Phase 1b                              4.11%  0.00 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        3  Generate topology (6T)                2.67%  0.00 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        3  Phase 1e                              2.25%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Layer assignment (6T)                12.69%  0.01 sec  0.03 sec 
[03/23 21:53:31    138s] (I)        4  Read nets                             9.12%  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        4  Detoured routing (6T)                 5.80%  0.01 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        4  Pattern routing (6T)                  5.22%  0.00 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        4  Read blockages ( Layer 2-4 )          4.02%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Two level Routing                     3.98%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Model blockage capacity               3.89%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Read instances and placement          3.64%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Monotonic routing (6T)                3.59%  0.00 sec  0.01 sec 
[03/23 21:53:31    138s] (I)        4  Read prerouted                        2.09%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Route legalization                    1.83%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Pattern Routing Avoiding Blockages    1.26%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Add via demand to 2D                  0.85%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Read unlegalized nets                 0.23%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Read blackboxes                       0.09%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Initialize 3D capacity                3.54%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Two Level Routing (Regular)           2.03%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Legalize Blockage Violations          1.60%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Two Level Routing (Strong)            1.35%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Read PG blockages                     1.23%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Read instance blockages               0.73%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Read clock blockages                  0.10%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Read other blockages                  0.10%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 21:53:31    138s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:31    138s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:31    138s] OPERPROF: Starting HotSpotCal at level 1, MEM:3291.5M, EPOCH TIME: 1679622811.279432
[03/23 21:53:31    138s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:31    138s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:53:31    138s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:31    138s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:53:31    138s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:31    138s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:31    138s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:53:31    138s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:3291.5M, EPOCH TIME: 1679622811.285182
[03/23 21:53:31    138s] [hotspot] Hotspot report including placement blocked areas
[03/23 21:53:31    138s] OPERPROF: Starting HotSpotCal at level 1, MEM:3291.5M, EPOCH TIME: 1679622811.285463
[03/23 21:53:31    138s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:31    138s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 21:53:31    138s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:31    138s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 21:53:31    138s] [hotspot] +------------+---------------+---------------+
[03/23 21:53:31    138s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:31    138s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 21:53:31    138s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.003, MEM:3291.5M, EPOCH TIME: 1679622811.288345
[03/23 21:53:31    138s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
[03/23 21:53:31    138s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2332.3M, totSessionCpu=0:02:19 **
[03/23 21:53:31    138s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3158.5M, EPOCH TIME: 1679622811.296914
[03/23 21:53:31    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:31    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:31    138s] 
[03/23 21:53:31    138s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:31    138s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.029, MEM:3158.5M, EPOCH TIME: 1679622811.325492
[03/23 21:53:31    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:31    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:31    138s] Saving timing graph ...
[03/23 21:53:31    138s] Done save timing graph
[03/23 21:53:31    138s] 
[03/23 21:53:31    138s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:53:31    138s] 
[03/23 21:53:31    138s] TimeStamp Deleting Cell Server End ...
[03/23 21:53:31    139s] Starting delay calculation for Hold views
[03/23 21:53:31    139s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 21:53:31    139s] #################################################################################
[03/23 21:53:31    139s] # Design Stage: PreRoute
[03/23 21:53:31    139s] # Design Name: PE_top
[03/23 21:53:31    139s] # Design Mode: 130nm
[03/23 21:53:31    139s] # Analysis Mode: MMMC OCV 
[03/23 21:53:31    139s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:53:31    139s] # Signoff Settings: SI Off 
[03/23 21:53:31    139s] #################################################################################
[03/23 21:53:31    139s] Topological Sorting (REAL = 0:00:00.0, MEM = 3314.4M, InitMEM = 3314.4M)
[03/23 21:53:31    139s] Calculate late delays in OCV mode...
[03/23 21:53:31    139s] Calculate early delays in OCV mode...
[03/23 21:53:31    139s] Start delay calculation (fullDC) (6 T). (MEM=3314.4)
[03/23 21:53:31    139s] End AAE Lib Interpolated Model. (MEM=3334.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:32    139s] Total number of fetched objects 2689
[03/23 21:53:32    139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:32    139s] End delay calculation. (MEM=3378.44 CPU=0:00:00.4 REAL=0:00:01.0)
[03/23 21:53:32    139s] End delay calculation (fullDC). (MEM=3378.44 CPU=0:00:00.5 REAL=0:00:01.0)
[03/23 21:53:32    139s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3378.4M) ***
[03/23 21:53:32    140s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:20 mem=3386.4M)
[03/23 21:53:32    140s] Restoring timing graph ...
[03/23 21:53:32    140s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 21:53:32    140s] Done restore timing graph
[03/23 21:53:35    141s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.080  |  0.080  |  0.096  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.114  |  0.187  |  0.114  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:53:35    141s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3171.2M, EPOCH TIME: 1679622815.031238
[03/23 21:53:35    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:35    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.025, MEM:3172.7M, EPOCH TIME: 1679622815.056263
[03/23 21:53:35    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:35    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] Density: 31.503%
Routing Overflow: 1.61% H and 0.03% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3172.7M, EPOCH TIME: 1679622815.064898
[03/23 21:53:35    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:35    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:3172.7M, EPOCH TIME: 1679622815.087556
[03/23 21:53:35    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:35    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3172.7M, EPOCH TIME: 1679622815.094948
[03/23 21:53:35    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:35    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.015, MEM:3172.7M, EPOCH TIME: 1679622815.109673
[03/23 21:53:35    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:53:35    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] *** Final Summary (holdfix) CPU=0:00:02.6, REAL=0:00:04.0, MEM=3172.7M
[03/23 21:53:35    141s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2337.3M, totSessionCpu=0:02:21 **
[03/23 21:53:35    141s] *** Finished optDesign ***
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:07.6 real=0:00:07.8)
[03/23 21:53:35    141s] Info: Destroy the CCOpt slew target map.
[03/23 21:53:35    141s] clean pInstBBox. size 0
[03/23 21:53:35    141s] All LLGs are deleted
[03/23 21:53:35    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:35    141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3164.7M, EPOCH TIME: 1679622815.197497
[03/23 21:53:35    141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3164.7M, EPOCH TIME: 1679622815.197647
[03/23 21:53:35    141s] Info: pop threads available for lower-level modules during optimization.
[03/23 21:53:35    141s] *** optDesign #2 [finish] : cpu/real = 0:00:07.8/0:00:08.0 (1.0), totSession cpu/real = 0:02:21.3/0:03:58.8 (0.6), mem = 3164.7M
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] =============================================================================================
[03/23 21:53:35    141s]  Final TAT Report : optDesign #2                                                21.14-s109_1
[03/23 21:53:35    141s] =============================================================================================
[03/23 21:53:35    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] [ InitOpt                ]      1   0:00:00.8  (  10.3 % )     0:00:00.8 /  0:00:00.9    1.1
[03/23 21:53:35    141s] [ HoldOpt                ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:53:35    141s] [ ViewPruning            ]      8   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    2.0
[03/23 21:53:35    141s] [ BuildHoldData          ]      1   0:00:01.7  (  21.4 % )     0:00:02.3 /  0:00:03.2    1.4
[03/23 21:53:35    141s] [ OptSummaryReport       ]      2   0:00:01.1  (  14.0 % )     0:00:03.9 /  0:00:02.8    0.7
[03/23 21:53:35    141s] [ DrvReport              ]      2   0:00:02.1  (  25.6 % )     0:00:02.1 /  0:00:00.1    0.1
[03/23 21:53:35    141s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:53:35    141s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   8.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:53:35    141s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.2    1.3
[03/23 21:53:35    141s] [ TimingUpdate           ]     16   0:00:00.4  (   4.4 % )     0:00:00.7 /  0:00:01.7    2.6
[03/23 21:53:35    141s] [ FullDelayCalc          ]      4   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:01.0    3.3
[03/23 21:53:35    141s] [ TimingReport           ]      4   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 21:53:35    141s] [ GenerateReports        ]      2   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.3    0.9
[03/23 21:53:35    141s] [ MISC                   ]          0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------
[03/23 21:53:35    141s]  optDesign #2 TOTAL                 0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:07.8    1.0
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 21:53:35    141s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 21:53:35    141s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 21:53:35    141s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 21:53:35    141s] <CMD> report_ccopt_skew_groups > /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_cts_skewgroups.rpt
[03/23 21:53:35    141s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[03/23 21:53:35    141s] End AAE Lib Interpolated Model. (MEM=3164.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:53:35    141s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/23 21:53:35    141s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:53:35    141s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:53:35    141s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[03/23 21:53:35    141s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:53:35    141s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[03/23 21:53:35    141s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Skew Group Structure:
[03/23 21:53:35    141s] =====================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] ----------------------------------------------------------------------------
[03/23 21:53:35    141s] Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
[03/23 21:53:35    141s] ----------------------------------------------------------------------------
[03/23 21:53:35    141s] clk/typConstraintMode       1              716                    0
[03/23 21:53:35    141s] ----------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Skew Group Summary:
[03/23 21:53:35    141s] ===================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[03/23 21:53:35    141s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] worstDelay:setup.early    clk/typConstraintMode        -        0.231     0.303     0.273        0.019       ignored                  -         0.072              -
[03/23 21:53:35    141s] worstDelay:setup.late     clk/typConstraintMode    *0.100       0.231     0.303     0.273        0.019       explicit             0.100         0.072    100% {0.231, 0.303}
[03/23 21:53:35    141s] bestDelay:hold.early      clk/typConstraintMode        -        0.231     0.303     0.273        0.019       ignored                  -         0.072              -
[03/23 21:53:35    141s] bestDelay:hold.late       clk/typConstraintMode        -        0.231     0.303     0.273        0.019       ignored                  -         0.072              -
[03/23 21:53:35    141s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] * - indicates that target was not met.
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Skew Group Min/Max path pins:
[03/23 21:53:35    141s] =============================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------
[03/23 21:53:35    141s] Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------
[03/23 21:53:35    141s] worstDelay:setup.early    clk/typConstraintMode    0.231       1       0.303       2
[03/23 21:53:35    141s] -    min buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] -    max buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:53:35    141s] worstDelay:setup.late     clk/typConstraintMode    0.231       3       0.303       4
[03/23 21:53:35    141s] -    min buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] -    max buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:53:35    141s] bestDelay:hold.early      clk/typConstraintMode    0.231       5       0.303       6
[03/23 21:53:35    141s] -    min buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] -    max buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:53:35    141s] bestDelay:hold.late       clk/typConstraintMode    0.231       7       0.303       8
[03/23 21:53:35    141s] -    min buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] -    max buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Timing for timing corner worstDelay:setup.early, min clock_path:
[03/23 21:53:35    141s] ================================================================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] PathID    : 1
[03/23 21:53:35    141s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 21:53:35    141s] Start     : clk
[03/23 21:53:35    141s] End       : buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] Delay     : 0.231
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] --------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 21:53:35    141s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 21:53:35    141s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 21:53:35    141s] clk
[03/23 21:53:35    141s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)     -            1    
[03/23 21:53:35    141s] CTS_ccl_inv_00023/A
[03/23 21:53:35    141s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (9.600,9.200)      18.800   -       
[03/23 21:53:35    141s] CTS_ccl_inv_00023/Y
[03/23 21:53:35    141s] -     CLKINVX8TR   fall   0.065   0.066   0.072  0.059  (8.800,9.200)       0.800      2    
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.001   0.067   0.072  -      (17.200,8.800)      8.800   -       
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.046   0.113   0.049  0.069  (16.800,8.400)      0.800      2    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00016/A
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.004   0.116   0.050  -      (46.400,41.200)    62.400   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00016/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.042   0.158   0.071  0.143  (46.000,41.600)     0.800      4    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00010_clone/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.017   0.175   0.080  -      (47.200,192.400)  152.000   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00010_clone/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.054   0.230   0.060  0.093  (47.600,192.800)    0.800     28    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] -     DFFQX1TR     rise   0.001   0.231   0.060  -      (71.600,192.800)   24.000   -       
[03/23 21:53:35    141s] --------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Timing for timing corner worstDelay:setup.early, max clock_path:
[03/23 21:53:35    141s] ================================================================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] PathID    : 2
[03/23 21:53:35    141s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 21:53:35    141s] Start     : clk
[03/23 21:53:35    141s] End       : buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/CK
[03/23 21:53:35    141s] Delay     : 0.303
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 21:53:35    141s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 21:53:35    141s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 21:53:35    141s] clk
[03/23 21:53:35    141s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -            1    
[03/23 21:53:35    141s] CTS_ccl_inv_00023/A
[03/23 21:53:35    141s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (9.600,9.200)       18.800   -       
[03/23 21:53:35    141s] CTS_ccl_inv_00023/Y
[03/23 21:53:35    141s] -     CLKINVX8TR   fall   0.065   0.066   0.072  0.059  (8.800,9.200)        0.800      2    
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022_clone/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.001   0.067   0.072  -      (17.200,16.000)     15.200   -       
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022_clone/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.050   0.117   0.071  0.118  (16.800,15.600)      0.800      2    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00015/A
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.016   0.133   0.081  -      (84.800,138.400)   190.800   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.057   0.190   0.090  0.187  (84.400,138.000)     0.800      5    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.022   0.212   0.103  -      (134.400,343.600)  255.600   -       
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.085   0.297   0.099  0.176  (134.800,344.000)    0.800     59    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/CK
[03/23 21:53:35    141s] -     DFFQX1TR     rise   0.006   0.303   0.100  -      (59.200,322.400)    97.200   -       
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Timing for timing corner worstDelay:setup.late, min clock_path:
[03/23 21:53:35    141s] ===============================================================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] PathID    : 3
[03/23 21:53:35    141s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 21:53:35    141s] Start     : clk
[03/23 21:53:35    141s] End       : buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] Delay     : 0.231
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] --------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 21:53:35    141s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 21:53:35    141s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 21:53:35    141s] clk
[03/23 21:53:35    141s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)     -            1    
[03/23 21:53:35    141s] CTS_ccl_inv_00023/A
[03/23 21:53:35    141s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (9.600,9.200)      18.800   -       
[03/23 21:53:35    141s] CTS_ccl_inv_00023/Y
[03/23 21:53:35    141s] -     CLKINVX8TR   fall   0.065   0.066   0.072  0.059  (8.800,9.200)       0.800      2    
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.001   0.067   0.072  -      (17.200,8.800)      8.800   -       
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.046   0.113   0.049  0.069  (16.800,8.400)      0.800      2    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00016/A
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.004   0.116   0.050  -      (46.400,41.200)    62.400   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00016/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.042   0.159   0.071  0.143  (46.000,41.600)     0.800      4    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00010_clone/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.017   0.176   0.080  -      (47.200,192.400)  152.000   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00010_clone/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.054   0.230   0.060  0.093  (47.600,192.800)    0.800     28    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] -     DFFQX1TR     rise   0.001   0.231   0.060  -      (71.600,192.800)   24.000   -       
[03/23 21:53:35    141s] --------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Timing for timing corner worstDelay:setup.late, max clock_path:
[03/23 21:53:35    141s] ===============================================================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] PathID    : 4
[03/23 21:53:35    141s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 21:53:35    141s] Start     : clk
[03/23 21:53:35    141s] End       : buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/CK
[03/23 21:53:35    141s] Delay     : 0.303
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 21:53:35    141s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 21:53:35    141s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 21:53:35    141s] clk
[03/23 21:53:35    141s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -            1    
[03/23 21:53:35    141s] CTS_ccl_inv_00023/A
[03/23 21:53:35    141s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (9.600,9.200)       18.800   -       
[03/23 21:53:35    141s] CTS_ccl_inv_00023/Y
[03/23 21:53:35    141s] -     CLKINVX8TR   fall   0.065   0.066   0.072  0.059  (8.800,9.200)        0.800      2    
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022_clone/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.001   0.067   0.072  -      (17.200,16.000)     15.200   -       
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022_clone/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.050   0.117   0.071  0.118  (16.800,15.600)      0.800      2    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00015/A
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.016   0.133   0.081  -      (84.800,138.400)   190.800   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.057   0.190   0.090  0.187  (84.400,138.000)     0.800      5    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.022   0.212   0.103  -      (134.400,343.600)  255.600   -       
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.085   0.297   0.099  0.176  (134.800,344.000)    0.800     59    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/CK
[03/23 21:53:35    141s] -     DFFQX1TR     rise   0.006   0.303   0.100  -      (59.200,322.400)    97.200   -       
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Timing for timing corner bestDelay:hold.early, min clock_path:
[03/23 21:53:35    141s] ==============================================================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] PathID    : 5
[03/23 21:53:35    141s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 21:53:35    141s] Start     : clk
[03/23 21:53:35    141s] End       : buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] Delay     : 0.231
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] --------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 21:53:35    141s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 21:53:35    141s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 21:53:35    141s] clk
[03/23 21:53:35    141s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)     -            1    
[03/23 21:53:35    141s] CTS_ccl_inv_00023/A
[03/23 21:53:35    141s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (9.600,9.200)      18.800   -       
[03/23 21:53:35    141s] CTS_ccl_inv_00023/Y
[03/23 21:53:35    141s] -     CLKINVX8TR   fall   0.065   0.066   0.072  0.059  (8.800,9.200)       0.800      2    
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.001   0.067   0.072  -      (17.200,8.800)      8.800   -       
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.046   0.113   0.049  0.069  (16.800,8.400)      0.800      2    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00016/A
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.004   0.116   0.050  -      (46.400,41.200)    62.400   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00016/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.042   0.158   0.071  0.143  (46.000,41.600)     0.800      4    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00010_clone/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.017   0.175   0.080  -      (47.200,192.400)  152.000   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00010_clone/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.054   0.230   0.060  0.093  (47.600,192.800)    0.800     28    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] -     DFFQX1TR     rise   0.001   0.231   0.060  -      (71.600,192.800)   24.000   -       
[03/23 21:53:35    141s] --------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Timing for timing corner bestDelay:hold.early, max clock_path:
[03/23 21:53:35    141s] ==============================================================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] PathID    : 6
[03/23 21:53:35    141s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 21:53:35    141s] Start     : clk
[03/23 21:53:35    141s] End       : buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/CK
[03/23 21:53:35    141s] Delay     : 0.303
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 21:53:35    141s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 21:53:35    141s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 21:53:35    141s] clk
[03/23 21:53:35    141s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -            1    
[03/23 21:53:35    141s] CTS_ccl_inv_00023/A
[03/23 21:53:35    141s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (9.600,9.200)       18.800   -       
[03/23 21:53:35    141s] CTS_ccl_inv_00023/Y
[03/23 21:53:35    141s] -     CLKINVX8TR   fall   0.065   0.066   0.072  0.059  (8.800,9.200)        0.800      2    
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022_clone/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.001   0.067   0.072  -      (17.200,16.000)     15.200   -       
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022_clone/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.050   0.117   0.071  0.118  (16.800,15.600)      0.800      2    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00015/A
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.016   0.133   0.081  -      (84.800,138.400)   190.800   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.057   0.190   0.090  0.187  (84.400,138.000)     0.800      5    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.022   0.212   0.103  -      (134.400,343.600)  255.600   -       
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.085   0.297   0.099  0.176  (134.800,344.000)    0.800     59    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/CK
[03/23 21:53:35    141s] -     DFFQX1TR     rise   0.006   0.303   0.100  -      (59.200,322.400)    97.200   -       
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Timing for timing corner bestDelay:hold.late, min clock_path:
[03/23 21:53:35    141s] =============================================================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] PathID    : 7
[03/23 21:53:35    141s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 21:53:35    141s] Start     : clk
[03/23 21:53:35    141s] End       : buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] Delay     : 0.231
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] --------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 21:53:35    141s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 21:53:35    141s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 21:53:35    141s] clk
[03/23 21:53:35    141s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)     -            1    
[03/23 21:53:35    141s] CTS_ccl_inv_00023/A
[03/23 21:53:35    141s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (9.600,9.200)      18.800   -       
[03/23 21:53:35    141s] CTS_ccl_inv_00023/Y
[03/23 21:53:35    141s] -     CLKINVX8TR   fall   0.065   0.066   0.072  0.059  (8.800,9.200)       0.800      2    
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.001   0.067   0.072  -      (17.200,8.800)      8.800   -       
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.046   0.113   0.049  0.069  (16.800,8.400)      0.800      2    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00016/A
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.004   0.116   0.050  -      (46.400,41.200)    62.400   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00016/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.042   0.159   0.071  0.143  (46.000,41.600)     0.800      4    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00010_clone/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.017   0.176   0.080  -      (47.200,192.400)  152.000   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00010_clone/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.054   0.230   0.060  0.093  (47.600,192.800)    0.800     28    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:53:35    141s] -     DFFQX1TR     rise   0.001   0.231   0.060  -      (71.600,192.800)   24.000   -       
[03/23 21:53:35    141s] --------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] Timing for timing corner bestDelay:hold.late, max clock_path:
[03/23 21:53:35    141s] =============================================================
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] PathID    : 8
[03/23 21:53:35    141s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 21:53:35    141s] Start     : clk
[03/23 21:53:35    141s] End       : buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/CK
[03/23 21:53:35    141s] Delay     : 0.303
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 21:53:35    141s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 21:53:35    141s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 21:53:35    141s] clk
[03/23 21:53:35    141s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -            1    
[03/23 21:53:35    141s] CTS_ccl_inv_00023/A
[03/23 21:53:35    141s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (9.600,9.200)       18.800   -       
[03/23 21:53:35    141s] CTS_ccl_inv_00023/Y
[03/23 21:53:35    141s] -     CLKINVX8TR   fall   0.065   0.066   0.072  0.059  (8.800,9.200)        0.800      2    
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022_clone/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.001   0.067   0.072  -      (17.200,16.000)     15.200   -       
[03/23 21:53:35    141s] CTS_ccl_a_inv_00022_clone/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.050   0.117   0.071  0.118  (16.800,15.600)      0.800      2    
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00015/A
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.016   0.133   0.081  -      (84.800,138.400)   190.800   -       
[03/23 21:53:35    141s] buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.057   0.190   0.090  0.187  (84.400,138.000)     0.800      5    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/A
[03/23 21:53:35    141s] -     CLKINVX20TR  fall   0.022   0.212   0.103  -      (134.400,343.600)  255.600   -       
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/Y
[03/23 21:53:35    141s] -     CLKINVX20TR  rise   0.085   0.297   0.099  0.176  (134.800,344.000)    0.800     59    
[03/23 21:53:35    141s] buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/CK
[03/23 21:53:35    141s] -     DFFQX1TR     rise   0.006   0.303   0.100  -      (59.200,322.400)    97.200   -       
[03/23 21:53:35    141s] ---------------------------------------------------------------------------------------------------
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] 
[03/23 21:53:35    141s] <CMD> saveDesign db/PE_top_placed_cts.enc
[03/23 21:53:35    141s] #% Begin save design ... (date=03/23 21:53:35, mem=2301.2M)
[03/23 21:53:35    141s] % Begin Save ccopt configuration ... (date=03/23 21:53:35, mem=2301.2M)
[03/23 21:53:35    141s] % End Save ccopt configuration ... (date=03/23 21:53:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2301.2M, current mem=2301.2M)
[03/23 21:53:35    141s] % Begin Save netlist data ... (date=03/23 21:53:35, mem=2301.2M)
[03/23 21:53:35    141s] Writing Binary DB to db/PE_top_placed_cts.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:53:35    141s] % End Save netlist data ... (date=03/23 21:53:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=2303.3M, current mem=2303.3M)
[03/23 21:53:35    141s] Saving symbol-table file in separate thread ...
[03/23 21:53:35    141s] Saving congestion map file in separate thread ...
[03/23 21:53:35    141s] Saving congestion map file db/PE_top_placed_cts.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:53:35    141s] % Begin Save AAE data ... (date=03/23 21:53:35, mem=2303.3M)
[03/23 21:53:35    141s] Saving AAE Data ...
[03/23 21:53:35    141s] % End Save AAE data ... (date=03/23 21:53:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2303.3M, current mem=2303.3M)
[03/23 21:53:35    141s] Saving preference file db/PE_top_placed_cts.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:53:35    141s] Saving mode setting ...
[03/23 21:53:35    141s] Saving global file ...
[03/23 21:53:36    141s] Saving Drc markers ...
[03/23 21:53:36    141s] ... No Drc file written since there is no markers found.
[03/23 21:53:36    141s] % Begin Save routing data ... (date=03/23 21:53:36, mem=2303.8M)
[03/23 21:53:36    141s] Saving route file ...
[03/23 21:53:36    141s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3129.6M) ***
[03/23 21:53:36    142s] % End Save routing data ... (date=03/23 21:53:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2303.9M, current mem=2303.9M)
[03/23 21:53:36    142s] Saving special route data file in separate thread ...
[03/23 21:53:36    142s] Saving PG file in separate thread ...
[03/23 21:53:36    142s] Saving placement file in separate thread ...
[03/23 21:53:36    142s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:53:36    142s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:53:36    142s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:53:36    142s] Saving PG file db/PE_top_placed_cts.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:53:36 2023)
[03/23 21:53:36    142s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3159.6M) ***
[03/23 21:53:36    142s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3159.6M) ***
[03/23 21:53:36    142s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:53:36    142s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:53:36    142s] Saving property file db/PE_top_placed_cts.enc.dat.tmp/PE_top.prop
[03/23 21:53:36    142s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3151.6M) ***
[03/23 21:53:37    142s] #Saving pin access data to file db/PE_top_placed_cts.enc.dat.tmp/PE_top.apa ...
[03/23 21:53:37    142s] #
[03/23 21:53:37    142s] Saving rc congestion map db/PE_top_placed_cts.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 21:53:37    142s] Saving preRoute extracted patterns in file 'db/PE_top_placed_cts.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:53:37    142s] Saving preRoute extraction data in directory 'db/PE_top_placed_cts.enc.dat.tmp/extraction/' ...
[03/23 21:53:37    142s] Checksum of RCGrid density data::96
[03/23 21:53:37    142s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:53:37    142s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:53:37    142s] % Begin Save power constraints data ... (date=03/23 21:53:37, mem=2304.0M)
[03/23 21:53:37    142s] % End Save power constraints data ... (date=03/23 21:53:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=2304.0M, current mem=2304.0M)
[03/23 21:53:38    142s] Generated self-contained design PE_top_placed_cts.enc.dat.tmp
[03/23 21:53:38    142s] #% End save design ... (date=03/23 21:53:38, total cpu=0:00:00.8, real=0:00:03.0, peak res=2304.2M, current mem=2304.2M)
[03/23 21:53:38    142s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:53:38    142s] 
[03/23 21:53:38    142s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -routeSiEffort max -routeWithSiPostRouteFix true
[03/23 21:53:38    142s] <CMD> setNanoRouteMode -drouteFixAntenna true -drouteAutoStop false -routeDeleteAntennaReroute true -routeAntennaCellName ANTENNATR -routeInsertAntennaDiode true
[03/23 21:53:38    142s] <CMD> setNanoRouteMode -droutePostRouteSwapVia false -routeConcurrentMinimizeViaCountEffort medium -routeWithViaInPin true -drouteUseMultiCutViaEffort medium -routeBottomRoutingLayer 2 -routeTopRoutingLayer 4 -drouteOnGridOnly none
[03/23 21:53:38    142s] #WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[03/23 21:53:38    142s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 21:53:38    142s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 21:53:38    142s] <CMD> routeDesign -globalDetail
[03/23 21:53:38    142s] #% Begin routeDesign (date=03/23 21:53:38, mem=2304.2M)
[03/23 21:53:38    142s] ### Time Record (routeDesign) is installed.
[03/23 21:53:38    142s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2304.21 (MB), peak = 2599.83 (MB)
[03/23 21:53:38    142s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/23 21:53:38    142s] #**INFO: setDesignMode -flowEffort standard
[03/23 21:53:38    142s] #**INFO: setDesignMode -powerEffort none
[03/23 21:53:38    142s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/23 21:53:38    142s] **INFO: User settings:
[03/23 21:53:38    142s] setNanoRouteMode -drouteAutoStop                         false
[03/23 21:53:38    142s] setNanoRouteMode -drouteFixAntenna                       true
[03/23 21:53:38    142s] setNanoRouteMode -drouteOnGridOnly                       none
[03/23 21:53:38    142s] setNanoRouteMode -droutePostRouteSwapVia                 false
[03/23 21:53:38    142s] setNanoRouteMode -drouteUseMultiCutViaEffort             medium
[03/23 21:53:38    142s] setNanoRouteMode -extractThirdPartyCompatible            false
[03/23 21:53:38    142s] setNanoRouteMode -grouteExpTdStdDelay                    22.7
[03/23 21:53:38    142s] setNanoRouteMode -routeAntennaCellName                   ANTENNATR
[03/23 21:53:38    142s] setNanoRouteMode -routeBottomRoutingLayer                2
[03/23 21:53:38    142s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort  medium
[03/23 21:53:38    142s] setNanoRouteMode -routeDeleteAntennaReroute              true
[03/23 21:53:38    142s] setNanoRouteMode -routeInsertAntennaDiode                true
[03/23 21:53:38    142s] setNanoRouteMode -routeSiEffort                          max
[03/23 21:53:38    142s] setNanoRouteMode -routeTopRoutingLayer                   4
[03/23 21:53:38    142s] setNanoRouteMode -routeWithSiDriven                      true
[03/23 21:53:38    142s] setNanoRouteMode -routeWithSiPostRouteFix                true
[03/23 21:53:38    142s] setNanoRouteMode -routeWithTimingDriven                  true
[03/23 21:53:38    142s] setNanoRouteMode -routeWithViaInPin                      true
[03/23 21:53:38    142s] setDesignMode -process                                   130
[03/23 21:53:38    142s] setExtractRCMode -coupling_c_th                          0.4
[03/23 21:53:38    142s] setExtractRCMode -effortLevel                            medium
[03/23 21:53:38    142s] setExtractRCMode -engine                                 preRoute
[03/23 21:53:38    142s] setExtractRCMode -relative_c_th                          1
[03/23 21:53:38    142s] setExtractRCMode -total_c_th                             0
[03/23 21:53:38    142s] setDelayCalMode -enable_high_fanout                      true
[03/23 21:53:38    142s] setDelayCalMode -engine                                  aae
[03/23 21:53:38    142s] setDelayCalMode -ignoreNetLoad                           false
[03/23 21:53:38    142s] setDelayCalMode -socv_accuracy_mode                      low
[03/23 21:53:38    142s] setSIMode -separate_delta_delay_on_data                  true
[03/23 21:53:38    142s] 
[03/23 21:53:38    142s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/23 21:53:38    142s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/23 21:53:38    142s] OPERPROF: Starting checkPlace at level 1, MEM:3136.7M, EPOCH TIME: 1679622818.373166
[03/23 21:53:38    142s] Processing tracks to init pin-track alignment.
[03/23 21:53:38    142s] z: 2, totalTracks: 1
[03/23 21:53:38    142s] z: 4, totalTracks: 1
[03/23 21:53:38    142s] z: 6, totalTracks: 1
[03/23 21:53:38    142s] z: 8, totalTracks: 1
[03/23 21:53:38    142s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:53:38    142s] All LLGs are deleted
[03/23 21:53:38    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:38    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:38    142s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3136.7M, EPOCH TIME: 1679622818.375588
[03/23 21:53:38    142s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3136.7M, EPOCH TIME: 1679622818.375836
[03/23 21:53:38    142s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3136.7M, EPOCH TIME: 1679622818.376004
[03/23 21:53:38    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:38    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:38    142s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3232.7M, EPOCH TIME: 1679622818.378684
[03/23 21:53:38    142s] Max number of tech site patterns supported in site array is 256.
[03/23 21:53:38    142s] Core basic site is IBM13SITE
[03/23 21:53:38    142s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3232.7M, EPOCH TIME: 1679622818.378995
[03/23 21:53:38    142s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 21:53:38    142s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 21:53:38    142s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:3232.7M, EPOCH TIME: 1679622818.382110
[03/23 21:53:38    142s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 21:53:38    142s] SiteArray: use 413,696 bytes
[03/23 21:53:38    142s] SiteArray: current memory after site array memory allocation 3232.7M
[03/23 21:53:38    142s] SiteArray: FP blocked sites are writable
[03/23 21:53:38    142s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 21:53:38    142s] Atter site array init, number of instance map data is 0.
[03/23 21:53:38    142s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.008, MEM:3200.7M, EPOCH TIME: 1679622818.387034
[03/23 21:53:38    142s] 
[03/23 21:53:38    142s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:53:38    142s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.013, MEM:3136.7M, EPOCH TIME: 1679622818.388567
[03/23 21:53:38    142s] Begin checking placement ... (start mem=3136.7M, init mem=3136.7M)
[03/23 21:53:38    142s] Begin checking exclusive groups violation ...
[03/23 21:53:38    142s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 21:53:38    142s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 21:53:38    142s] 
[03/23 21:53:38    142s] Running CheckPlace using 6 threads!...
[03/23 21:53:38    142s] 
[03/23 21:53:38    142s] ...checkPlace MT is done!
[03/23 21:53:38    142s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3136.7M, EPOCH TIME: 1679622818.403484
[03/23 21:53:38    142s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3136.7M, EPOCH TIME: 1679622818.404575
[03/23 21:53:38    142s] *info: Placed = 2622           (Fixed = 24)
[03/23 21:53:38    142s] *info: Unplaced = 0           
[03/23 21:53:38    142s] Placement Density:31.50%(34705/110167)
[03/23 21:53:38    142s] Placement Density (including fixed std cells):31.50%(34705/110167)
[03/23 21:53:38    142s] All LLGs are deleted
[03/23 21:53:38    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:53:38    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:38    142s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3136.7M, EPOCH TIME: 1679622818.406242
[03/23 21:53:38    142s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3136.7M, EPOCH TIME: 1679622818.406549
[03/23 21:53:38    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:38    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:53:38    142s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3136.7M)
[03/23 21:53:38    142s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.035, MEM:3136.7M, EPOCH TIME: 1679622818.407740
[03/23 21:53:38    142s] 
[03/23 21:53:38    142s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/23 21:53:38    142s] *** Changed status on (25) nets in Clock.
[03/23 21:53:38    142s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3136.7M) ***
[03/23 21:53:38    142s] % Begin globalDetailRoute (date=03/23 21:53:38, mem=2303.6M)
[03/23 21:53:38    142s] 
[03/23 21:53:38    142s] globalDetailRoute
[03/23 21:53:38    142s] 
[03/23 21:53:38    142s] #Start globalDetailRoute on Thu Mar 23 21:53:38 2023
[03/23 21:53:38    142s] #
[03/23 21:53:38    142s] ### Time Record (globalDetailRoute) is installed.
[03/23 21:53:38    142s] ### Time Record (Pre Callback) is installed.
[03/23 21:53:38    142s] ### Time Record (Pre Callback) is uninstalled.
[03/23 21:53:38    142s] ### Time Record (DB Import) is installed.
[03/23 21:53:38    142s] ### Time Record (Timing Data Generation) is installed.
[03/23 21:53:38    142s] #Generating timing data, please wait...
[03/23 21:53:38    142s] #2689 total nets, 2689 already routed, 2689 will ignore in trialRoute
[03/23 21:53:38    142s] ### run_trial_route starts on Thu Mar 23 21:53:38 2023 with memory = 2285.86 (MB), peak = 2599.83 (MB)
[03/23 21:53:38    142s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:38    142s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:38    142s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 21:53:38    142s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 21:53:38    142s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.5 GB --1.06 [6]--
[03/23 21:53:38    142s] ### dump_timing_file starts on Thu Mar 23 21:53:38 2023 with memory = 2195.16 (MB), peak = 2599.83 (MB)
[03/23 21:53:38    142s] ### extractRC starts on Thu Mar 23 21:53:38 2023 with memory = 2195.16 (MB), peak = 2599.83 (MB)
[03/23 21:53:38    142s] {RT rc-typ 0 4 4 0}
[03/23 21:53:38    142s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.5 GB --1.07 [6]--
[03/23 21:53:38    142s] ### view setupAnalysis is active and enabled.
[03/23 21:53:38    142s] 0 out of 1 active views are pruned
[03/23 21:53:38    142s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2194.80 (MB), peak = 2599.83 (MB)
[03/23 21:53:38    142s] ### generate_timing_data starts on Thu Mar 23 21:53:38 2023 with memory = 2194.80 (MB), peak = 2599.83 (MB)
[03/23 21:53:38    142s] #Reporting timing...
[03/23 21:53:38    142s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/23 21:53:38    143s] ### report_timing starts on Thu Mar 23 21:53:38 2023 with memory = 2282.54 (MB), peak = 2599.83 (MB)
[03/23 21:53:39    143s] ### report_timing cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.5 GB --2.52 [6]--
[03/23 21:53:39    143s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
[03/23 21:53:39    143s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2342.38 (MB), peak = 2599.83 (MB)
[03/23 21:53:39    143s] #Library Standard Delay: 22.70ps
[03/23 21:53:39    143s] #Slack threshold: 45.40ps
[03/23 21:53:39    143s] ### generate_net_cdm_timing starts on Thu Mar 23 21:53:39 2023 with memory = 2342.38 (MB), peak = 2599.83 (MB)
[03/23 21:53:39    143s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --2.14 [6]--
[03/23 21:53:39    143s] #*** Analyzed 0 timing critical paths, and collected 0.
[03/23 21:53:39    143s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2343.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:39    143s] ### Use bna from skp: 0
[03/23 21:53:39    143s] 
[03/23 21:53:39    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:53:39    143s] TLC MultiMap info (StdDelay):
[03/23 21:53:39    143s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:39    143s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:39    143s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:53:39    143s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:53:39    143s]  Setting StdDelay to: 22.7ps
[03/23 21:53:39    143s] 
[03/23 21:53:39    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:53:39    143s] {RT rc-typ 0 4 4 0}
[03/23 21:53:39    144s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2349.83 (MB), peak = 2599.83 (MB)
[03/23 21:53:39    144s] #Default setup view is reset to setupAnalysis.
[03/23 21:53:39    144s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2349.83 (MB), peak = 2599.83 (MB)
[03/23 21:53:39    144s] ### generate_timing_data cpu:00:00:02, real:00:00:01, mem:2.3 GB, peak:2.5 GB --1.51 [6]--
[03/23 21:53:39    144s] #Current view: setupAnalysis 
[03/23 21:53:39    144s] #Current enabled view: setupAnalysis 
[03/23 21:53:39    144s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2352.59 (MB), peak = 2599.83 (MB)
[03/23 21:53:39    144s] ### dump_timing_file cpu:00:00:02, real:00:00:01, mem:2.3 GB, peak:2.5 GB --1.54 [6]--
[03/23 21:53:39    144s] #Done generating timing data.
[03/23 21:53:39    144s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 21:53:39    144s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/23 21:53:39    144s] ### Net info: total nets: 2691
[03/23 21:53:39    144s] ### Net info: dirty nets: 2
[03/23 21:53:39    144s] ### Net info: marked as disconnected nets: 0
[03/23 21:53:39    144s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:53:39    144s] #num needed restored net=0
[03/23 21:53:39    144s] #need_extraction net=0 (total=2691)
[03/23 21:53:39    144s] ### Net info: fully routed nets: 25
[03/23 21:53:39    144s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:53:39    144s] ### Net info: unrouted nets: 2664
[03/23 21:53:39    144s] ### Net info: re-extraction nets: 0
[03/23 21:53:39    144s] ### Net info: ignored nets: 0
[03/23 21:53:39    144s] ### Net info: skip routing nets: 0
[03/23 21:53:39    144s] ### import design signature (11): route=894570462 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1072757404 dirty_area=0 del_dirty_area=0 cell=831889477 placement=1171956218 pin_access=2042870003 inst_pattern=1
[03/23 21:53:39    144s] ### Time Record (DB Import) is uninstalled.
[03/23 21:53:39    144s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 21:53:39    144s] #RTESIG:78da9594cd4fc24010c53dfb574c160e9808ee4cf7f38809573404bd926a1768524ad28f
[03/23 21:53:39    144s] #       44ff7b174d4c30d2597add5fdebcf776a7a3f1eb62058270866adaa2f41b84e58a481a72
[03/23 21:53:39    144s] #       5334e41f0837f1e8e551dc8ec64fcf6b5408dbbc6a034cde8ec7ea1efa3634d086ae2beb
[03/23 21:53:39    144s] #       dddd0f43de9c33c5679d1fca7728c236efabee0f6e320b5dd30f291aa740d4c73a0898b4
[03/23 21:53:39    144s] #       5d130ffec5ac4410df93192e4e14875094fd6118f4deb36963698af38f48e719871bc153
[03/23 21:53:39    144s] #       cb57e157a99352206752cbf8c1645b1df3ee7fd7641c887db9db0fb714c3250a6612d9aa
[03/23 21:53:39    144s] #       1439be73a508144ccaba0bbbd05c62344c4946639235a62c824e0333c0994e00bd044a51
[03/23 21:53:39    144s] #       d432633bd1a8121893c0589ed1093adaf14c6c8a6866131a709e553351837d15469ab4bd
[03/23 21:53:39    144s] #       46935096750462be5c2f96cbf97ac5085a8f40cc83b43ed59e4bb827e7a25adbe5759137
[03/23 21:53:39    144s] #       45d40b757fb844dadfbfe7458aa4d3dc4c42e97886644c997f0c4724348adb60429781e0
[03/23 21:53:39    144s] #       749ce22d3993c0589e893b2d4ed0454f375ffca339da
[03/23 21:53:39    144s] #
[03/23 21:53:39    144s] ### Time Record (Data Preparation) is installed.
[03/23 21:53:39    144s] #RTESIG:78da95944d4b033110863dfb2b86b4870a76cdcce6f358a1d72aa57a2dab9bb60bed2eec
[03/23 21:53:39    144s] #       07e8bf3755102ab693ee350f4fdebc9bc968fc3a5f8220cc504d3b947e8db0581249436e
[03/23 21:53:39    144s] #       8a86fc03e13a2ebd3c8adbd1f8e979850a6153ecbb0093b7a6d9dfc3d08516bad0f755bd
[03/23 21:53:39    144s] #       bdfb61c89b53a6fcac8b43f50e65d814c3beff839bdc42df0e978cc629107553070193ae
[03/23 21:53:39    144s] #       6fe3c2bf989508e27b67868b3b8a4328abe17019f4deb3a78da5292e3f229d9ef1722378
[03/23 21:53:39    144s] #       6cf92afc2a3b290532935ac60f269b7d53f4ffa726e340ecaaedee724bf17089c25c225b
[03/23 21:53:39    144s] #       9522c777ae1481824955f7611bda738c8629c9184cb2c19445d069600e98e904d04ba014
[03/23 21:53:39    144s] #       a39639db894695c09804c6f28c4ef068c733b129a2cc2634e03c6b33d1c1de0a234dda5c
[03/23 21:53:39    144s] #       a34928cb3a02315bace68bc56cb56484d623107321ad4f8de712fe9373d1d6f5455d166d
[03/23 21:53:39    144s] #       197da11e0ee748fbfb7a9ea77c9cbb94c793a4d35c3842e9788664aca3f860b643a3b851
[03/23 21:53:39    144s] #       27743908cee3141fc99904c6f24c1c7e7184ce66baf90262764692
[03/23 21:53:39    144s] #
[03/23 21:53:39    144s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:53:39    144s] ### Time Record (Global Routing) is installed.
[03/23 21:53:39    144s] ### Time Record (Global Routing) is uninstalled.
[03/23 21:53:39    144s] ### Time Record (Data Preparation) is installed.
[03/23 21:53:39    144s] #Start routing data preparation on Thu Mar 23 21:53:39 2023
[03/23 21:53:39    144s] #
[03/23 21:53:39    144s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:53:39    144s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:53:39    144s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:53:39    144s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:53:39    144s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:53:39    144s] #Build and mark too close pins for the same net.
[03/23 21:53:39    144s] ### Time Record (Cell Pin Access) is installed.
[03/23 21:53:39    144s] #Rebuild pin access data for design.
[03/23 21:53:39    144s] #Rebuild pin access data for option change.
[03/23 21:53:39    144s] #Initial pin access analysis.
[03/23 21:53:40    145s] #Detail pin access analysis.
[03/23 21:53:40    145s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 21:53:40    145s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:53:40    145s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:53:40    145s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:53:40    145s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:53:40    145s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:53:40    145s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:53:40    145s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:53:40    145s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:53:40    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2365.75 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] #Regenerating Ggrids automatically.
[03/23 21:53:40    145s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:53:40    145s] #Using automatically generated G-grids.
[03/23 21:53:40    145s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:53:40    145s] #Done routing data preparation.
[03/23 21:53:40    145s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2367.55 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Summary of active signal nets routing constraints set by OPT:
[03/23 21:53:40    145s] #	preferred routing layers      : 0
[03/23 21:53:40    145s] #	preferred routing layer effort: 0
[03/23 21:53:40    145s] #	preferred extra space         : 0
[03/23 21:53:40    145s] #	preferred multi-cut via       : 0
[03/23 21:53:40    145s] #	avoid detour                  : 0
[03/23 21:53:40    145s] #	expansion ratio               : 0
[03/23 21:53:40    145s] #	net priority                  : 0
[03/23 21:53:40    145s] #	s2s control                   : 0
[03/23 21:53:40    145s] #	avoid chaining                : 0
[03/23 21:53:40    145s] #	inst-based stacking via       : 0
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Summary of active signal nets routing constraints set by USER:
[03/23 21:53:40    145s] #	preferred routing layers      : 0
[03/23 21:53:40    145s] #	preferred routing layer effort     : 0
[03/23 21:53:40    145s] #	preferred extra space              : 0
[03/23 21:53:40    145s] #	preferred multi-cut via            : 0
[03/23 21:53:40    145s] #	avoid detour                       : 0
[03/23 21:53:40    145s] #	net weight                         : 0
[03/23 21:53:40    145s] #	avoid chaining                     : 0
[03/23 21:53:40    145s] #	cell-based stacking via (required) : 0
[03/23 21:53:40    145s] #	cell-based stacking via (optional) : 0
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Start timing driven prevention iteration...
[03/23 21:53:40    145s] ### td_prevention_read_timing_data starts on Thu Mar 23 21:53:40 2023 with memory = 2367.55 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --0.99 [6]--
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #----------------------------------------------------
[03/23 21:53:40    145s] # Summary of active signal nets routing constraints
[03/23 21:53:40    145s] #+--------------------------+-----------+
[03/23 21:53:40    145s] #+--------------------------+-----------+
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #----------------------------------------------------
[03/23 21:53:40    145s] #Done timing-driven prevention
[03/23 21:53:40    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2367.55 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 21:53:40    145s] #Total number of routable nets = 2689.
[03/23 21:53:40    145s] #Total number of nets in the design = 2691.
[03/23 21:53:40    145s] #2669 routable nets do not have any wires.
[03/23 21:53:40    145s] #20 routable nets have routed wires.
[03/23 21:53:40    145s] #2669 nets will be global routed.
[03/23 21:53:40    145s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:53:40    145s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:53:40    145s] #Using multithreading with 6 threads.
[03/23 21:53:40    145s] ### Time Record (Data Preparation) is installed.
[03/23 21:53:40    145s] #Found 0 nets for post-route si or timing fixing.
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Finished routing data preparation on Thu Mar 23 21:53:40 2023
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Cpu time = 00:00:00
[03/23 21:53:40    145s] #Elapsed time = 00:00:00
[03/23 21:53:40    145s] #Increased memory = 0.00 (MB)
[03/23 21:53:40    145s] #Total memory = 2367.55 (MB)
[03/23 21:53:40    145s] #Peak memory = 2599.83 (MB)
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:53:40    145s] ### Time Record (Global Routing) is installed.
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Start global routing on Thu Mar 23 21:53:40 2023
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Start global routing initialization on Thu Mar 23 21:53:40 2023
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Number of eco nets is 5
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Start global routing data preparation on Thu Mar 23 21:53:40 2023
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 21:53:40 2023 with memory = 2367.55 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:40    145s] #Start routing resource analysis on Thu Mar 23 21:53:40 2023
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] ### init_is_bin_blocked starts on Thu Mar 23 21:53:40 2023 with memory = 2367.55 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:40    145s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 21:53:40 2023 with memory = 2367.98 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --3.10 [6]--
[03/23 21:53:40    145s] ### adjust_flow_cap starts on Thu Mar 23 21:53:40 2023 with memory = 2370.01 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.11 [6]--
[03/23 21:53:40    145s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 21:53:40 2023 with memory = 2371.15 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:40    145s] ### set_via_blocked starts on Thu Mar 23 21:53:40 2023 with memory = 2371.15 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.08 [6]--
[03/23 21:53:40    145s] ### copy_flow starts on Thu Mar 23 21:53:40 2023 with memory = 2371.16 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --0.51 [6]--
[03/23 21:53:40    145s] #Routing resource analysis is done on Thu Mar 23 21:53:40 2023
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] ### report_flow_cap starts on Thu Mar 23 21:53:40 2023 with memory = 2370.10 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] #  Resource Analysis:
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 21:53:40    145s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 21:53:40    145s] #  --------------------------------------------------------------
[03/23 21:53:40    145s] #  M2             V         548         201        1850     3.78%
[03/23 21:53:40    145s] #  M3             H         396         603        1850    57.08%
[03/23 21:53:40    145s] #  M4             V         304         445        1850    54.86%
[03/23 21:53:40    145s] #  --------------------------------------------------------------
[03/23 21:53:40    145s] #  Total                   1248      48.85%        5550    38.58%
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #  25 nets (0.93%) with 1 preferred extra spacing.
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.04 [6]--
[03/23 21:53:40    145s] ### analyze_m2_tracks starts on Thu Mar 23 21:53:40 2023 with memory = 2370.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:40    145s] ### report_initial_resource starts on Thu Mar 23 21:53:40 2023 with memory = 2370.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --0.98 [6]--
[03/23 21:53:40    145s] ### mark_pg_pins_accessibility starts on Thu Mar 23 21:53:40 2023 with memory = 2370.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --0.99 [6]--
[03/23 21:53:40    145s] ### set_net_region starts on Thu Mar 23 21:53:40 2023 with memory = 2370.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Global routing data preparation is done on Thu Mar 23 21:53:40 2023
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2370.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] ### prepare_level starts on Thu Mar 23 21:53:40 2023 with memory = 2370.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### init level 1 starts on Thu Mar 23 21:53:40 2023 with memory = 2370.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:40    145s] ### Level 1 hgrid = 37 X 50
[03/23 21:53:40    145s] ### prepare_level_flow starts on Thu Mar 23 21:53:40 2023 with memory = 2370.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --0.99 [6]--
[03/23 21:53:40    145s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Global routing initialization is done on Thu Mar 23 21:53:40 2023
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2370.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Route nets in 1/2 round...
[03/23 21:53:40    145s] #start global routing iteration 1...
[03/23 21:53:40    145s] ### init_flow_edge starts on Thu Mar 23 21:53:40 2023 with memory = 2370.09 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.14 [6]--
[03/23 21:53:40    145s] ### routing at level 1 (topmost level) iter 0
[03/23 21:53:40    145s] ### measure_qor starts on Thu Mar 23 21:53:40 2023 with memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### measure_congestion starts on Thu Mar 23 21:53:40 2023 with memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:40    145s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.82 [6]--
[03/23 21:53:40    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #start global routing iteration 2...
[03/23 21:53:40    145s] ### routing at level 1 (topmost level) iter 1
[03/23 21:53:40    145s] ### measure_qor starts on Thu Mar 23 21:53:40 2023 with memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### measure_congestion starts on Thu Mar 23 21:53:40 2023 with memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:40    145s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.65 [6]--
[03/23 21:53:40    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #start global routing iteration 3...
[03/23 21:53:40    145s] ### routing at level 1 (topmost level) iter 2
[03/23 21:53:40    145s] ### measure_qor starts on Thu Mar 23 21:53:40 2023 with memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### measure_congestion starts on Thu Mar 23 21:53:40 2023 with memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --0.99 [6]--
[03/23 21:53:40    145s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.56 [6]--
[03/23 21:53:40    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #start global routing iteration 4...
[03/23 21:53:40    145s] ### routing at level 1 (topmost level) iter 3
[03/23 21:53:40    145s] ### measure_qor starts on Thu Mar 23 21:53:40 2023 with memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### measure_congestion starts on Thu Mar 23 21:53:40 2023 with memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:40    145s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.76 [6]--
[03/23 21:53:40    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] #
[03/23 21:53:40    145s] #Route nets in 2/2 round...
[03/23 21:53:40    145s] #start global routing iteration 5...
[03/23 21:53:40    145s] ### init_flow_edge starts on Thu Mar 23 21:53:40 2023 with memory = 2370.23 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.08 [6]--
[03/23 21:53:40    145s] ### cal_flow starts on Thu Mar 23 21:53:40 2023 with memory = 2370.59 (MB), peak = 2599.83 (MB)
[03/23 21:53:40    145s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --0.99 [6]--
[03/23 21:53:40    145s] ### routing at level 1 (topmost level) iter 0
[03/23 21:53:41    147s] ### measure_qor starts on Thu Mar 23 21:53:41 2023 with memory = 2374.97 (MB), peak = 2599.83 (MB)
[03/23 21:53:41    147s] ### measure_congestion starts on Thu Mar 23 21:53:41 2023 with memory = 2374.97 (MB), peak = 2599.83 (MB)
[03/23 21:53:41    147s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:41    147s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --2.25 [6]--
[03/23 21:53:41    147s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2370.42 (MB), peak = 2599.83 (MB)
[03/23 21:53:41    147s] #
[03/23 21:53:41    147s] #start global routing iteration 6...
[03/23 21:53:41    147s] ### routing at level 1 (topmost level) iter 1
[03/23 21:53:42    148s] ### measure_qor starts on Thu Mar 23 21:53:42 2023 with memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:42    148s] ### measure_congestion starts on Thu Mar 23 21:53:42 2023 with memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:42    148s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:42    148s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --2.26 [6]--
[03/23 21:53:42    148s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:42    148s] #
[03/23 21:53:42    148s] #start global routing iteration 7...
[03/23 21:53:42    148s] ### routing at level 1 (topmost level) iter 2
[03/23 21:53:44    149s] ### measure_qor starts on Thu Mar 23 21:53:44 2023 with memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:44    149s] ### measure_congestion starts on Thu Mar 23 21:53:44 2023 with memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:44    149s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:44    149s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --2.28 [6]--
[03/23 21:53:44    149s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:44    149s] #
[03/23 21:53:44    149s] #start global routing iteration 8...
[03/23 21:53:44    149s] ### routing at level 1 (topmost level) iter 3
[03/23 21:53:45    150s] ### measure_qor starts on Thu Mar 23 21:53:45 2023 with memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### measure_congestion starts on Thu Mar 23 21:53:45 2023 with memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:45    150s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --2.36 [6]--
[03/23 21:53:45    150s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] ### route_end starts on Thu Mar 23 21:53:45 2023 with memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 21:53:45    150s] #Total number of routable nets = 2689.
[03/23 21:53:45    150s] #Total number of nets in the design = 2691.
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #2689 routable nets have routed wires.
[03/23 21:53:45    150s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:53:45    150s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #Routed nets constraints summary:
[03/23 21:53:45    150s] #------------------------------------------------
[03/23 21:53:45    150s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 21:53:45    150s] #------------------------------------------------
[03/23 21:53:45    150s] #      Default                  5            2664  
[03/23 21:53:45    150s] #------------------------------------------------
[03/23 21:53:45    150s] #        Total                  5            2664  
[03/23 21:53:45    150s] #------------------------------------------------
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #Routing constraints summary of the whole design:
[03/23 21:53:45    150s] #------------------------------------------------
[03/23 21:53:45    150s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 21:53:45    150s] #------------------------------------------------
[03/23 21:53:45    150s] #      Default                 25            2664  
[03/23 21:53:45    150s] #------------------------------------------------
[03/23 21:53:45    150s] #        Total                 25            2664  
[03/23 21:53:45    150s] #------------------------------------------------
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 21:53:45 2023 with memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.03 [6]--
[03/23 21:53:45    150s] ### cal_base_flow starts on Thu Mar 23 21:53:45 2023 with memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### init_flow_edge starts on Thu Mar 23 21:53:45 2023 with memory = 2371.45 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.12 [6]--
[03/23 21:53:45    150s] ### cal_flow starts on Thu Mar 23 21:53:45 2023 with memory = 2371.82 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --0.99 [6]--
[03/23 21:53:45    150s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.02 [6]--
[03/23 21:53:45    150s] ### report_overcon starts on Thu Mar 23 21:53:45 2023 with memory = 2371.82 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 21:53:45    150s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 21:53:45    150s] #     Layer         (1-3)         (4-7)        (8-11)       (12-15)   OverCon  Flow/Cap
[03/23 21:53:45    150s] #  ----------------------------------------------------------------------------------------
[03/23 21:53:45    150s] #  M2          101(5.67%)     51(2.87%)     10(0.56%)      7(0.39%)   (9.49%)     0.63  
[03/23 21:53:45    150s] #  M3          244(16.1%)    368(24.3%)      0(0.00%)      0(0.00%)   (40.4%)     0.70  
[03/23 21:53:45    150s] #  M4            1(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)     0.49  
[03/23 21:53:45    150s] #  ----------------------------------------------------------------------------------------
[03/23 21:53:45    150s] #     Total    346(7.27%)    419(8.80%)     10(0.21%)      7(0.15%)   (16.4%)
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 15
[03/23 21:53:45    150s] #  Overflow after GR: 12.86% H + 3.57% V
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:45    150s] ### cal_base_flow starts on Thu Mar 23 21:53:45 2023 with memory = 2371.82 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### init_flow_edge starts on Thu Mar 23 21:53:45 2023 with memory = 2371.82 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.08 [6]--
[03/23 21:53:45    150s] ### cal_flow starts on Thu Mar 23 21:53:45 2023 with memory = 2371.81 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --0.99 [6]--
[03/23 21:53:45    150s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.01 [6]--
[03/23 21:53:45    150s] ### generate_cong_map_content starts on Thu Mar 23 21:53:45 2023 with memory = 2371.81 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### Sync with Inovus CongMap starts on Thu Mar 23 21:53:45 2023 with memory = 2371.82 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] #Hotspot report including placement blocked areas
[03/23 21:53:45    150s] OPERPROF: Starting HotSpotCal at level 1, MEM:3251.8M, EPOCH TIME: 1679622825.392936
[03/23 21:53:45    150s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 21:53:45    150s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/23 21:53:45    150s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 21:53:45    150s] [hotspot] |   M2(V)    |         10.00 |         63.00 |   158.31   230.31   172.71   374.31 |
[03/23 21:53:45    150s] [hotspot] |   M3(H)    |        134.00 |        282.00 |   129.51    -0.09   230.31   400.10 |
[03/23 21:53:45    150s] [hotspot] |   M4(V)    |         19.00 |         57.00 |    14.31    57.51   287.91    71.91 |
[03/23 21:53:45    150s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 21:53:45    150s] [hotspot] |   worst    | (M3)   134.00 | (M3)   282.00 |                                     |
[03/23 21:53:45    150s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 21:53:45    150s] [hotspot] | all layers |        237.00 |        334.00 |                                     |
[03/23 21:53:45    150s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 21:53:45    150s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 237.00, normalized total congestion hotspot area = 334.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:45    150s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 237.00/334.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:45    150s] [hotspot] max/total 237.00/334.00, big hotspot (>10) total 334.00
[03/23 21:53:45    150s] [hotspot] top 3 congestion hotspot bounding boxes and scores of all layers hotspot
[03/23 21:53:45    150s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:53:45    150s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 21:53:45    150s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:53:45    150s] [hotspot] |  1  |    86.31    -0.09   273.51   400.10 |      237.00   |
[03/23 21:53:45    150s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:53:45    150s] [hotspot] |  2  |    14.31    -0.09    86.31   400.10 |       70.00   |
[03/23 21:53:45    150s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:53:45    150s] [hotspot] |  3  |   287.91    -0.09   300.09   388.71 |       27.00   |
[03/23 21:53:45    150s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:53:45    150s] Top 3 hotspots total area: 334.00
[03/23 21:53:45    150s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.019, REAL:0.014, MEM:3251.8M, EPOCH TIME: 1679622825.407176
[03/23 21:53:45    150s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.28 [6]--
[03/23 21:53:45    150s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.25 [6]--
[03/23 21:53:45    150s] ### update starts on Thu Mar 23 21:53:45 2023 with memory = 2371.25 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] #Complete Global Routing.
[03/23 21:53:45    150s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 21:53:45    150s] #Total wire length = 106355 um.
[03/23 21:53:45    150s] #Total half perimeter of net bounding box = 73285 um.
[03/23 21:53:45    150s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:53:45    150s] #Total wire length on LAYER M2 = 71859 um.
[03/23 21:53:45    150s] #Total wire length on LAYER M3 = 31842 um.
[03/23 21:53:45    150s] #Total wire length on LAYER M4 = 2653 um.
[03/23 21:53:45    150s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:53:45    150s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:53:45    150s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:53:45    150s] #Total wire length on LAYER LM = 0 um.
[03/23 21:53:45    150s] #Total number of vias = 14777
[03/23 21:53:45    150s] #Total number of multi-cut vias = 9 (  0.1%)
[03/23 21:53:45    150s] #Total number of single cut vias = 14768 ( 99.9%)
[03/23 21:53:45    150s] #Up-Via Summary (total 14777):
[03/23 21:53:45    150s] #                   single-cut          multi-cut      Total
[03/23 21:53:45    150s] #-----------------------------------------------------------
[03/23 21:53:45    150s] # M1              9013 ( 99.9%)         9 (  0.1%)       9022
[03/23 21:53:45    150s] # M2              5132 (100.0%)         0 (  0.0%)       5132
[03/23 21:53:45    150s] # M3               623 (100.0%)         0 (  0.0%)        623
[03/23 21:53:45    150s] #-----------------------------------------------------------
[03/23 21:53:45    150s] #                14768 ( 99.9%)         9 (  0.1%)      14777 
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #Total number of involved regular nets 381
[03/23 21:53:45    150s] #Maximum src to sink distance  531.6
[03/23 21:53:45    150s] #Average of max src_to_sink distance  122.9
[03/23 21:53:45    150s] #Average of ave src_to_sink distance  88.8
[03/23 21:53:45    150s] #Total number of involved priority nets 5
[03/23 21:53:45    150s] #Maximum src to sink distance for priority net 204.2
[03/23 21:53:45    150s] #Average of max src_to_sink distance for priority net 155.9
[03/23 21:53:45    150s] #Average of ave src_to_sink distance for priority net 101.3
[03/23 21:53:45    150s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.33 [6]--
[03/23 21:53:45    150s] ### report_overcon starts on Thu Mar 23 21:53:45 2023 with memory = 2374.08 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:45    150s] ### report_overcon starts on Thu Mar 23 21:53:45 2023 with memory = 2374.08 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] #Max overcon = 15 tracks.
[03/23 21:53:45    150s] #Total overcon = 16.43%.
[03/23 21:53:45    150s] #Worst layer Gcell overcon rate = 40.42%.
[03/23 21:53:45    150s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:45    150s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.12 [6]--
[03/23 21:53:45    150s] ### global_route design signature (14): route=855247718 net_attr=1323228423
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #Global routing statistics:
[03/23 21:53:45    150s] #Cpu time = 00:00:05
[03/23 21:53:45    150s] #Elapsed time = 00:00:05
[03/23 21:53:45    150s] #Increased memory = 3.69 (MB)
[03/23 21:53:45    150s] #Total memory = 2371.25 (MB)
[03/23 21:53:45    150s] #Peak memory = 2599.83 (MB)
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #Finished global routing on Thu Mar 23 21:53:45 2023
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] #
[03/23 21:53:45    150s] ### Time Record (Global Routing) is uninstalled.
[03/23 21:53:45    150s] ### Time Record (Data Preparation) is installed.
[03/23 21:53:45    150s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:53:45    150s] ### track-assign external-init starts on Thu Mar 23 21:53:45 2023 with memory = 2371.25 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### Time Record (Track Assignment) is installed.
[03/23 21:53:45    150s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:53:45    150s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.36 [6]--
[03/23 21:53:45    150s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2371.25 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### track-assign engine-init starts on Thu Mar 23 21:53:45 2023 with memory = 2371.25 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] ### Time Record (Track Assignment) is installed.
[03/23 21:53:45    150s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.17 [6]--
[03/23 21:53:45    150s] ### track-assign core-engine starts on Thu Mar 23 21:53:45 2023 with memory = 2371.25 (MB), peak = 2599.83 (MB)
[03/23 21:53:45    150s] #Start Track Assignment.
[03/23 21:53:45    151s] #Done with 2793 horizontal wires in 2 hboxes and 4742 vertical wires in 2 hboxes.
[03/23 21:53:46    151s] #Done with 593 horizontal wires in 2 hboxes and 1362 vertical wires in 2 hboxes.
[03/23 21:53:46    151s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/23 21:53:46    151s] #
[03/23 21:53:46    151s] #Track assignment summary:
[03/23 21:53:46    151s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/23 21:53:46    151s] #------------------------------------------------------------------------
[03/23 21:53:46    151s] # M2         63462.55 	  0.27%  	  0.00% 	  0.07%
[03/23 21:53:46    151s] # M3         27640.13 	  0.17%  	  0.00% 	  0.00%
[03/23 21:53:46    151s] # M4           421.75 	  0.00%  	  0.00% 	  0.00%
[03/23 21:53:46    151s] #------------------------------------------------------------------------
[03/23 21:53:46    151s] # All       91524.43  	  0.24% 	  0.00% 	  0.00%
[03/23 21:53:46    151s] #Complete Track Assignment.
[03/23 21:53:46    151s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 21:53:46    151s] #Total wire length = 100773 um.
[03/23 21:53:46    151s] #Total half perimeter of net bounding box = 73285 um.
[03/23 21:53:46    151s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:53:46    151s] #Total wire length on LAYER M2 = 68001 um.
[03/23 21:53:46    151s] #Total wire length on LAYER M3 = 30071 um.
[03/23 21:53:46    151s] #Total wire length on LAYER M4 = 2701 um.
[03/23 21:53:46    151s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:53:46    151s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:53:46    151s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:53:46    151s] #Total wire length on LAYER LM = 0 um.
[03/23 21:53:46    151s] #Total number of vias = 14777
[03/23 21:53:46    151s] #Total number of multi-cut vias = 9 (  0.1%)
[03/23 21:53:46    151s] #Total number of single cut vias = 14768 ( 99.9%)
[03/23 21:53:46    151s] #Up-Via Summary (total 14777):
[03/23 21:53:46    151s] #                   single-cut          multi-cut      Total
[03/23 21:53:46    151s] #-----------------------------------------------------------
[03/23 21:53:46    151s] # M1              9013 ( 99.9%)         9 (  0.1%)       9022
[03/23 21:53:46    151s] # M2              5132 (100.0%)         0 (  0.0%)       5132
[03/23 21:53:46    151s] # M3               623 (100.0%)         0 (  0.0%)        623
[03/23 21:53:46    151s] #-----------------------------------------------------------
[03/23 21:53:46    151s] #                14768 ( 99.9%)         9 (  0.1%)      14777 
[03/23 21:53:46    151s] #
[03/23 21:53:46    151s] ### track_assign design signature (17): route=894930173
[03/23 21:53:46    151s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.3 GB, peak:2.5 GB --1.02 [6]--
[03/23 21:53:46    151s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:53:46    151s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2372.86 (MB), peak = 2599.83 (MB)
[03/23 21:53:46    151s] #
[03/23 21:53:46    151s] #Start post global route fixing for timing critical nets ...
[03/23 21:53:46    151s] #
[03/23 21:53:46    151s] ### update_timing_after_routing starts on Thu Mar 23 21:53:46 2023 with memory = 2372.86 (MB), peak = 2599.83 (MB)
[03/23 21:53:46    151s] ### Time Record (Timing Data Generation) is installed.
[03/23 21:53:46    151s] #* Updating design timing data...
[03/23 21:53:46    151s] #Extracting RC...
[03/23 21:53:46    151s] Un-suppress "**WARN ..." messages.
[03/23 21:53:46    151s] #
[03/23 21:53:46    151s] #Start tQuantus RC extraction...
[03/23 21:53:46    151s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[03/23 21:53:46    151s] #Extract in track assign mode
[03/23 21:53:46    151s] #Start building rc corner(s)...
[03/23 21:53:46    151s] #Number of RC Corner = 1
[03/23 21:53:46    151s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:53:46    151s] #M1 -> M1 (1)
[03/23 21:53:46    151s] #M2 -> M2 (2)
[03/23 21:53:46    151s] #M3 -> M3 (3)
[03/23 21:53:46    151s] #M4 -> M4 (4)
[03/23 21:53:46    151s] #M5 -> M5 (5)
[03/23 21:53:46    151s] #M6 -> M6 (6)
[03/23 21:53:46    151s] #MQ -> MQ (7)
[03/23 21:53:46    151s] #LM -> LM (8)
[03/23 21:53:46    151s] #SADV_On
[03/23 21:53:46    151s] # Corner(s) : 
[03/23 21:53:46    151s] #rc-typ [25.00]
[03/23 21:53:46    152s] # Corner id: 0
[03/23 21:53:46    152s] # Layout Scale: 1.000000
[03/23 21:53:46    152s] # Has Metal Fill model: yes
[03/23 21:53:46    152s] # Temperature was set
[03/23 21:53:46    152s] # Temperature : 25.000000
[03/23 21:53:46    152s] # Ref. Temp   : 25.000000
[03/23 21:53:46    152s] #SADV_Off
[03/23 21:53:46    152s] #total pattern=120 [8, 324]
[03/23 21:53:46    152s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:53:46    152s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:53:46    152s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:53:46    152s] #number model r/c [1,1] [8,324] read
[03/23 21:53:46    152s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2380.34 (MB), peak = 2599.83 (MB)
[03/23 21:53:47    152s] #Finish check_net_pin_list step Enter extract
[03/23 21:53:47    152s] #Start init net ripin tree building
[03/23 21:53:47    152s] #Finish init net ripin tree building
[03/23 21:53:47    152s] #Cpu time = 00:00:00
[03/23 21:53:47    152s] #Elapsed time = 00:00:00
[03/23 21:53:47    152s] #Increased memory = 0.10 (MB)
[03/23 21:53:47    152s] #Total memory = 2384.56 (MB)
[03/23 21:53:47    152s] #Peak memory = 2599.83 (MB)
[03/23 21:53:47    152s] #Using multithreading with 6 threads.
[03/23 21:53:47    152s] #begin processing metal fill model file
[03/23 21:53:47    152s] #end processing metal fill model file
[03/23 21:53:47    152s] ### track-assign external-init starts on Thu Mar 23 21:53:47 2023 with memory = 2382.21 (MB), peak = 2599.83 (MB)
[03/23 21:53:47    152s] ### Time Record (Track Assignment) is installed.
[03/23 21:53:47    152s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:53:47    152s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.72 [6]--
[03/23 21:53:47    152s] ### track-assign engine-init starts on Thu Mar 23 21:53:47 2023 with memory = 2382.21 (MB), peak = 2599.83 (MB)
[03/23 21:53:47    152s] ### Time Record (Track Assignment) is installed.
[03/23 21:53:47    152s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --1.15 [6]--
[03/23 21:53:47    152s] #
[03/23 21:53:47    152s] #Start Post Track Assignment Wire Spread.
[03/23 21:53:47    152s] #Done with 326 horizontal wires in 2 hboxes and 1574 vertical wires in 2 hboxes.
[03/23 21:53:47    152s] #Complete Post Track Assignment Wire Spread.
[03/23 21:53:47    152s] #
[03/23 21:53:47    152s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:53:47    152s] #Length limit = 200 pitches
[03/23 21:53:47    152s] #opt mode = 2
[03/23 21:53:47    152s] #Finish check_net_pin_list step Fix net pin list
[03/23 21:53:47    152s] #Start generate extraction boxes.
[03/23 21:53:47    152s] #
[03/23 21:53:47    152s] #Extract using 30 x 30 Hboxes
[03/23 21:53:47    152s] #3x4 initial hboxes
[03/23 21:53:47    152s] #Use area based hbox pruning.
[03/23 21:53:47    152s] #0/0 hboxes pruned.
[03/23 21:53:47    152s] #Complete generating extraction boxes.
[03/23 21:53:47    152s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.09GHz 12288KB Cache 12CPU...
[03/23 21:53:47    152s] #Process 0 special clock nets for rc extraction
[03/23 21:53:47    152s] #Total 2689 nets were built. 93 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 21:53:47    153s] #Run Statistics for Extraction:
[03/23 21:53:47    153s] #   Cpu time = 00:00:01, elapsed time = 00:00:00 .
[03/23 21:53:47    153s] #   Increased memory =    73.55 (MB), total memory =  2460.31 (MB), peak memory =  2599.83 (MB)
[03/23 21:53:47    153s] #
[03/23 21:53:47    153s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[03/23 21:53:47    153s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2416.24 (MB), peak = 2599.83 (MB)
[03/23 21:53:47    153s] #RC Statistics: 11885 Res, 7676 Ground Cap, 48 XCap (Edge to Edge)
[03/23 21:53:47    153s] #RC V/H edge ratio: 0.32, Avg V/H Edge Length: 2097.39 (7629), Avg L-Edge Length: 16894.19 (1992)
[03/23 21:53:47    153s] #Register nets and terms for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d
[03/23 21:53:48    153s] #Finish registering nets and terms for rcdb.
[03/23 21:53:48    153s] #Start writing RC data.
[03/23 21:53:48    153s] #Finish writing RC data
[03/23 21:53:48    153s] #Finish writing rcdb with 17194 nodes, 14505 edges, and 124 xcaps
[03/23 21:53:48    153s] #93 inserted nodes are removed
[03/23 21:53:48    153s] ### track-assign external-init starts on Thu Mar 23 21:53:48 2023 with memory = 2420.15 (MB), peak = 2599.83 (MB)
[03/23 21:53:48    153s] ### Time Record (Track Assignment) is installed.
[03/23 21:53:48    153s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:53:48    153s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.34 [6]--
[03/23 21:53:48    153s] ### track-assign engine-init starts on Thu Mar 23 21:53:48 2023 with memory = 2420.15 (MB), peak = 2599.83 (MB)
[03/23 21:53:48    153s] ### Time Record (Track Assignment) is installed.
[03/23 21:53:48    153s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.09 [6]--
[03/23 21:53:48    153s] #Remove Post Track Assignment Wire Spread
[03/23 21:53:48    153s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:53:48    153s] Restoring parasitic data from file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d' ...
[03/23 21:53:48    153s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d' for reading (mem: 3336.785M)
[03/23 21:53:48    153s] Reading RCDB with compressed RC data.
[03/23 21:53:48    153s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d' for content verification (mem: 3336.785M)
[03/23 21:53:48    153s] Reading RCDB with compressed RC data.
[03/23 21:53:48    153s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d': 0 access done (mem: 3336.785M)
[03/23 21:53:48    153s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d': 0 access done (mem: 3336.785M)
[03/23 21:53:48    153s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3336.785M)
[03/23 21:53:48    153s] Following multi-corner parasitics specified:
[03/23 21:53:48    153s] 	/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d (rcdb)
[03/23 21:53:48    153s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d' for reading (mem: 3336.785M)
[03/23 21:53:48    153s] Reading RCDB with compressed RC data.
[03/23 21:53:48    153s] 		Cell PE_top has rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d specified
[03/23 21:53:48    153s] Cell PE_top, hinst 
[03/23 21:53:48    153s] processing rcdb (/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 21:53:48    153s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_I556gs.rcdb.d': 0 access done (mem: 3352.785M)
[03/23 21:53:48    153s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3304.785M)
[03/23 21:53:48    153s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_oma9MV.rcdb.d/PE_top.rcdb.d' for reading (mem: 3304.785M)
[03/23 21:53:48    153s] Reading RCDB with compressed RC data.
[03/23 21:53:48    154s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_oma9MV.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3304.785M)
[03/23 21:53:48    154s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=3304.785M)
[03/23 21:53:48    154s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 3304.785M)
[03/23 21:53:48    154s] #
[03/23 21:53:48    154s] #Restore RCDB.
[03/23 21:53:48    154s] ### track-assign external-init starts on Thu Mar 23 21:53:48 2023 with memory = 2417.34 (MB), peak = 2599.83 (MB)
[03/23 21:53:48    154s] ### Time Record (Track Assignment) is installed.
[03/23 21:53:48    154s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:53:48    154s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.29 [6]--
[03/23 21:53:48    154s] ### track-assign engine-init starts on Thu Mar 23 21:53:48 2023 with memory = 2417.34 (MB), peak = 2599.83 (MB)
[03/23 21:53:48    154s] ### Time Record (Track Assignment) is installed.
[03/23 21:53:48    154s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.19 [6]--
[03/23 21:53:48    154s] #Remove Post Track Assignment Wire Spread
[03/23 21:53:48    154s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:53:48    154s] #
[03/23 21:53:48    154s] #Complete tQuantus RC extraction.
[03/23 21:53:48    154s] #Cpu time = 00:00:03
[03/23 21:53:48    154s] #Elapsed time = 00:00:03
[03/23 21:53:48    154s] #Increased memory = 39.57 (MB)
[03/23 21:53:48    154s] #Total memory = 2412.43 (MB)
[03/23 21:53:48    154s] #Peak memory = 2599.83 (MB)
[03/23 21:53:48    154s] #
[03/23 21:53:48    154s] Un-suppress "**WARN ..." messages.
[03/23 21:53:48    154s] #RC Extraction Completed...
[03/23 21:53:48    154s] ### update_timing starts on Thu Mar 23 21:53:48 2023 with memory = 2412.43 (MB), peak = 2599.83 (MB)
[03/23 21:53:48    154s] AAE_INFO: switching -siAware from false to true ...
[03/23 21:53:48    154s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/23 21:53:48    154s] ### generate_timing_data starts on Thu Mar 23 21:53:48 2023 with memory = 2394.70 (MB), peak = 2599.83 (MB)
[03/23 21:53:48    154s] #Reporting timing...
[03/23 21:53:48    154s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/23 21:53:48    154s] ### report_timing starts on Thu Mar 23 21:53:48 2023 with memory = 2402.69 (MB), peak = 2599.83 (MB)
[03/23 21:53:49    156s] ### report_timing cpu:00:00:01, real:00:00:01, mem:2.4 GB, peak:2.5 GB --2.09 [6]--
[03/23 21:53:49    156s] #Normalized TNS: -137.424 -> -91.616, r2r -40.329 -> -26.886, unit 1000.000, clk period 1.500 (ns)
[03/23 21:53:49    156s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2483.55 (MB), peak = 2599.83 (MB)
[03/23 21:53:49    156s] #Library Standard Delay: 22.70ps
[03/23 21:53:49    156s] #Slack threshold: 0.00ps
[03/23 21:53:49    156s] ### generate_net_cdm_timing starts on Thu Mar 23 21:53:49 2023 with memory = 2483.55 (MB), peak = 2599.83 (MB)
[03/23 21:53:49    156s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.79 [6]--
[03/23 21:53:49    156s] #*** Analyzed 468 timing critical paths, and collected 249.
[03/23 21:53:49    156s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2484.38 (MB), peak = 2599.83 (MB)
[03/23 21:53:49    156s] ### Use bna from skp: 0
[03/23 21:53:49    156s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2485.03 (MB), peak = 2599.83 (MB)
[03/23 21:53:49    156s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[03/23 21:53:49    156s] Worst slack reported in the design = 0.029114 (late)
[03/23 21:53:49    156s] *** writeDesignTiming (0:00:00.2) ***
[03/23 21:53:49    156s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2485.26 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] Un-suppress "**WARN ..." messages.
[03/23 21:53:50    156s] ### generate_timing_data cpu:00:00:02, real:00:00:01, mem:2.4 GB, peak:2.5 GB --1.80 [6]--
[03/23 21:53:50    156s] #Number of victim nets: 0
[03/23 21:53:50    156s] #Number of aggressor nets: 0
[03/23 21:53:50    156s] #Number of weak nets: 309
[03/23 21:53:50    156s] #Number of critical nets: 343
[03/23 21:53:50    156s] #	level 1 [-1281.9,  -64.4]: 319 nets
[03/23 21:53:50    156s] #	level 2 [-671.2, -207.6]: 12 nets
[03/23 21:53:50    156s] #	level 3 [-1281.9, -305.2]: 12 nets
[03/23 21:53:50    156s] #Total number of nets: 2689
[03/23 21:53:50    156s] ### update_timing cpu:00:00:02, real:00:00:01, mem:2.4 GB, peak:2.5 GB --1.78 [6]--
[03/23 21:53:50    156s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 21:53:50    156s] ### update_timing_after_routing cpu:00:00:05, real:00:00:04, mem:2.4 GB, peak:2.5 GB --1.27 [6]--
[03/23 21:53:50    156s] #Total number of significant detoured timing critical nets is 4
[03/23 21:53:50    156s] #Total number of selected detoured timing critical nets is 5
[03/23 21:53:50    156s] #Setup timing driven post global route constraints on 362 nets
[03/23 21:53:50    156s] #3 critical nets are selected for extra spacing.
[03/23 21:53:50    156s] #Only one existing metal stack or more than three stacks, skip layer assignment!
[03/23 21:53:50    156s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 21:53:50 2023 with memory = 2486.62 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.01 [6]--
[03/23 21:53:50    156s] ### cal_base_flow starts on Thu Mar 23 21:53:50 2023 with memory = 2486.62 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] ### init_flow_edge starts on Thu Mar 23 21:53:50 2023 with memory = 2486.62 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.17 [6]--
[03/23 21:53:50    156s] ### cal_flow starts on Thu Mar 23 21:53:50 2023 with memory = 2486.61 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:50    156s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.04 [6]--
[03/23 21:53:50    156s] ### report_overcon starts on Thu Mar 23 21:53:50 2023 with memory = 2486.61 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] #
[03/23 21:53:50    156s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 21:53:50    156s] #
[03/23 21:53:50    156s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 21:53:50    156s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 21:53:50    156s] #     Layer         (1-3)         (4-7)        (8-11)       (12-15)   OverCon  Flow/Cap
[03/23 21:53:50    156s] #  ----------------------------------------------------------------------------------------
[03/23 21:53:50    156s] #  M2          101(5.67%)     51(2.87%)     10(0.56%)      7(0.39%)   (9.49%)     0.62  
[03/23 21:53:50    156s] #  M3          244(16.1%)    368(24.3%)      0(0.00%)      0(0.00%)   (40.4%)     0.70  
[03/23 21:53:50    156s] #  M4            1(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)     0.49  
[03/23 21:53:50    156s] #  ----------------------------------------------------------------------------------------
[03/23 21:53:50    156s] #     Total    346(7.27%)    419(8.80%)     10(0.21%)      7(0.15%)   (16.4%)
[03/23 21:53:50    156s] #
[03/23 21:53:50    156s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 15
[03/23 21:53:50    156s] #  Overflow after GR: 12.86% H + 3.57% V
[03/23 21:53:50    156s] #
[03/23 21:53:50    156s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:50    156s] ### cal_base_flow starts on Thu Mar 23 21:53:50 2023 with memory = 2486.61 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] ### init_flow_edge starts on Thu Mar 23 21:53:50 2023 with memory = 2486.61 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.07 [6]--
[03/23 21:53:50    156s] ### cal_flow starts on Thu Mar 23 21:53:50 2023 with memory = 2486.62 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --0.99 [6]--
[03/23 21:53:50    156s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.01 [6]--
[03/23 21:53:50    156s] ### generate_cong_map_content starts on Thu Mar 23 21:53:50 2023 with memory = 2486.62 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] ### Sync with Inovus CongMap starts on Thu Mar 23 21:53:50 2023 with memory = 2486.61 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] #Hotspot report including placement blocked areas
[03/23 21:53:50    156s] OPERPROF: Starting HotSpotCal at level 1, MEM:3406.1M, EPOCH TIME: 1679622830.254603
[03/23 21:53:50    156s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 21:53:50    156s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/23 21:53:50    156s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 21:53:50    156s] [hotspot] |   M2(V)    |         10.00 |         63.00 |   158.31   230.31   172.71   374.31 |
[03/23 21:53:50    156s] [hotspot] |   M3(H)    |        134.00 |        282.00 |   129.51    -0.09   230.31   400.10 |
[03/23 21:53:50    156s] [hotspot] |   M4(V)    |         19.00 |         57.00 |    14.31    57.51   287.91    71.91 |
[03/23 21:53:50    156s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 21:53:50    156s] [hotspot] |   worst    | (M3)   134.00 | (M3)   282.00 |                                     |
[03/23 21:53:50    156s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 21:53:50    156s] [hotspot] | all layers |        236.00 |        333.00 |                                     |
[03/23 21:53:50    156s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 21:53:50    156s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 236.00, normalized total congestion hotspot area = 333.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:50    156s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 236.00/333.00 (area is in unit of 4 std-cell row bins)
[03/23 21:53:50    156s] [hotspot] max/total 236.00/333.00, big hotspot (>10) total 333.00
[03/23 21:53:50    156s] [hotspot] top 3 congestion hotspot bounding boxes and scores of all layers hotspot
[03/23 21:53:50    156s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:53:50    156s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 21:53:50    156s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:53:50    156s] [hotspot] |  1  |    86.31    -0.09   273.51   400.10 |      236.00   |
[03/23 21:53:50    156s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:53:50    156s] [hotspot] |  2  |    14.31    -0.09    86.31   400.10 |       70.00   |
[03/23 21:53:50    156s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:53:50    156s] [hotspot] |  3  |   287.91    -0.09   300.09   388.71 |       27.00   |
[03/23 21:53:50    156s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 21:53:50    156s] Top 3 hotspots total area: 333.00
[03/23 21:53:50    156s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.015, MEM:3406.1M, EPOCH TIME: 1679622830.269890
[03/23 21:53:50    156s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.32 [6]--
[03/23 21:53:50    156s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.30 [6]--
[03/23 21:53:50    156s] ### update starts on Thu Mar 23 21:53:50 2023 with memory = 2485.98 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] ### update cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.65 [6]--
[03/23 21:53:50    156s] ### report_overcon starts on Thu Mar 23 21:53:50 2023 with memory = 2485.98 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:50    156s] ### report_overcon starts on Thu Mar 23 21:53:50 2023 with memory = 2485.98 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    156s] #Max overcon = 15 tracks.
[03/23 21:53:50    156s] #Total overcon = 16.45%.
[03/23 21:53:50    156s] #Worst layer Gcell overcon rate = 40.42%.
[03/23 21:53:50    156s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:50    156s] #
[03/23 21:53:50    156s] #----------------------------------------------------
[03/23 21:53:50    156s] # Summary of active signal nets routing constraints
[03/23 21:53:50    156s] #+--------------------------+-----------+
[03/23 21:53:50    156s] #| Avoid Detour             |         5 |
[03/23 21:53:50    156s] #| Prefer Extra Space       |         3 |
[03/23 21:53:50    156s] #+--------------------------+-----------+
[03/23 21:53:50    156s] #
[03/23 21:53:50    156s] #----------------------------------------------------
[03/23 21:53:50    156s] #Complete Global Routing.
[03/23 21:53:50    157s] #Total number of nets with non-default rule or having extra spacing = 28
[03/23 21:53:50    157s] #Total wire length = 100589 um.
[03/23 21:53:50    157s] #Total half perimeter of net bounding box = 73285 um.
[03/23 21:53:50    157s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:53:50    157s] #Total wire length on LAYER M2 = 67813 um.
[03/23 21:53:50    157s] #Total wire length on LAYER M3 = 30075 um.
[03/23 21:53:50    157s] #Total wire length on LAYER M4 = 2701 um.
[03/23 21:53:50    157s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:53:50    157s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:53:50    157s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:53:50    157s] #Total wire length on LAYER LM = 0 um.
[03/23 21:53:50    157s] #Total number of vias = 14776
[03/23 21:53:50    157s] #Total number of multi-cut vias = 9 (  0.1%)
[03/23 21:53:50    157s] #Total number of single cut vias = 14767 ( 99.9%)
[03/23 21:53:50    157s] #Up-Via Summary (total 14776):
[03/23 21:53:50    157s] #                   single-cut          multi-cut      Total
[03/23 21:53:50    157s] #-----------------------------------------------------------
[03/23 21:53:50    157s] # M1              9014 ( 99.9%)         9 (  0.1%)       9023
[03/23 21:53:50    157s] # M2              5130 (100.0%)         0 (  0.0%)       5130
[03/23 21:53:50    157s] # M3               623 (100.0%)         0 (  0.0%)        623
[03/23 21:53:50    157s] #-----------------------------------------------------------
[03/23 21:53:50    157s] #                14767 ( 99.9%)         9 (  0.1%)      14776 
[03/23 21:53:50    157s] #
[03/23 21:53:50    157s] #Total number of involved regular nets 383
[03/23 21:53:50    157s] #Maximum src to sink distance  539.9
[03/23 21:53:50    157s] #Average of max src_to_sink distance  121.0
[03/23 21:53:50    157s] #Average of ave src_to_sink distance  87.6
[03/23 21:53:50    157s] #Total number of involved priority nets 25
[03/23 21:53:50    157s] #Maximum src to sink distance for priority net 518.6
[03/23 21:53:50    157s] #Average of max src_to_sink distance for priority net 174.3
[03/23 21:53:50    157s] #Average of ave src_to_sink distance for priority net 107.2
[03/23 21:53:50    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2486.05 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    157s] ### run_free_timing_graph starts on Thu Mar 23 21:53:50 2023 with memory = 2486.05 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    157s] ### Time Record (Timing Data Generation) is installed.
[03/23 21:53:50    157s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/23 21:53:50    157s] Type 'man IMPCTE-104' for more detail.
[03/23 21:53:50    157s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 21:53:50    157s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB --0.95 [6]--
[03/23 21:53:50    157s] ### run_build_timing_graph starts on Thu Mar 23 21:53:50 2023 with memory = 2432.55 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    157s] ### Time Record (Timing Data Generation) is installed.
[03/23 21:53:50    157s] Current (total cpu=0:02:37, real=0:04:19, peak res=2599.8M, current mem=2225.5M)
[03/23 21:53:50    157s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2236.5M, current mem=2236.5M)
[03/23 21:53:50    157s] Current (total cpu=0:02:37, real=0:04:19, peak res=2599.8M, current mem=2236.5M)
[03/23 21:53:50    157s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 21:53:50    157s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB --1.00 [6]--
[03/23 21:53:50    157s] ### track-assign external-init starts on Thu Mar 23 21:53:50 2023 with memory = 2236.47 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    157s] ### Time Record (Track Assignment) is installed.
[03/23 21:53:50    157s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:53:50    157s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB --0.69 [6]--
[03/23 21:53:50    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2236.47 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    157s] #* Importing design timing data...
[03/23 21:53:50    157s] #Number of victim nets: 0
[03/23 21:53:50    157s] #Number of aggressor nets: 0
[03/23 21:53:50    157s] #Number of weak nets: 309
[03/23 21:53:50    157s] #Number of critical nets: 343
[03/23 21:53:50    157s] #	level 1 [-1281.9,  -64.4]: 319 nets
[03/23 21:53:50    157s] #	level 2 [-671.2, -207.6]: 12 nets
[03/23 21:53:50    157s] #	level 3 [-1281.9, -305.2]: 12 nets
[03/23 21:53:50    157s] #Total number of nets: 2689
[03/23 21:53:50    157s] ### track-assign engine-init starts on Thu Mar 23 21:53:50 2023 with memory = 2236.47 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    157s] ### Time Record (Track Assignment) is installed.
[03/23 21:53:50    157s] #
[03/23 21:53:50    157s] #timing driven effort level: 3
[03/23 21:53:50    157s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB --1.67 [6]--
[03/23 21:53:50    157s] ### track-assign core-engine starts on Thu Mar 23 21:53:50 2023 with memory = 2236.47 (MB), peak = 2599.83 (MB)
[03/23 21:53:50    157s] #Start Track Assignment With Timing Driven.
[03/23 21:53:51    157s] #Done with 87 horizontal wires in 2 hboxes and 419 vertical wires in 2 hboxes.
[03/23 21:53:51    157s] #Done with 14 horizontal wires in 2 hboxes and 61 vertical wires in 2 hboxes.
[03/23 21:53:51    157s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/23 21:53:51    157s] #
[03/23 21:53:51    157s] #Track assignment summary:
[03/23 21:53:51    157s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/23 21:53:51    157s] #------------------------------------------------------------------------
[03/23 21:53:51    157s] # M2         63257.95 	  0.27%  	  0.00% 	  0.07%
[03/23 21:53:51    157s] # M3         27636.93 	  0.11%  	  0.00% 	  0.00%
[03/23 21:53:51    157s] # M4           419.75 	  0.00%  	  0.00% 	  0.00%
[03/23 21:53:51    157s] #------------------------------------------------------------------------
[03/23 21:53:51    157s] # All       91314.63  	  0.22% 	  0.00% 	  0.00%
[03/23 21:53:51    157s] #Complete Track Assignment With Timing Driven.
[03/23 21:53:51    157s] #Total number of nets with non-default rule or having extra spacing = 28
[03/23 21:53:51    157s] #Total wire length = 100593 um.
[03/23 21:53:51    157s] #Total half perimeter of net bounding box = 73285 um.
[03/23 21:53:51    157s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:53:51    157s] #Total wire length on LAYER M2 = 67823 um.
[03/23 21:53:51    157s] #Total wire length on LAYER M3 = 30071 um.
[03/23 21:53:51    157s] #Total wire length on LAYER M4 = 2699 um.
[03/23 21:53:51    157s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:53:51    157s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:53:51    157s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:53:51    157s] #Total wire length on LAYER LM = 0 um.
[03/23 21:53:51    157s] #Total number of vias = 14776
[03/23 21:53:51    157s] #Total number of multi-cut vias = 9 (  0.1%)
[03/23 21:53:51    157s] #Total number of single cut vias = 14767 ( 99.9%)
[03/23 21:53:51    157s] #Up-Via Summary (total 14776):
[03/23 21:53:51    157s] #                   single-cut          multi-cut      Total
[03/23 21:53:51    157s] #-----------------------------------------------------------
[03/23 21:53:51    157s] # M1              9014 ( 99.9%)         9 (  0.1%)       9023
[03/23 21:53:51    157s] # M2              5130 (100.0%)         0 (  0.0%)       5130
[03/23 21:53:51    157s] # M3               623 (100.0%)         0 (  0.0%)        623
[03/23 21:53:51    157s] #-----------------------------------------------------------
[03/23 21:53:51    157s] #                14767 ( 99.9%)         9 (  0.1%)      14776 
[03/23 21:53:51    157s] #
[03/23 21:53:51    157s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB --1.04 [6]--
[03/23 21:53:51    157s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:53:51    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2236.65 (MB), peak = 2599.83 (MB)
[03/23 21:53:51    157s] #
[03/23 21:53:51    157s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 21:53:51    157s] #Cpu time = 00:00:13
[03/23 21:53:51    157s] #Elapsed time = 00:00:11
[03/23 21:53:51    157s] #Increased memory = -123.55 (MB)
[03/23 21:53:51    157s] #Total memory = 2236.65 (MB)
[03/23 21:53:51    157s] #Peak memory = 2599.83 (MB)
[03/23 21:53:51    157s] #Using multithreading with 6 threads.
[03/23 21:53:51    157s] ### Time Record (Detail Routing) is installed.
[03/23 21:53:51    157s] #Start reading timing information from file .timing_file_219604.tif.gz ...
[03/23 21:53:51    157s] #Read in timing information for 68 ports, 2622 instances from timing file .timing_file_219604.tif.gz.
[03/23 21:53:51    157s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:53:51    157s] #
[03/23 21:53:51    157s] #Start Detail Routing..
[03/23 21:53:51    157s] #start initial detail routing ...
[03/23 21:53:51    157s] ### Design has 9 dirty nets, 2632 dirty-areas)
[03/23 21:54:04    192s] #   number of violations = 607
[03/23 21:54:04    192s] #
[03/23 21:54:04    192s] #    By Layer and Type :
[03/23 21:54:04    192s] #	          Short   CutSpc ViaInPin   Totals
[03/23 21:54:04    192s] #	M1            0        7      509      516
[03/23 21:54:04    192s] #	M2           81        1        0       82
[03/23 21:54:04    192s] #	M3            2        0        0        2
[03/23 21:54:04    192s] #	M4            7        0        0        7
[03/23 21:54:04    192s] #	Totals       90        8      509      607
[03/23 21:54:04    192s] #1069 out of 2622 instances (40.8%) need to be verified(marked ipoed), dirty area = 8.7%.
[03/23 21:54:04    193s] ### Routing stats: routing = 100.00% dirty-area = 85.35%
[03/23 21:54:04    193s] #   number of violations = 586
[03/23 21:54:04    193s] #
[03/23 21:54:04    193s] #    By Layer and Type :
[03/23 21:54:04    193s] #	          Short ViaInPin   Totals
[03/23 21:54:04    193s] #	M1            0      509      509
[03/23 21:54:04    193s] #	M2           70        0       70
[03/23 21:54:04    193s] #	M3            2        0        2
[03/23 21:54:04    193s] #	M4            5        0        5
[03/23 21:54:04    193s] #	Totals       77      509      586
[03/23 21:54:04    193s] #cpu time = 00:00:36, elapsed time = 00:00:13, memory = 2311.04 (MB), peak = 2955.45 (MB)
[03/23 21:54:04    193s] #start 1st optimization iteration ...
[03/23 21:54:05    198s] ### Routing stats: routing = 100.00% dirty-area = 85.35%
[03/23 21:54:05    198s] #   number of violations = 0
[03/23 21:54:05    198s] #    number of process antenna violations = 26
[03/23 21:54:05    198s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2299.24 (MB), peak = 2955.45 (MB)
[03/23 21:54:05    198s] #Complete Detail Routing.
[03/23 21:54:05    198s] #Total number of nets with non-default rule or having extra spacing = 28
[03/23 21:54:05    198s] #Total wire length = 87099 um.
[03/23 21:54:05    198s] #Total half perimeter of net bounding box = 73285 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M2 = 49564 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M3 = 26875 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M4 = 10660 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:05    198s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:05    198s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:05    198s] #Total number of vias = 22481
[03/23 21:54:05    198s] #Total number of multi-cut vias = 6435 ( 28.6%)
[03/23 21:54:05    198s] #Total number of single cut vias = 16046 ( 71.4%)
[03/23 21:54:05    198s] #Up-Via Summary (total 22481):
[03/23 21:54:05    198s] #                   single-cut          multi-cut      Total
[03/23 21:54:05    198s] #-----------------------------------------------------------
[03/23 21:54:05    198s] # M1              7620 ( 80.5%)      1851 ( 19.5%)       9471
[03/23 21:54:05    198s] # M2              5855 ( 62.6%)      3493 ( 37.4%)       9348
[03/23 21:54:05    198s] # M3              2571 ( 70.2%)      1091 ( 29.8%)       3662
[03/23 21:54:05    198s] #-----------------------------------------------------------
[03/23 21:54:05    198s] #                16046 ( 71.4%)      6435 ( 28.6%)      22481 
[03/23 21:54:05    198s] #
[03/23 21:54:05    198s] #Total number of DRC violations = 0
[03/23 21:54:05    198s] ### Time Record (Detail Routing) is uninstalled.
[03/23 21:54:05    198s] #Cpu time = 00:00:41
[03/23 21:54:05    198s] #Elapsed time = 00:00:14
[03/23 21:54:05    198s] #Increased memory = 62.59 (MB)
[03/23 21:54:05    198s] #Total memory = 2299.24 (MB)
[03/23 21:54:05    198s] #Peak memory = 2955.45 (MB)
[03/23 21:54:05    198s] ### Time Record (Antenna Fixing) is installed.
[03/23 21:54:05    198s] #
[03/23 21:54:05    198s] #start routing for process antenna violation fix ...
[03/23 21:54:05    198s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:54:05    198s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:54:05    198s] #
[03/23 21:54:05    198s] #    By Layer and Type :
[03/23 21:54:05    198s] #	          Short   Totals
[03/23 21:54:05    198s] #	M1            0        0
[03/23 21:54:05    198s] #	M2            1        1
[03/23 21:54:05    198s] #	Totals        1        1
[03/23 21:54:05    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2290.98 (MB), peak = 2955.45 (MB)
[03/23 21:54:05    198s] #
[03/23 21:54:05    198s] #Total number of nets with non-default rule or having extra spacing = 28
[03/23 21:54:05    198s] #Total wire length = 87101 um.
[03/23 21:54:05    198s] #Total half perimeter of net bounding box = 73285 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M2 = 49545 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M3 = 26883 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M4 = 10673 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:05    198s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:05    198s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:05    198s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:05    198s] #Total number of vias = 22529
[03/23 21:54:05    198s] #Total number of multi-cut vias = 6435 ( 28.6%)
[03/23 21:54:05    198s] #Total number of single cut vias = 16094 ( 71.4%)
[03/23 21:54:05    198s] #Up-Via Summary (total 22529):
[03/23 21:54:05    198s] #                   single-cut          multi-cut      Total
[03/23 21:54:05    198s] #-----------------------------------------------------------
[03/23 21:54:05    198s] # M1              7620 ( 80.5%)      1851 ( 19.5%)       9471
[03/23 21:54:05    198s] # M2              5899 ( 62.8%)      3493 ( 37.2%)       9392
[03/23 21:54:05    198s] # M3              2575 ( 70.2%)      1091 ( 29.8%)       3666
[03/23 21:54:05    198s] #-----------------------------------------------------------
[03/23 21:54:05    198s] #                16094 ( 71.4%)      6435 ( 28.6%)      22529 
[03/23 21:54:05    198s] #
[03/23 21:54:05    198s] #Total number of DRC violations = 1
[03/23 21:54:05    198s] #Total number of process antenna violations = 0
[03/23 21:54:05    198s] #Total number of net violated process antenna rule = 0
[03/23 21:54:05    198s] #Total number of violations on LAYER M1 = 0
[03/23 21:54:05    198s] #Total number of violations on LAYER M2 = 1
[03/23 21:54:05    198s] #Total number of violations on LAYER M3 = 0
[03/23 21:54:05    198s] #Total number of violations on LAYER M4 = 0
[03/23 21:54:05    198s] #Total number of violations on LAYER M5 = 0
[03/23 21:54:05    198s] #Total number of violations on LAYER M6 = 0
[03/23 21:54:05    198s] #Total number of violations on LAYER MQ = 0
[03/23 21:54:05    198s] #Total number of violations on LAYER LM = 0
[03/23 21:54:05    198s] #
[03/23 21:54:05    198s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:54:05    199s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:54:05    199s] #
[03/23 21:54:05    199s] #Total number of nets with non-default rule or having extra spacing = 28
[03/23 21:54:05    199s] #Total wire length = 87101 um.
[03/23 21:54:05    199s] #Total half perimeter of net bounding box = 73285 um.
[03/23 21:54:05    199s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:05    199s] #Total wire length on LAYER M2 = 49545 um.
[03/23 21:54:05    199s] #Total wire length on LAYER M3 = 26883 um.
[03/23 21:54:05    199s] #Total wire length on LAYER M4 = 10673 um.
[03/23 21:54:05    199s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:05    199s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:05    199s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:05    199s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:05    199s] #Total number of vias = 22529
[03/23 21:54:05    199s] #Total number of multi-cut vias = 6435 ( 28.6%)
[03/23 21:54:05    199s] #Total number of single cut vias = 16094 ( 71.4%)
[03/23 21:54:05    199s] #Up-Via Summary (total 22529):
[03/23 21:54:05    199s] #                   single-cut          multi-cut      Total
[03/23 21:54:05    199s] #-----------------------------------------------------------
[03/23 21:54:05    199s] # M1              7620 ( 80.5%)      1851 ( 19.5%)       9471
[03/23 21:54:05    199s] # M2              5899 ( 62.8%)      3493 ( 37.2%)       9392
[03/23 21:54:05    199s] # M3              2575 ( 70.2%)      1091 ( 29.8%)       3666
[03/23 21:54:05    199s] #-----------------------------------------------------------
[03/23 21:54:05    199s] #                16094 ( 71.4%)      6435 ( 28.6%)      22529 
[03/23 21:54:05    199s] #
[03/23 21:54:05    199s] #Total number of DRC violations = 1
[03/23 21:54:05    199s] #Total number of process antenna violations = 0
[03/23 21:54:05    199s] #Total number of net violated process antenna rule = 0
[03/23 21:54:05    199s] #Total number of violations on LAYER M1 = 0
[03/23 21:54:05    199s] #Total number of violations on LAYER M2 = 1
[03/23 21:54:05    199s] #Total number of violations on LAYER M3 = 0
[03/23 21:54:05    199s] #Total number of violations on LAYER M4 = 0
[03/23 21:54:05    199s] #Total number of violations on LAYER M5 = 0
[03/23 21:54:05    199s] #Total number of violations on LAYER M6 = 0
[03/23 21:54:05    199s] #Total number of violations on LAYER MQ = 0
[03/23 21:54:05    199s] #Total number of violations on LAYER LM = 0
[03/23 21:54:05    199s] #
[03/23 21:54:05    199s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 21:54:05    199s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 21:54:05    199s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:54:05    199s] #
[03/23 21:54:05    199s] #Start Post Route via swapping..
[03/23 21:54:05    199s] #99.95% of area are rerouted by ECO routing.
[03/23 21:54:06    200s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:54:06    200s] #   number of violations = 0
[03/23 21:54:06    200s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2283.61 (MB), peak = 2955.45 (MB)
[03/23 21:54:06    200s] #CELL_VIEW PE_top,init has no DRC violation.
[03/23 21:54:06    200s] #Total number of DRC violations = 0
[03/23 21:54:06    200s] #Total number of process antenna violations = 0
[03/23 21:54:06    200s] #Total number of net violated process antenna rule = 0
[03/23 21:54:06    200s] #Post Route via swapping is done.
[03/23 21:54:06    200s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 21:54:06    200s] #Total number of nets with non-default rule or having extra spacing = 28
[03/23 21:54:06    200s] #Total wire length = 87101 um.
[03/23 21:54:06    200s] #Total half perimeter of net bounding box = 73285 um.
[03/23 21:54:06    200s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:06    200s] #Total wire length on LAYER M2 = 49545 um.
[03/23 21:54:06    200s] #Total wire length on LAYER M3 = 26883 um.
[03/23 21:54:06    200s] #Total wire length on LAYER M4 = 10673 um.
[03/23 21:54:06    200s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:06    200s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:06    200s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:06    200s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:06    200s] #Total number of vias = 22529
[03/23 21:54:06    200s] #Total number of multi-cut vias = 8156 ( 36.2%)
[03/23 21:54:06    200s] #Total number of single cut vias = 14373 ( 63.8%)
[03/23 21:54:06    200s] #Up-Via Summary (total 22529):
[03/23 21:54:06    200s] #                   single-cut          multi-cut      Total
[03/23 21:54:06    200s] #-----------------------------------------------------------
[03/23 21:54:06    200s] # M1              7585 ( 80.1%)      1886 ( 19.9%)       9471
[03/23 21:54:06    200s] # M2              5044 ( 53.7%)      4348 ( 46.3%)       9392
[03/23 21:54:06    200s] # M3              1744 ( 47.6%)      1922 ( 52.4%)       3666
[03/23 21:54:06    200s] #-----------------------------------------------------------
[03/23 21:54:06    200s] #                14373 ( 63.8%)      8156 ( 36.2%)      22529 
[03/23 21:54:06    200s] #
[03/23 21:54:06    200s] #detailRoute Statistics:
[03/23 21:54:06    200s] #Cpu time = 00:00:43
[03/23 21:54:06    200s] #Elapsed time = 00:00:15
[03/23 21:54:06    200s] #Increased memory = 46.96 (MB)
[03/23 21:54:06    200s] #Total memory = 2283.61 (MB)
[03/23 21:54:06    200s] #Peak memory = 2955.45 (MB)
[03/23 21:54:06    200s] ### global_detail_route design signature (50): route=316778272 flt_obj=0 vio=1905142130 shield_wire=1
[03/23 21:54:06    200s] ### Time Record (DB Export) is installed.
[03/23 21:54:06    200s] ### export design design signature (51): route=316778272 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1322156061 dirty_area=0 del_dirty_area=0 cell=831889477 placement=1171956218 pin_access=2057233826 inst_pattern=1
[03/23 21:54:06    201s] #	no debugging net set
[03/23 21:54:06    201s] ### Time Record (DB Export) is uninstalled.
[03/23 21:54:06    201s] ### Time Record (Post Callback) is installed.
[03/23 21:54:06    201s] ### Time Record (Post Callback) is uninstalled.
[03/23 21:54:06    201s] #
[03/23 21:54:06    201s] #globalDetailRoute statistics:
[03/23 21:54:06    201s] #Cpu time = 00:00:58
[03/23 21:54:06    201s] #Elapsed time = 00:00:28
[03/23 21:54:06    201s] #Increased memory = -26.21 (MB)
[03/23 21:54:06    201s] #Total memory = 2277.38 (MB)
[03/23 21:54:06    201s] #Peak memory = 2955.45 (MB)
[03/23 21:54:06    201s] #Number of warnings = 6
[03/23 21:54:06    201s] #Total number of warnings = 24
[03/23 21:54:06    201s] #Number of fails = 0
[03/23 21:54:06    201s] #Total number of fails = 0
[03/23 21:54:06    201s] #Complete globalDetailRoute on Thu Mar 23 21:54:06 2023
[03/23 21:54:06    201s] #
[03/23 21:54:06    201s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 21:54:06    201s] % End globalDetailRoute (date=03/23 21:54:06, total cpu=0:00:58.4, real=0:00:28.0, peak res=2955.4M, current mem=2271.8M)
[03/23 21:54:06    201s] #Default setup view is reset to setupAnalysis.
[03/23 21:54:06    201s] #Default setup view is reset to setupAnalysis.
[03/23 21:54:06    201s] AAE_INFO: Post Route call back at the end of routeDesign
[03/23 21:54:06    201s] #routeDesign: cpu time = 00:00:59, elapsed time = 00:00:28, memory = 2261.29 (MB), peak = 2955.45 (MB)
[03/23 21:54:06    201s] 
[03/23 21:54:06    201s] *** Summary of all messages that are not suppressed in this session:
[03/23 21:54:06    201s] Severity  ID               Count  Summary                                  
[03/23 21:54:06    201s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/23 21:54:06    201s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[03/23 21:54:06    201s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/23 21:54:06    201s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/23 21:54:06    201s] *** Message Summary: 8 warning(s), 0 error(s)
[03/23 21:54:06    201s] 
[03/23 21:54:06    201s] ### Time Record (routeDesign) is uninstalled.
[03/23 21:54:06    201s] ### 
[03/23 21:54:06    201s] ###   Scalability Statistics
[03/23 21:54:06    201s] ### 
[03/23 21:54:06    201s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:54:06    201s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/23 21:54:06    201s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:54:06    201s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:06    201s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:06    201s] ###   Timing Data Generation        |        00:00:07|        00:00:06|             1.3|
[03/23 21:54:06    201s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:06    201s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:06    201s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 21:54:06    201s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:06    201s] ###   Global Routing                |        00:00:06|        00:00:05|             1.0|
[03/23 21:54:06    201s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 21:54:06    201s] ###   Detail Routing                |        00:00:41|        00:00:14|             2.8|
[03/23 21:54:06    201s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/23 21:54:06    201s] ###   Post Route Via Swapping       |        00:00:01|        00:00:00|             1.0|
[03/23 21:54:06    201s] ###   Entire Command                |        00:00:59|        00:00:28|             2.1|
[03/23 21:54:06    201s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:54:06    201s] ### 
[03/23 21:54:06    201s] #% End routeDesign (date=03/23 21:54:06, total cpu=0:00:58.7, real=0:00:28.0, peak res=2955.4M, current mem=2261.3M)
[03/23 21:54:06    201s] <CMD> saveDesign db/PE_top_routed.enc
[03/23 21:54:06    201s] #% Begin save design ... (date=03/23 21:54:06, mem=2261.3M)
[03/23 21:54:06    201s] % Begin Save ccopt configuration ... (date=03/23 21:54:06, mem=2261.3M)
[03/23 21:54:06    201s] % End Save ccopt configuration ... (date=03/23 21:54:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2261.8M, current mem=2261.8M)
[03/23 21:54:06    201s] % Begin Save netlist data ... (date=03/23 21:54:06, mem=2261.8M)
[03/23 21:54:06    201s] Writing Binary DB to db/PE_top_routed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:54:06    201s] % End Save netlist data ... (date=03/23 21:54:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2261.8M, current mem=2261.8M)
[03/23 21:54:06    201s] Saving symbol-table file in separate thread ...
[03/23 21:54:06    201s] Saving congestion map file in separate thread ...
[03/23 21:54:06    201s] Saving congestion map file db/PE_top_routed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:54:06    201s] % Begin Save AAE data ... (date=03/23 21:54:06, mem=2262.1M)
[03/23 21:54:06    201s] Saving AAE Data ...
[03/23 21:54:06    201s] AAE DB initialization (MEM=3140.56 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 21:54:06    201s] % End Save AAE data ... (date=03/23 21:54:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2262.7M, current mem=2262.7M)
[03/23 21:54:07    201s] Saving preference file db/PE_top_routed.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:54:07    201s] Saving mode setting ...
[03/23 21:54:07    201s] Saving global file ...
[03/23 21:54:07    201s] Saving Drc markers ...
[03/23 21:54:07    201s] ... No Drc file written since there is no markers found.
[03/23 21:54:07    201s] % Begin Save routing data ... (date=03/23 21:54:07, mem=2265.0M)
[03/23 21:54:07    201s] Saving route file ...
[03/23 21:54:07    201s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3141.1M) ***
[03/23 21:54:07    201s] % End Save routing data ... (date=03/23 21:54:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2265.1M, current mem=2265.1M)
[03/23 21:54:07    201s] Saving special route data file in separate thread ...
[03/23 21:54:07    201s] Saving PG file in separate thread ...
[03/23 21:54:07    201s] Saving placement file in separate thread ...
[03/23 21:54:07    201s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:54:07    201s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:54:07    201s] Saving PG file db/PE_top_routed.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:54:07 2023)
[03/23 21:54:07    201s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:54:07    201s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3171.1M) ***
[03/23 21:54:08    201s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3171.1M) ***
[03/23 21:54:08    201s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:54:08    201s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:54:08    201s] Saving property file db/PE_top_routed.enc.dat.tmp/PE_top.prop
[03/23 21:54:08    201s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3163.1M) ***
[03/23 21:54:08    201s] #Saving pin access data to file db/PE_top_routed.enc.dat.tmp/PE_top.apa ...
[03/23 21:54:08    201s] #
[03/23 21:54:08    201s] Saving preRoute extracted patterns in file 'db/PE_top_routed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:54:08    201s] Saving preRoute extraction data in directory 'db/PE_top_routed.enc.dat.tmp/extraction/' ...
[03/23 21:54:08    201s] Checksum of RCGrid density data::96
[03/23 21:54:08    201s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:54:08    201s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:54:08    201s] % Begin Save power constraints data ... (date=03/23 21:54:08, mem=2265.2M)
[03/23 21:54:08    201s] % End Save power constraints data ... (date=03/23 21:54:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2265.2M, current mem=2265.2M)
[03/23 21:54:09    201s] Generated self-contained design PE_top_routed.enc.dat.tmp
[03/23 21:54:09    202s] #% End save design ... (date=03/23 21:54:09, total cpu=0:00:00.8, real=0:00:03.0, peak res=2265.2M, current mem=2263.0M)
[03/23 21:54:09    202s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] <CMD> setDelayCalMode -engine aae -SIAware true -reportOutBound true
[03/23 21:54:09    202s] AAE_INFO: switching -siAware from false to true ...
[03/23 21:54:09    202s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/23 21:54:09    202s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/23 21:54:09    202s] <CMD> setOptMode -addInst true -addInstancePrefix POSTROUTE
[03/23 21:54:09    202s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
[03/23 21:54:09    202s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2263.0M, totSessionCpu=0:03:22 **
[03/23 21:54:09    202s] *** optDesign #3 [begin] : totSession cpu/real = 0:03:22.0/0:04:33.0 (0.7), mem = 3120.1M
[03/23 21:54:09    202s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:54:09    202s] GigaOpt running with 6 threads.
[03/23 21:54:09    202s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:03:22.0/0:04:33.0 (0.7), mem = 3120.1M
[03/23 21:54:09    202s] **INFO: User settings:
[03/23 21:54:09    202s] setNanoRouteMode -drouteAutoStop                                false
[03/23 21:54:09    202s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 21:54:09    202s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 21:54:09    202s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 21:54:09    202s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 21:54:09    202s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 21:54:09    202s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 21:54:09    202s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 21:54:09    202s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 21:54:09    202s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 21:54:09    202s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 21:54:09    202s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 21:54:09    202s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 21:54:09    202s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 21:54:09    202s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 21:54:09    202s] setNanoRouteMode -routeSiEffort                                 max
[03/23 21:54:09    202s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 21:54:09    202s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 21:54:09    202s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 21:54:09    202s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 21:54:09    202s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 21:54:09    202s] setNanoRouteMode -timingEngine                                  .timing_file_219604.tif.gz
[03/23 21:54:09    202s] setDesignMode -process                                          130
[03/23 21:54:09    202s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 21:54:09    202s] setExtractRCMode -effortLevel                                   medium
[03/23 21:54:09    202s] setExtractRCMode -engine                                        preRoute
[03/23 21:54:09    202s] setExtractRCMode -relative_c_th                                 1
[03/23 21:54:09    202s] setExtractRCMode -total_c_th                                    0
[03/23 21:54:09    202s] setDelayCalMode -enable_high_fanout                             true
[03/23 21:54:09    202s] setDelayCalMode -engine                                         aae
[03/23 21:54:09    202s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 21:54:09    202s] setDelayCalMode -reportOutBound                                 true
[03/23 21:54:09    202s] setDelayCalMode -SIAware                                        true
[03/23 21:54:09    202s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 21:54:09    202s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/23 21:54:09    202s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 21:54:09    202s] setOptMode -addInst                                             true
[03/23 21:54:09    202s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 21:54:09    202s] setOptMode -allEndPoints                                        true
[03/23 21:54:09    202s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/23 21:54:09    202s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 21:54:09    202s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 21:54:09    202s] setOptMode -autoViewHoldTargetSlack                             500
[03/23 21:54:09    202s] setOptMode -drcMargin                                           0.1
[03/23 21:54:09    202s] setOptMode -effort                                              high
[03/23 21:54:09    202s] setOptMode -fixDrc                                              true
[03/23 21:54:09    202s] setOptMode -fixFanoutLoad                                       true
[03/23 21:54:09    202s] setOptMode -holdTargetSlack                                     0.05
[03/23 21:54:09    202s] setOptMode -maxLength                                           1000
[03/23 21:54:09    202s] setOptMode -optimizeFF                                          true
[03/23 21:54:09    202s] setOptMode -preserveAllSequential                               false
[03/23 21:54:09    202s] setOptMode -restruct                                            false
[03/23 21:54:09    202s] setOptMode -setupTargetSlack                                    0.05
[03/23 21:54:09    202s] setOptMode -usefulSkew                                          false
[03/23 21:54:09    202s] setOptMode -usefulSkewCTS                                       true
[03/23 21:54:09    202s] setSIMode -separate_delta_delay_on_data                         true
[03/23 21:54:09    202s] setPlaceMode -place_global_max_density                          0.8
[03/23 21:54:09    202s] setPlaceMode -place_global_uniform_density                      true
[03/23 21:54:09    202s] setPlaceMode -timingDriven                                      true
[03/23 21:54:09    202s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 21:54:09    202s] setAnalysisMode -checkType                                      setup
[03/23 21:54:09    202s] setAnalysisMode -clkSrcPath                                     true
[03/23 21:54:09    202s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 21:54:09    202s] setAnalysisMode -cppr                                           both
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 21:54:09    202s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 21:54:09    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:3213.1M, EPOCH TIME: 1679622849.572425
[03/23 21:54:09    202s] Processing tracks to init pin-track alignment.
[03/23 21:54:09    202s] z: 2, totalTracks: 1
[03/23 21:54:09    202s] z: 4, totalTracks: 1
[03/23 21:54:09    202s] z: 6, totalTracks: 1
[03/23 21:54:09    202s] z: 8, totalTracks: 1
[03/23 21:54:09    202s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:09    202s] All LLGs are deleted
[03/23 21:54:09    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3213.1M, EPOCH TIME: 1679622849.576812
[03/23 21:54:09    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3213.1M, EPOCH TIME: 1679622849.577094
[03/23 21:54:09    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3213.1M, EPOCH TIME: 1679622849.577938
[03/23 21:54:09    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3309.1M, EPOCH TIME: 1679622849.581549
[03/23 21:54:09    202s] Max number of tech site patterns supported in site array is 256.
[03/23 21:54:09    202s] Core basic site is IBM13SITE
[03/23 21:54:09    202s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3309.1M, EPOCH TIME: 1679622849.592787
[03/23 21:54:09    202s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 21:54:09    202s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 21:54:09    202s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.006, MEM:3309.1M, EPOCH TIME: 1679622849.598968
[03/23 21:54:09    202s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 21:54:09    202s] SiteArray: use 413,696 bytes
[03/23 21:54:09    202s] SiteArray: current memory after site array memory allocation 3309.1M
[03/23 21:54:09    202s] SiteArray: FP blocked sites are writable
[03/23 21:54:09    202s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:54:09    202s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3277.1M, EPOCH TIME: 1679622849.609720
[03/23 21:54:09    202s] Process 3446 wires and vias for routing blockage analysis
[03/23 21:54:09    202s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.005, MEM:3309.1M, EPOCH TIME: 1679622849.614523
[03/23 21:54:09    202s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 21:54:09    202s] Atter site array init, number of instance map data is 0.
[03/23 21:54:09    202s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.034, REAL:0.034, MEM:3309.1M, EPOCH TIME: 1679622849.615607
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:09    202s] OPERPROF:     Starting CMU at level 3, MEM:3309.1M, EPOCH TIME: 1679622849.616345
[03/23 21:54:09    202s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3309.1M, EPOCH TIME: 1679622849.620203
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:54:09    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.043, MEM:3213.1M, EPOCH TIME: 1679622849.621363
[03/23 21:54:09    202s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3213.1M, EPOCH TIME: 1679622849.621504
[03/23 21:54:09    202s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3213.1M, EPOCH TIME: 1679622849.623551
[03/23 21:54:09    202s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3213.1MB).
[03/23 21:54:09    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.055, REAL:0.052, MEM:3213.1M, EPOCH TIME: 1679622849.624732
[03/23 21:54:09    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3213.1M, EPOCH TIME: 1679622849.624848
[03/23 21:54:09    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:09    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:3173.1M, EPOCH TIME: 1679622849.632926
[03/23 21:54:09    202s] Effort level <high> specified for reg2reg path_group
[03/23 21:54:09    202s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2337.7M, totSessionCpu=0:03:22 **
[03/23 21:54:09    202s] Existing Dirty Nets : 0
[03/23 21:54:09    202s] New Signature Flow (optDesignCheckOptions) ....
[03/23 21:54:09    202s] #Taking db snapshot
[03/23 21:54:09    202s] #Taking db snapshot ... done
[03/23 21:54:09    202s] OPERPROF: Starting checkPlace at level 1, MEM:3175.1M, EPOCH TIME: 1679622849.736778
[03/23 21:54:09    202s] Processing tracks to init pin-track alignment.
[03/23 21:54:09    202s] z: 2, totalTracks: 1
[03/23 21:54:09    202s] z: 4, totalTracks: 1
[03/23 21:54:09    202s] z: 6, totalTracks: 1
[03/23 21:54:09    202s] z: 8, totalTracks: 1
[03/23 21:54:09    202s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:09    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3175.1M, EPOCH TIME: 1679622849.739342
[03/23 21:54:09    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:09    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.014, MEM:3175.1M, EPOCH TIME: 1679622849.753187
[03/23 21:54:09    202s] Begin checking placement ... (start mem=3175.1M, init mem=3175.1M)
[03/23 21:54:09    202s] Begin checking exclusive groups violation ...
[03/23 21:54:09    202s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 21:54:09    202s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] Running CheckPlace using 6 threads!...
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] ...checkPlace MT is done!
[03/23 21:54:09    202s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3175.1M, EPOCH TIME: 1679622849.772743
[03/23 21:54:09    202s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3175.1M, EPOCH TIME: 1679622849.774733
[03/23 21:54:09    202s] *info: Placed = 2622           (Fixed = 24)
[03/23 21:54:09    202s] *info: Unplaced = 0           
[03/23 21:54:09    202s] Placement Density:31.50%(34705/110167)
[03/23 21:54:09    202s] Placement Density (including fixed std cells):31.50%(34705/110167)
[03/23 21:54:09    202s] All LLGs are deleted
[03/23 21:54:09    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:54:09    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3175.1M, EPOCH TIME: 1679622849.776670
[03/23 21:54:09    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3175.1M, EPOCH TIME: 1679622849.776939
[03/23 21:54:09    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3175.1M)
[03/23 21:54:09    202s] OPERPROF: Finished checkPlace at level 1, CPU:0.067, REAL:0.041, MEM:3175.1M, EPOCH TIME: 1679622849.778041
[03/23 21:54:09    202s]  Initial DC engine is -> aae
[03/23 21:54:09    202s]  
[03/23 21:54:09    202s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 21:54:09    202s]  
[03/23 21:54:09    202s]  
[03/23 21:54:09    202s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 21:54:09    202s]  
[03/23 21:54:09    202s] Reset EOS DB
[03/23 21:54:09    202s] Ignoring AAE DB Resetting ...
[03/23 21:54:09    202s]  Set Options for AAE Based Opt flow 
[03/23 21:54:09    202s] *** optDesign -postRoute ***
[03/23 21:54:09    202s] DRC Margin: user margin 0.1; extra margin 0
[03/23 21:54:09    202s] Setup Target Slack: user slack 0.05
[03/23 21:54:09    202s] Hold Target Slack: user slack 0.05
[03/23 21:54:09    202s] All LLGs are deleted
[03/23 21:54:09    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3175.1M, EPOCH TIME: 1679622849.795815
[03/23 21:54:09    202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3175.1M, EPOCH TIME: 1679622849.796137
[03/23 21:54:09    202s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3175.1M, EPOCH TIME: 1679622849.796968
[03/23 21:54:09    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3239.1M, EPOCH TIME: 1679622849.799346
[03/23 21:54:09    202s] Max number of tech site patterns supported in site array is 256.
[03/23 21:54:09    202s] Core basic site is IBM13SITE
[03/23 21:54:09    202s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3239.1M, EPOCH TIME: 1679622849.814262
[03/23 21:54:09    202s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:54:09    202s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:54:09    202s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:3271.1M, EPOCH TIME: 1679622849.818964
[03/23 21:54:09    202s] Fast DP-INIT is on for default
[03/23 21:54:09    202s] Atter site array init, number of instance map data is 0.
[03/23 21:54:09    202s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.025, REAL:0.022, MEM:3271.1M, EPOCH TIME: 1679622849.821113
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:09    202s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.026, MEM:3175.1M, EPOCH TIME: 1679622849.823216
[03/23 21:54:09    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:09    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:09    202s] Multi-VT timing optimization disabled based on library information.
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:09    202s] Deleting Lib Analyzer.
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:09    202s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:09    202s] Summary for sequential cells identification: 
[03/23 21:54:09    202s]   Identified SBFF number: 112
[03/23 21:54:09    202s]   Identified MBFF number: 0
[03/23 21:54:09    202s]   Identified SB Latch number: 0
[03/23 21:54:09    202s]   Identified MB Latch number: 0
[03/23 21:54:09    202s]   Not identified SBFF number: 8
[03/23 21:54:09    202s]   Not identified MBFF number: 0
[03/23 21:54:09    202s]   Not identified SB Latch number: 0
[03/23 21:54:09    202s]   Not identified MB Latch number: 0
[03/23 21:54:09    202s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:09    202s]  Visiting view : setupAnalysis
[03/23 21:54:09    202s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:09    202s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:09    202s]  Visiting view : holdAnalysis
[03/23 21:54:09    202s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:09    202s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:09    202s] TLC MultiMap info (StdDelay):
[03/23 21:54:09    202s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:09    202s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:09    202s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:09    202s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:09    202s]  Setting StdDelay to: 22.7ps
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:09    202s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.5 (1.4), totSession cpu/real = 0:03:22.7/0:04:33.5 (0.7), mem = 3175.1M
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] =============================================================================================
[03/23 21:54:09    202s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.14-s109_1
[03/23 21:54:09    202s] =============================================================================================
[03/23 21:54:09    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:09    202s] ---------------------------------------------------------------------------------------------
[03/23 21:54:09    202s] [ CellServerInit         ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 21:54:09    202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:09    202s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:09    202s] [ CheckPlace             ]      1   0:00:00.0  (   9.0 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:54:09    202s] [ MISC                   ]          0:00:00.4  (  87.6 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 21:54:09    202s] ---------------------------------------------------------------------------------------------
[03/23 21:54:09    202s]  InitOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.4
[03/23 21:54:09    202s] ---------------------------------------------------------------------------------------------
[03/23 21:54:09    202s] 
[03/23 21:54:09    202s] ** INFO : this run is activating 'postRoute' automaton
[03/23 21:54:09    202s] **INFO: flowCheckPoint #1 InitialSummary
[03/23 21:54:09    202s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 21:54:09    202s] ### Net info: total nets: 2691
[03/23 21:54:09    202s] ### Net info: dirty nets: 0
[03/23 21:54:09    202s] ### Net info: marked as disconnected nets: 0
[03/23 21:54:09    202s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:54:09    202s] #num needed restored net=0
[03/23 21:54:09    202s] #need_extraction net=0 (total=2691)
[03/23 21:54:09    202s] ### Net info: fully routed nets: 2689
[03/23 21:54:09    202s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:54:09    202s] ### Net info: unrouted nets: 0
[03/23 21:54:09    202s] ### Net info: re-extraction nets: 0
[03/23 21:54:09    202s] ### Net info: ignored nets: 0
[03/23 21:54:09    202s] ### Net info: skip routing nets: 0
[03/23 21:54:09    202s] ### import design signature (52): route=1686214815 fixed_route=1686214815 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1581297675 dirty_area=0 del_dirty_area=0 cell=831889477 placement=1171956218 pin_access=2057233826 inst_pattern=1
[03/23 21:54:10    202s] #Extract in post route mode
[03/23 21:54:10    202s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 21:54:10    202s] #Fast data preparation for tQuantus.
[03/23 21:54:10    202s] #Start routing data preparation on Thu Mar 23 21:54:10 2023
[03/23 21:54:10    202s] #
[03/23 21:54:10    202s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:54:10    202s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:10    202s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:10    202s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:10    202s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:10    202s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:10    202s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:54:10    202s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:54:10    202s] #Regenerating Ggrids automatically.
[03/23 21:54:10    202s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:54:10    202s] #Using automatically generated G-grids.
[03/23 21:54:10    202s] #Done routing data preparation.
[03/23 21:54:10    202s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2338.52 (MB), peak = 2955.45 (MB)
[03/23 21:54:10    202s] #Start routing data preparation on Thu Mar 23 21:54:10 2023
[03/23 21:54:10    202s] #
[03/23 21:54:10    202s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:54:10    202s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:54:10    202s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:54:10    202s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:54:10    202s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:54:10    202s] #Build and mark too close pins for the same net.
[03/23 21:54:10    202s] #Regenerating Ggrids automatically.
[03/23 21:54:10    202s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:54:10    202s] #Using automatically generated G-grids.
[03/23 21:54:10    202s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:54:10    202s] #Done routing data preparation.
[03/23 21:54:10    202s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2344.09 (MB), peak = 2955.45 (MB)
[03/23 21:54:10    202s] #
[03/23 21:54:10    202s] #Start tQuantus RC extraction...
[03/23 21:54:10    202s] #Start building rc corner(s)...
[03/23 21:54:10    202s] #Number of RC Corner = 1
[03/23 21:54:10    202s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:54:10    202s] #M1 -> M1 (1)
[03/23 21:54:10    202s] #M2 -> M2 (2)
[03/23 21:54:10    202s] #M3 -> M3 (3)
[03/23 21:54:10    202s] #M4 -> M4 (4)
[03/23 21:54:10    202s] #M5 -> M5 (5)
[03/23 21:54:10    202s] #M6 -> M6 (6)
[03/23 21:54:10    202s] #MQ -> MQ (7)
[03/23 21:54:10    202s] #LM -> LM (8)
[03/23 21:54:10    202s] #SADV-On
[03/23 21:54:10    202s] # Corner(s) : 
[03/23 21:54:10    202s] #rc-typ [25.00]
[03/23 21:54:10    203s] # Corner id: 0
[03/23 21:54:10    203s] # Layout Scale: 1.000000
[03/23 21:54:10    203s] # Has Metal Fill model: yes
[03/23 21:54:10    203s] # Temperature was set
[03/23 21:54:10    203s] # Temperature : 25.000000
[03/23 21:54:10    203s] # Ref. Temp   : 25.000000
[03/23 21:54:10    203s] #SADV-Off
[03/23 21:54:10    203s] #total pattern=120 [8, 324]
[03/23 21:54:10    203s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:54:10    203s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:54:10    203s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:54:10    203s] #number model r/c [1,1] [8,324] read
[03/23 21:54:10    203s] #0 rcmodel(s) requires rebuild
[03/23 21:54:10    203s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2345.97 (MB), peak = 2955.45 (MB)
[03/23 21:54:10    203s] #Start building rc corner(s)...
[03/23 21:54:10    203s] #Number of RC Corner = 1
[03/23 21:54:10    203s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:54:10    203s] #M1 -> M1 (1)
[03/23 21:54:10    203s] #M2 -> M2 (2)
[03/23 21:54:10    203s] #M3 -> M3 (3)
[03/23 21:54:10    203s] #M4 -> M4 (4)
[03/23 21:54:10    203s] #M5 -> M5 (5)
[03/23 21:54:10    203s] #M6 -> M6 (6)
[03/23 21:54:10    203s] #MQ -> MQ (7)
[03/23 21:54:10    203s] #LM -> LM (8)
[03/23 21:54:10    203s] #SADV-On
[03/23 21:54:10    203s] # Corner(s) : 
[03/23 21:54:10    203s] #rc-typ [25.00]
[03/23 21:54:11    203s] # Corner id: 0
[03/23 21:54:11    203s] # Layout Scale: 1.000000
[03/23 21:54:11    203s] # Has Metal Fill model: yes
[03/23 21:54:11    203s] # Temperature was set
[03/23 21:54:11    203s] # Temperature : 25.000000
[03/23 21:54:11    203s] # Ref. Temp   : 25.000000
[03/23 21:54:11    203s] #SADV-Off
[03/23 21:54:11    203s] #total pattern=120 [8, 324]
[03/23 21:54:11    203s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:54:11    203s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:54:11    203s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:54:11    203s] #number model r/c [1,1] [8,324] read
[03/23 21:54:11    203s] #0 rcmodel(s) requires rebuild
[03/23 21:54:11    203s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2345.38 (MB), peak = 2955.45 (MB)
[03/23 21:54:11    203s] #Finish check_net_pin_list step Enter extract
[03/23 21:54:11    203s] #Start init net ripin tree building
[03/23 21:54:11    203s] #Finish init net ripin tree building
[03/23 21:54:11    203s] #Cpu time = 00:00:00
[03/23 21:54:11    203s] #Elapsed time = 00:00:00
[03/23 21:54:11    203s] #Increased memory = 0.00 (MB)
[03/23 21:54:11    203s] #Total memory = 2345.38 (MB)
[03/23 21:54:11    203s] #Peak memory = 2955.45 (MB)
[03/23 21:54:11    203s] #Using multithreading with 6 threads.
[03/23 21:54:11    203s] #begin processing metal fill model file
[03/23 21:54:11    203s] #end processing metal fill model file
[03/23 21:54:11    203s] #Length limit = 200 pitches
[03/23 21:54:11    203s] #opt mode = 2
[03/23 21:54:11    203s] #Finish check_net_pin_list step Fix net pin list
[03/23 21:54:11    203s] #Start generate extraction boxes.
[03/23 21:54:11    203s] #
[03/23 21:54:11    203s] #Extract using 30 x 30 Hboxes
[03/23 21:54:11    203s] #3x4 initial hboxes
[03/23 21:54:11    203s] #Use area based hbox pruning.
[03/23 21:54:11    203s] #0/0 hboxes pruned.
[03/23 21:54:11    203s] #Complete generating extraction boxes.
[03/23 21:54:11    203s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.29GHz 12288KB Cache 12CPU...
[03/23 21:54:11    203s] #Process 0 special clock nets for rc extraction
[03/23 21:54:11    203s] #Total 2689 nets were built. 73 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 21:54:11    205s] #Run Statistics for Extraction:
[03/23 21:54:11    205s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/23 21:54:11    205s] #   Increased memory =    46.89 (MB), total memory =  2392.94 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:11    205s] #Register nets and terms for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d
[03/23 21:54:12    205s] #Finish registering nets and terms for rcdb.
[03/23 21:54:12    205s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2354.39 (MB), peak = 2955.45 (MB)
[03/23 21:54:12    205s] #RC Statistics: 14261 Res, 7433 Ground Cap, 3114 XCap (Edge to Edge)
[03/23 21:54:12    205s] #RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1840.52 (6332), Avg L-Edge Length: 10552.38 (4538)
[03/23 21:54:12    205s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d.
[03/23 21:54:12    205s] #Start writing RC data.
[03/23 21:54:12    205s] #Finish writing RC data
[03/23 21:54:12    205s] #Finish writing rcdb with 16951 nodes, 14262 edges, and 6680 xcaps
[03/23 21:54:12    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2350.55 (MB), peak = 2955.45 (MB)
[03/23 21:54:12    205s] Restoring parasitic data from file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d' ...
[03/23 21:54:12    205s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d' for reading (mem: 3238.785M)
[03/23 21:54:12    205s] Reading RCDB with compressed RC data.
[03/23 21:54:12    205s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d' for content verification (mem: 3238.785M)
[03/23 21:54:12    205s] Reading RCDB with compressed RC data.
[03/23 21:54:12    205s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d': 0 access done (mem: 3238.785M)
[03/23 21:54:12    205s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d': 0 access done (mem: 3238.785M)
[03/23 21:54:12    205s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3238.785M)
[03/23 21:54:12    205s] Following multi-corner parasitics specified:
[03/23 21:54:12    205s] 	/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d (rcdb)
[03/23 21:54:12    205s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d' for reading (mem: 3238.785M)
[03/23 21:54:12    205s] Reading RCDB with compressed RC data.
[03/23 21:54:12    205s] 		Cell PE_top has rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d specified
[03/23 21:54:12    205s] Cell PE_top, hinst 
[03/23 21:54:12    205s] processing rcdb (/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 21:54:12    205s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_Ii5tMy.rcdb.d': 0 access done (mem: 3254.785M)
[03/23 21:54:12    205s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3238.785M)
[03/23 21:54:12    205s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_aaOUcg.rcdb.d/PE_top.rcdb.d' for reading (mem: 3238.785M)
[03/23 21:54:12    205s] Reading RCDB with compressed RC data.
[03/23 21:54:12    205s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_aaOUcg.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3238.785M)
[03/23 21:54:12    205s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=3238.785M)
[03/23 21:54:12    205s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 3238.785M)
[03/23 21:54:12    205s] #
[03/23 21:54:12    205s] #Restore RCDB.
[03/23 21:54:12    205s] #
[03/23 21:54:12    205s] #Complete tQuantus RC extraction.
[03/23 21:54:12    205s] #Cpu time = 00:00:03
[03/23 21:54:12    205s] #Elapsed time = 00:00:03
[03/23 21:54:12    205s] #Increased memory = 6.60 (MB)
[03/23 21:54:12    205s] #Total memory = 2350.68 (MB)
[03/23 21:54:12    205s] #Peak memory = 2955.45 (MB)
[03/23 21:54:12    205s] #
[03/23 21:54:12    205s] #73 inserted nodes are removed
[03/23 21:54:12    205s] ### export design design signature (54): route=1734635034 fixed_route=1734635034 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1032251547 dirty_area=0 del_dirty_area=0 cell=831889477 placement=1171956218 pin_access=2057233826 inst_pattern=1
[03/23 21:54:12    205s] #	no debugging net set
[03/23 21:54:12    205s] #Start Inst Signature in MT(0)
[03/23 21:54:12    205s] #Start Net Signature in MT(8449314)
[03/23 21:54:12    205s] #Calculate SNet Signature in MT (36283569)
[03/23 21:54:12    205s] #Run time and memory report for RC extraction:
[03/23 21:54:12    205s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 21:54:12    205s] #Run Statistics for snet signature:
[03/23 21:54:12    205s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.62/6, scale score = 0.27.
[03/23 21:54:12    205s] #    Increased memory =     0.00 (MB), total memory =  2340.53 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:12    205s] #Run Statistics for Net Final Signature:
[03/23 21:54:12    205s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:54:12    205s] #   Increased memory =     0.00 (MB), total memory =  2340.53 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:12    205s] #Run Statistics for Net launch:
[03/23 21:54:12    205s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.73/6, scale score = 0.79.
[03/23 21:54:12    205s] #    Increased memory =     0.63 (MB), total memory =  2340.53 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:12    205s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:54:12    205s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:54:12    205s] #   Increased memory =     0.00 (MB), total memory =  2339.90 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:12    205s] #Run Statistics for net signature:
[03/23 21:54:12    205s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.70/6, scale score = 0.62.
[03/23 21:54:12    205s] #    Increased memory =     0.63 (MB), total memory =  2340.53 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:12    205s] #Run Statistics for inst signature:
[03/23 21:54:12    205s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.90/6, scale score = 0.32.
[03/23 21:54:12    205s] #    Increased memory =    -0.22 (MB), total memory =  2339.90 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:12    205s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_aaOUcg.rcdb.d/PE_top.rcdb.d' for reading (mem: 3174.785M)
[03/23 21:54:12    205s] Reading RCDB with compressed RC data.
[03/23 21:54:12    205s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3176.8M)
[03/23 21:54:13    205s] Starting delay calculation for Setup views
[03/23 21:54:13    206s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:54:13    206s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/23 21:54:13    206s] AAE DB initialization (MEM=3205.4 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 21:54:13    206s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 21:54:13    206s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:54:13    206s] #################################################################################
[03/23 21:54:13    206s] # Design Stage: PostRoute
[03/23 21:54:13    206s] # Design Name: PE_top
[03/23 21:54:13    206s] # Design Mode: 130nm
[03/23 21:54:13    206s] # Analysis Mode: MMMC OCV 
[03/23 21:54:13    206s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:54:13    206s] # Signoff Settings: SI On 
[03/23 21:54:13    206s] #################################################################################
[03/23 21:54:13    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 3205.4M, InitMEM = 3205.4M)
[03/23 21:54:13    206s] Setting infinite Tws ...
[03/23 21:54:13    206s] First Iteration Infinite Tw... 
[03/23 21:54:13    206s] Calculate early delays in OCV mode...
[03/23 21:54:13    206s] Calculate late delays in OCV mode...
[03/23 21:54:13    206s] Start delay calculation (fullDC) (6 T). (MEM=3205.4)
[03/23 21:54:13    206s] Start AAE Lib Loading. (MEM=3217.01)
[03/23 21:54:13    206s] End AAE Lib Loading. (MEM=3236.09 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 21:54:13    206s] End AAE Lib Interpolated Model. (MEM=3236.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:13    206s] **WARN: (IMPESI-3106):	Delay calculation extrapolated slew on multiple instances in the design, which could reduce the accuracy. To know the details of actual and bound values, refer to the outbound reports named: ./PE_top.dc.outbound.slew.{early|late}.<view-name>.txt.
[03/23 21:54:13    207s] Total number of fetched objects 2689
[03/23 21:54:13    207s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:54:13    207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:13    207s] End delay calculation. (MEM=3596.94 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 21:54:13    207s] End delay calculation (fullDC). (MEM=3596.94 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 21:54:13    207s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 3596.9M) ***
[03/23 21:54:13    207s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3540.9M)
[03/23 21:54:13    207s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:54:13    207s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3540.9M)
[03/23 21:54:13    207s] 
[03/23 21:54:13    207s] Executing IPO callback for view pruning ..
[03/23 21:54:13    207s] Starting SI iteration 2
[03/23 21:54:14    207s] Calculate early delays in OCV mode...
[03/23 21:54:14    207s] Calculate late delays in OCV mode...
[03/23 21:54:14    207s] Start delay calculation (fullDC) (6 T). (MEM=3444.1)
[03/23 21:54:14    207s] End AAE Lib Interpolated Model. (MEM=3444.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:14    208s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:54:14    208s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:54:14    208s] Total number of fetched objects 2689
[03/23 21:54:14    208s] AAE_INFO-618: Total number of nets in the design is 2691,  7.4 percent of the nets selected for SI analysis
[03/23 21:54:14    208s] End delay calculation. (MEM=3702.22 CPU=0:00:00.2 REAL=0:00:00.0)
[03/23 21:54:14    208s] End delay calculation (fullDC). (MEM=3702.22 CPU=0:00:00.2 REAL=0:00:00.0)
[03/23 21:54:14    208s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3702.2M) ***
[03/23 21:54:14    208s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:03:28 mem=3708.2M)
[03/23 21:54:14    208s] End AAE Lib Interpolated Model. (MEM=3708.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:14    208s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3708.2M, EPOCH TIME: 1679622854.290330
[03/23 21:54:14    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:14    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:14    208s] 
[03/23 21:54:14    208s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:14    208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:3740.2M, EPOCH TIME: 1679622854.313488
[03/23 21:54:14    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:14    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:14    208s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.189  | -0.189  |  0.026  |
|           TNS (ns):| -1.870  | -1.870  |  0.000  |
|    Violating Paths:|   19    |   19    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3738.7M, EPOCH TIME: 1679622854.390320
[03/23 21:54:14    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:14    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:14    208s] 
[03/23 21:54:14    208s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:14    208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:3740.2M, EPOCH TIME: 1679622854.413517
[03/23 21:54:14    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:14    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:14    208s] Density: 31.503%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 2533.0M, totSessionCpu=0:03:29 **
[03/23 21:54:14    208s] OPTC: m1 20.0 20.0
[03/23 21:54:14    208s] Setting latch borrow mode to budget during optimization.
[03/23 21:54:14    208s] Info: Done creating the CCOpt slew target map.
[03/23 21:54:14    208s] **INFO: flowCheckPoint #2 OptimizationPass1
[03/23 21:54:14    208s] Glitch fixing enabled
[03/23 21:54:14    208s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:03:28.8/0:04:38.1 (0.8), mem = 3456.2M
[03/23 21:54:14    208s] Running CCOpt-PRO on entire clock network
[03/23 21:54:14    208s] Net route status summary:
[03/23 21:54:14    208s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:54:14    208s]   Non-clock:  2666 (unrouted=2, trialRouted=0, noStatus=0, routed=2664, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:54:14    208s] Clock tree cells fixed by user: 0 out of 24 (0%)
[03/23 21:54:14    208s] PRO...
[03/23 21:54:14    208s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 21:54:14    208s] Initializing clock structures...
[03/23 21:54:14    208s]   Creating own balancer
[03/23 21:54:14    208s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 21:54:14    208s]   Removing CTS place status from clock tree and sinks.
[03/23 21:54:14    208s]   Removed CTS place status from 24 clock cells (out of 26 ) and 0 clock sinks (out of 0 ).
[03/23 21:54:14    208s]   Initializing legalizer
[03/23 21:54:14    208s]   Using cell based legalization.
[03/23 21:54:14    208s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 21:54:14    208s] OPERPROF: Starting DPlace-Init at level 1, MEM:3456.2M, EPOCH TIME: 1679622854.569115
[03/23 21:54:14    208s] Processing tracks to init pin-track alignment.
[03/23 21:54:14    208s] z: 2, totalTracks: 1
[03/23 21:54:14    208s] z: 4, totalTracks: 1
[03/23 21:54:14    208s] z: 6, totalTracks: 1
[03/23 21:54:14    208s] z: 8, totalTracks: 1
[03/23 21:54:14    208s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:14    208s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3456.2M, EPOCH TIME: 1679622854.573689
[03/23 21:54:14    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:14    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:14    208s] 
[03/23 21:54:14    208s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:14    208s] 
[03/23 21:54:14    208s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:54:14    208s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.021, MEM:3488.2M, EPOCH TIME: 1679622854.594336
[03/23 21:54:14    208s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3488.2M, EPOCH TIME: 1679622854.594481
[03/23 21:54:14    208s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3488.2M, EPOCH TIME: 1679622854.596656
[03/23 21:54:14    208s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3488.2MB).
[03/23 21:54:14    208s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:3488.2M, EPOCH TIME: 1679622854.597413
[03/23 21:54:14    208s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:14    208s] (I)      Default pattern map key = PE_top_default.
[03/23 21:54:14    208s] (I)      Load db... (mem=3488.2M)
[03/23 21:54:14    208s] (I)      Read data from FE... (mem=3488.2M)
[03/23 21:54:14    208s] (I)      Number of ignored instance 0
[03/23 21:54:14    208s] (I)      Number of inbound cells 0
[03/23 21:54:14    208s] (I)      Number of opened ILM blockages 0
[03/23 21:54:14    208s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 21:54:14    208s] (I)      numMoveCells=1906, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 21:54:14    208s] (I)      cell height: 3600, count: 2622
[03/23 21:54:14    208s] (I)      Read rows... (mem=3488.2M)
[03/23 21:54:14    208s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 21:54:14    208s] (I)      rowRegion : (7000, 7000) - (293000, 392200)
[03/23 21:54:14    208s] (I)      coreBox   : (7000, 7000) - (293000, 393000)
[03/23 21:54:14    208s] (I)      Done Read rows (cpu=0.000s, mem=3488.2M)
[03/23 21:54:14    208s] (I)      Done Read data from FE (cpu=0.004s, mem=3488.2M)
[03/23 21:54:14    208s] (I)      Done Load db (cpu=0.004s, mem=3488.2M)
[03/23 21:54:14    208s] (I)      Constructing placeable region... (mem=3488.2M)
[03/23 21:54:14    208s] (I)      Constructing bin map
[03/23 21:54:14    208s] (I)      Initialize bin information with width=36000 height=36000
[03/23 21:54:14    208s] (I)      Done constructing bin map
[03/23 21:54:14    208s] (I)      Compute region effective width... (mem=3488.2M)
[03/23 21:54:14    208s] (I)      Done Compute region effective width (cpu=0.000s, mem=3488.2M)
[03/23 21:54:14    208s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3488.2M)
[03/23 21:54:14    208s]   Legalizer reserving space for clock trees
[03/23 21:54:14    208s]   Accumulated time to calculate placeable region: 0.0047
[03/23 21:54:14    208s]   Accumulated time to calculate placeable region: 0.00471
[03/23 21:54:14    208s]   Accumulated time to calculate placeable region: 0.00472
[03/23 21:54:14    208s]   Accumulated time to calculate placeable region: 0.00473
[03/23 21:54:14    208s]   Reconstructing clock tree datastructures, skew aware...
[03/23 21:54:14    208s]     Validating CTS configuration...
[03/23 21:54:14    208s]     Checking module port directions...
[03/23 21:54:14    208s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:14    208s]     Non-default CCOpt properties:
[03/23 21:54:14    208s]       Public non-default CCOpt properties:
[03/23 21:54:14    208s]         adjacent_rows_legal: true (default: false)
[03/23 21:54:14    208s]         cell_density is set for at least one object
[03/23 21:54:14    208s]         cell_halo_rows: 0 (default: 1)
[03/23 21:54:14    208s]         cell_halo_sites: 0 (default: 4)
[03/23 21:54:14    208s]         original_names is set for at least one object
[03/23 21:54:14    208s]         primary_delay_corner: worstDelay (default: )
[03/23 21:54:14    208s]         route_type is set for at least one object
[03/23 21:54:14    208s]         source_driver is set for at least one object
[03/23 21:54:14    208s]         target_insertion_delay is set for at least one object
[03/23 21:54:14    208s]         target_max_trans is set for at least one object
[03/23 21:54:14    208s]         target_max_trans_sdc is set for at least one object
[03/23 21:54:14    208s]         target_skew is set for at least one object
[03/23 21:54:14    208s]         target_skew_wire is set for at least one object
[03/23 21:54:14    208s]         use_inverters is set for at least one object
[03/23 21:54:14    208s]       Private non-default CCOpt properties:
[03/23 21:54:14    208s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 21:54:14    208s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 21:54:14    208s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 21:54:14    208s]         force_design_routing_status: 1 (default: auto)
[03/23 21:54:14    208s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 21:54:14    208s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 21:54:14    208s]         r2r_iterations: 5 (default: 1)
[03/23 21:54:14    208s]     Route type trimming info:
[03/23 21:54:14    208s]       No route type modifications were made.
[03/23 21:54:14    208s] End AAE Lib Interpolated Model. (MEM=3491.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:14    208s]     Accumulated time to calculate placeable region: 0.00477
[03/23 21:54:14    208s]     Accumulated time to calculate placeable region: 0.00479
[03/23 21:54:14    208s]     Accumulated time to calculate placeable region: 0.00488
[03/23 21:54:14    208s]     Accumulated time to calculate placeable region: 0.0049
[03/23 21:54:14    208s]     Accumulated time to calculate placeable region: 0.00492
[03/23 21:54:14    208s]     Accumulated time to calculate placeable region: 0.00493
[03/23 21:54:14    208s]     Accumulated time to calculate placeable region: 0.00495
[03/23 21:54:14    208s]     Accumulated time to calculate placeable region: 0.00531
[03/23 21:54:14    208s] (I)      Initializing Steiner engine. 
[03/23 21:54:14    208s] (I)      ================== Layers ==================
[03/23 21:54:14    208s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:54:14    208s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:54:14    208s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:54:14    208s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:54:14    208s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:54:14    208s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:54:14    208s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:54:14    208s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:54:14    208s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:54:14    208s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:54:14    208s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:54:14    208s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:54:14    208s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:54:14    208s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:54:14    208s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:54:14    208s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:54:14    208s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:54:14    208s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:54:14    208s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:54:14    208s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:54:14    208s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:54:14    208s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:54:14    208s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 21:54:14    208s]     Original list had 8 cells:
[03/23 21:54:14    208s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:54:14    208s]     Library trimming was not able to trim any cells:
[03/23 21:54:14    208s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:54:14    208s]     Accumulated time to calculate placeable region: 0.00565
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0149
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0248
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0383
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0568
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0569
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0575
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0575
[03/23 21:54:14    209s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 21:54:14    209s]     Original list had 9 cells:
[03/23 21:54:14    209s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 21:54:14    209s]     New trimmed list has 8 cells:
[03/23 21:54:14    209s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 21:54:14    209s]     Accumulated time to calculate placeable region: 0.0574
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0576
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0574
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0641
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0569
[03/23 21:54:14    209s]     Accumulated time to calculate placeable region: 0.0643
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0645
[03/23 21:54:14    209s]     Accumulated time to calculate placeable region: 0.0646
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0646
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0645
[03/23 21:54:14    209s]     Accumulated time to calculate placeable region: 0.0646
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0643
[03/23 21:54:14    209s] Accumulated time to calculate placeable region: 0.0645
[03/23 21:54:15    209s]     Clock tree balancer configuration for clock_tree clk:
[03/23 21:54:15    209s]     Non-default CCOpt properties:
[03/23 21:54:15    209s]       Public non-default CCOpt properties:
[03/23 21:54:15    209s]         cell_density: 1 (default: 0.75)
[03/23 21:54:15    209s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 21:54:15    209s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 21:54:15    209s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 21:54:15    209s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 21:54:15    209s]         use_inverters: true (default: auto)
[03/23 21:54:15    209s]       No private non-default CCOpt properties
[03/23 21:54:15    209s]     For power domain auto-default:
[03/23 21:54:15    209s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:54:15    209s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 21:54:15    209s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 21:54:15    209s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 21:54:15    209s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 110167.200um^2
[03/23 21:54:15    209s]     Top Routing info:
[03/23 21:54:15    209s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:54:15    209s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:54:15    209s]     Trunk Routing info:
[03/23 21:54:15    209s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:54:15    209s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:54:15    209s]     Leaf Routing info:
[03/23 21:54:15    209s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:54:15    209s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:54:15    209s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 21:54:15    209s]       Slew time target (leaf):    0.100ns
[03/23 21:54:15    209s]       Slew time target (trunk):   0.100ns
[03/23 21:54:15    209s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 21:54:15    209s]       Buffer unit delay: 0.084ns
[03/23 21:54:15    209s]       Buffer max distance: 540.378um
[03/23 21:54:15    209s]     Fastest wire driving cells and distances:
[03/23 21:54:15    209s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 21:54:15    209s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 21:54:15    209s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 21:54:15    209s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Logic Sizing Table:
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     ----------------------------------------------------------
[03/23 21:54:15    209s]     Cell    Instance count    Source    Eligible library cells
[03/23 21:54:15    209s]     ----------------------------------------------------------
[03/23 21:54:15    209s]       (empty table)
[03/23 21:54:15    209s]     ----------------------------------------------------------
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:54:15    209s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:15    209s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 21:54:15    209s]       Sources:                     pin clk
[03/23 21:54:15    209s]       Total number of sinks:       716
[03/23 21:54:15    209s]       Delay constrained sinks:     716
[03/23 21:54:15    209s]       Constrains:                  default
[03/23 21:54:15    209s]       Non-leaf sinks:              0
[03/23 21:54:15    209s]       Ignore pins:                 0
[03/23 21:54:15    209s]      Timing corner worstDelay:setup.late:
[03/23 21:54:15    209s]       Skew target:                 0.100ns
[03/23 21:54:15    209s]       Insertion delay target:      0.100ns
[03/23 21:54:15    209s]     Primary reporting skew groups are:
[03/23 21:54:15    209s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Clock DAG stats initial state:
[03/23 21:54:15    209s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:54:15    209s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:54:15    209s]       misc counts      : r=1, pp=0
[03/23 21:54:15    209s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:54:15    209s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:54:15    209s]     Clock DAG library cell distribution initial state {count}:
[03/23 21:54:15    209s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:54:15    209s]     Clock DAG hash initial state: 640119172271074971 6587251751180855098
[03/23 21:54:15    209s]     CTS services accumulated run-time stats initial state:
[03/23 21:54:15    209s]       delay calculator: calls=29137, total_wall_time=1.353s, mean_wall_time=0.046ms
[03/23 21:54:15    209s]       legalizer: calls=2406, total_wall_time=0.068s, mean_wall_time=0.028ms
[03/23 21:54:15    209s]       steiner router: calls=19952, total_wall_time=3.150s, mean_wall_time=0.158ms
[03/23 21:54:15    209s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:54:15    209s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     --------------------------------------------------------------------
[03/23 21:54:15    209s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:54:15    209s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:54:15    209s]     --------------------------------------------------------------------
[03/23 21:54:15    209s]     M1       N            H          0.317         0.288         0.091
[03/23 21:54:15    209s]     M2       Y            V          0.186         0.327         0.061
[03/23 21:54:15    209s]     M3       Y            H          0.186         0.328         0.061
[03/23 21:54:15    209s]     M4       Y            V          0.186         0.327         0.061
[03/23 21:54:15    209s]     M5       N            H          0.186         0.328         0.061
[03/23 21:54:15    209s]     M6       N            V          0.181         0.323         0.058
[03/23 21:54:15    209s]     MQ       N            H          0.075         0.283         0.021
[03/23 21:54:15    209s]     LM       N            V          0.068         0.289         0.020
[03/23 21:54:15    209s]     --------------------------------------------------------------------
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:54:15    209s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Layer information for route type default_route_type_leaf:
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     --------------------------------------------------------------------
[03/23 21:54:15    209s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:54:15    209s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:54:15    209s]     --------------------------------------------------------------------
[03/23 21:54:15    209s]     M1       N            H          0.317         0.213         0.068
[03/23 21:54:15    209s]     M2       N            V          0.186         0.267         0.050
[03/23 21:54:15    209s]     M3       Y            H          0.186         0.265         0.049
[03/23 21:54:15    209s]     M4       Y            V          0.186         0.265         0.049
[03/23 21:54:15    209s]     M5       N            H          0.186         0.263         0.049
[03/23 21:54:15    209s]     M6       N            V          0.181         0.254         0.046
[03/23 21:54:15    209s]     MQ       N            H          0.075         0.240         0.018
[03/23 21:54:15    209s]     LM       N            V          0.068         0.231         0.016
[03/23 21:54:15    209s]     --------------------------------------------------------------------
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:54:15    209s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Layer information for route type default_route_type_nonleaf:
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     --------------------------------------------------------------------
[03/23 21:54:15    209s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:54:15    209s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:54:15    209s]     --------------------------------------------------------------------
[03/23 21:54:15    209s]     M1       N            H          0.317         0.213         0.068
[03/23 21:54:15    209s]     M2       N            V          0.186         0.267         0.050
[03/23 21:54:15    209s]     M3       Y            H          0.186         0.265         0.049
[03/23 21:54:15    209s]     M4       Y            V          0.186         0.265         0.049
[03/23 21:54:15    209s]     M5       N            H          0.186         0.263         0.049
[03/23 21:54:15    209s]     M6       N            V          0.181         0.254         0.046
[03/23 21:54:15    209s]     MQ       N            H          0.075         0.240         0.018
[03/23 21:54:15    209s]     LM       N            V          0.068         0.231         0.016
[03/23 21:54:15    209s]     --------------------------------------------------------------------
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Via selection for estimated routes (rule default):
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     ------------------------------------------------------------
[03/23 21:54:15    209s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 21:54:15    209s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 21:54:15    209s]     ------------------------------------------------------------
[03/23 21:54:15    209s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 21:54:15    209s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 21:54:15    209s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 21:54:15    209s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 21:54:15    209s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 21:54:15    209s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 21:54:15    209s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 21:54:15    209s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 21:54:15    209s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 21:54:15    209s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 21:54:15    209s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 21:54:15    209s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 21:54:15    209s]     ------------------------------------------------------------
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 21:54:15    209s]     No ideal or dont_touch nets found in the clock tree
[03/23 21:54:15    209s]     No dont_touch hnets found in the clock tree
[03/23 21:54:15    209s]     No dont_touch hpins found in the clock network.
[03/23 21:54:15    209s]     Checking for illegal sizes of clock logic instances...
[03/23 21:54:15    209s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Filtering reasons for cell type: buffer
[03/23 21:54:15    209s]     =======================================
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    209s]     Clock trees    Power domain    Reason                         Library cells
[03/23 21:54:15    209s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    209s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 21:54:15    209s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Filtering reasons for cell type: inverter
[03/23 21:54:15    209s]     =========================================
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    209s]     Clock trees    Power domain    Reason                         Library cells
[03/23 21:54:15    209s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    209s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 21:54:15    209s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 21:54:15    209s]                                                                     INVXLTR }
[03/23 21:54:15    209s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 21:54:15    209s]     CCOpt configuration status: all checks passed.
[03/23 21:54:15    209s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 21:54:15    209s] Initializing clock structures done.
[03/23 21:54:15    209s] PRO...
[03/23 21:54:15    209s]   PRO active optimizations:
[03/23 21:54:15    209s]    - DRV fixing with sizing
[03/23 21:54:15    209s]   
[03/23 21:54:15    209s]   Detected clock skew data from CTS
[03/23 21:54:15    209s]   Clock DAG stats PRO initial state:
[03/23 21:54:15    209s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:54:15    209s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:54:15    209s]     misc counts      : r=1, pp=0
[03/23 21:54:15    209s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:54:15    209s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:54:15    209s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:54:15    209s]     wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.447pF, total=1.752pF
[03/23 21:54:15    209s]     wire lengths     : top=0.000um, trunk=1760.400um, leaf=7785.520um, total=9545.920um
[03/23 21:54:15    209s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:54:15    209s]   Clock DAG net violations PRO initial state:
[03/23 21:54:15    209s]     Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:54:15    209s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 21:54:15    209s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:15    209s]     Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:15    209s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 21:54:15    209s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:54:15    209s]   Clock DAG hash PRO initial state: 640119172271074971 6587251751180855098
[03/23 21:54:15    209s]   CTS services accumulated run-time stats PRO initial state:
[03/23 21:54:15    209s]     delay calculator: calls=29137, total_wall_time=1.353s, mean_wall_time=0.046ms
[03/23 21:54:15    209s]     legalizer: calls=2406, total_wall_time=0.068s, mean_wall_time=0.028ms
[03/23 21:54:15    209s]     steiner router: calls=19952, total_wall_time=3.150s, mean_wall_time=0.158ms
[03/23 21:54:15    209s]   Primary reporting skew groups PRO initial state:
[03/23 21:54:15    209s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:54:15    209s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:54:15    209s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:54:15    209s]   Skew group summary PRO initial state:
[03/23 21:54:15    209s]     skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312, avg=0.277, sd=0.020], skew [0.083 vs 0.100], 100% {0.229, 0.312} (wid=0.048 ws=0.035) (gid=0.268 gs=0.056)
[03/23 21:54:15    209s]   Recomputing CTS skew targets...
[03/23 21:54:15    209s]   Resolving skew group constraints...
[03/23 21:54:15    209s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 21:54:15    209s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.312ns.
[03/23 21:54:15    209s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     Slackened skew group targets:
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     ---------------------------------------------------------------------
[03/23 21:54:15    209s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 21:54:15    209s]                              Target     Target       Target     Target
[03/23 21:54:15    209s]                              Max ID     Max ID       Skew       Skew
[03/23 21:54:15    209s]     ---------------------------------------------------------------------
[03/23 21:54:15    209s]     clk/typConstraintMode     0.150       0.312         -           -
[03/23 21:54:15    209s]     ---------------------------------------------------------------------
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]     
[03/23 21:54:15    209s]   Resolving skew group constraints done.
[03/23 21:54:15    209s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:54:15    209s]   PRO Fixing DRVs...
[03/23 21:54:15    209s]     Clock DAG hash before 'PRO Fixing DRVs': 640119172271074971 6587251751180855098
[03/23 21:54:15    209s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 21:54:15    209s]       delay calculator: calls=29177, total_wall_time=1.354s, mean_wall_time=0.046ms
[03/23 21:54:15    209s]       legalizer: calls=2406, total_wall_time=0.068s, mean_wall_time=0.028ms
[03/23 21:54:15    209s]       steiner router: calls=19992, total_wall_time=3.150s, mean_wall_time=0.158ms
[03/23 21:54:15    209s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:54:15    210s]     CCOpt-PRO: considered: 25, tested: 25, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
[03/23 21:54:15    210s]     
[03/23 21:54:15    210s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 21:54:15    210s]     =======================================
[03/23 21:54:15    210s]     
[03/23 21:54:15    210s]     Cell changes by Net Type:
[03/23 21:54:15    210s]     
[03/23 21:54:15    210s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    210s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 21:54:15    210s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    210s]     top                0                    0           0            0                    0                  0
[03/23 21:54:15    210s]     trunk              2 [20.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 21:54:15    210s]     leaf               8 [80.0%]            0           0            0                    0 (0.0%)           8 (100.0%)
[03/23 21:54:15    210s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    210s]     Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[03/23 21:54:15    210s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    210s]     
[03/23 21:54:15    210s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
[03/23 21:54:15    210s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 21:54:15    210s]     
[03/23 21:54:15    210s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 21:54:15    210s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:54:15    210s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:54:15    210s]       misc counts      : r=1, pp=0
[03/23 21:54:15    210s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:54:15    210s]       cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:54:15    210s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:54:15    210s]       wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.447pF, total=1.752pF
[03/23 21:54:15    210s]       wire lengths     : top=0.000um, trunk=1760.400um, leaf=7785.520um, total=9545.920um
[03/23 21:54:15    210s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:54:15    210s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 21:54:15    210s]       Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.011ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:54:15    210s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 21:54:15    210s]       Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:15    210s]       Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:15    210s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 21:54:15    210s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:54:15    210s]     Clock DAG hash after 'PRO Fixing DRVs': 640119172271074971 6587251751180855098
[03/23 21:54:15    210s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 21:54:15    210s]       delay calculator: calls=29539, total_wall_time=1.378s, mean_wall_time=0.047ms
[03/23 21:54:15    210s]       legalizer: calls=2448, total_wall_time=0.069s, mean_wall_time=0.028ms
[03/23 21:54:15    210s]       steiner router: calls=20152, total_wall_time=3.151s, mean_wall_time=0.156ms
[03/23 21:54:15    210s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 21:54:15    210s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:54:15    210s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:54:15    210s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:54:15    210s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 21:54:15    210s]       skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312], skew [0.083 vs 0.100]
[03/23 21:54:15    210s]     Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:54:15    210s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:54:15    210s]   
[03/23 21:54:15    210s]   Slew Diagnostics: After DRV fixing
[03/23 21:54:15    210s]   ==================================
[03/23 21:54:15    210s]   
[03/23 21:54:15    210s]   Global Causes:
[03/23 21:54:15    210s]   
[03/23 21:54:15    210s]   -------------------------------------
[03/23 21:54:15    210s]   Cause
[03/23 21:54:15    210s]   -------------------------------------
[03/23 21:54:15    210s]   DRV fixing with buffering is disabled
[03/23 21:54:15    210s]   -------------------------------------
[03/23 21:54:15    210s]   
[03/23 21:54:15    210s]   Top 5 overslews:
[03/23 21:54:15    210s]   
[03/23 21:54:15    210s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    210s]   Overslew    Causes                                        Driving Pin
[03/23 21:54:15    210s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    210s]   0.023ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:54:15    210s]   0.023ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00018/Y
[03/23 21:54:15    210s]   0.017ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/23 21:54:15    210s]   0.011ns     Inst already optimally sized (CLKINVX16TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 21:54:15    210s]   0.007ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/Y
[03/23 21:54:15    210s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:54:15    210s]   
[03/23 21:54:15    210s]   Slew diagnostics counts from the 10 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 21:54:15    210s]   
[03/23 21:54:15    210s]   ------------------------------------------
[03/23 21:54:15    210s]   Cause                           Occurences
[03/23 21:54:15    210s]   ------------------------------------------
[03/23 21:54:15    210s]   Inst already optimally sized        10
[03/23 21:54:15    210s]   ------------------------------------------
[03/23 21:54:15    210s]   
[03/23 21:54:15    210s]   Violation diagnostics counts from the 10 nodes that have violations:
[03/23 21:54:15    210s]   
[03/23 21:54:15    210s]   ------------------------------------------
[03/23 21:54:15    210s]   Cause                           Occurences
[03/23 21:54:15    210s]   ------------------------------------------
[03/23 21:54:15    210s]   Inst already optimally sized        10
[03/23 21:54:15    210s]   ------------------------------------------
[03/23 21:54:15    210s]   
[03/23 21:54:15    210s]   Reconnecting optimized routes...
[03/23 21:54:15    210s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:15    210s]   Set dirty flag on 0 instances, 0 nets
[03/23 21:54:15    210s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:54:15    210s] End AAE Lib Interpolated Model. (MEM=3805.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:15    210s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:54:15    210s]   Clock DAG stats PRO final:
[03/23 21:54:15    210s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:54:15    210s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:54:15    210s]     misc counts      : r=1, pp=0
[03/23 21:54:15    210s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:54:15    210s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:54:15    210s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:54:15    210s]     wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.447pF, total=1.752pF
[03/23 21:54:15    210s]     wire lengths     : top=0.000um, trunk=1760.400um, leaf=7785.520um, total=9545.920um
[03/23 21:54:15    210s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:54:15    210s]   Clock DAG net violations PRO final:
[03/23 21:54:15    210s]     Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:54:15    210s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 21:54:15    210s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:15    210s]     Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:15    210s]   Clock DAG library cell distribution PRO final {count}:
[03/23 21:54:15    210s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:54:15    210s]   Clock DAG hash PRO final: 640119172271074971 6587251751180855098
[03/23 21:54:15    210s]   CTS services accumulated run-time stats PRO final:
[03/23 21:54:15    210s]     delay calculator: calls=29564, total_wall_time=1.381s, mean_wall_time=0.047ms
[03/23 21:54:15    210s]     legalizer: calls=2448, total_wall_time=0.069s, mean_wall_time=0.028ms
[03/23 21:54:15    210s]     steiner router: calls=20152, total_wall_time=3.151s, mean_wall_time=0.156ms
[03/23 21:54:15    210s]   Primary reporting skew groups PRO final:
[03/23 21:54:15    210s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:54:15    210s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:54:15    210s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:54:15    210s]   Skew group summary PRO final:
[03/23 21:54:15    210s]     skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312, avg=0.277, sd=0.020], skew [0.083 vs 0.100], 100% {0.229, 0.312} (wid=0.048 ws=0.035) (gid=0.268 gs=0.056)
[03/23 21:54:15    210s] PRO done.
[03/23 21:54:15    210s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 21:54:15    210s] numClockCells = 26, numClockCellsFixed = 0, numClockCellsRestored = 24, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 21:54:15    210s] Net route status summary:
[03/23 21:54:15    210s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:54:15    210s]   Non-clock:  2666 (unrouted=2, trialRouted=0, noStatus=0, routed=2664, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:54:15    210s] Updating delays...
[03/23 21:54:15    210s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:15    210s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:15    210s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:15    210s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:15    210s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:15    210s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:15    210s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:15    210s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:15    210s] Dumping Information for Job ...
[03/23 21:54:15    210s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 21:54:15    210s] Updating delays done.
[03/23 21:54:15    210s] PRO done. (took cpu=0:00:01.6 real=0:00:01.3)
[03/23 21:54:15    210s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:54:15    210s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4340.2M, EPOCH TIME: 1679622855.875869
[03/23 21:54:15    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 21:54:15    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:15    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:15    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:15    210s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.017, REAL:0.012, MEM:3858.9M, EPOCH TIME: 1679622855.888227
[03/23 21:54:15    210s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:15    210s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:01.6/0:00:01.3 (1.2), totSession cpu/real = 0:03:30.4/0:04:39.4 (0.8), mem = 3850.9M
[03/23 21:54:15    210s] 
[03/23 21:54:15    210s] =============================================================================================
[03/23 21:54:15    210s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   21.14-s109_1
[03/23 21:54:15    210s] =============================================================================================
[03/23 21:54:15    210s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:15    210s] ---------------------------------------------------------------------------------------------
[03/23 21:54:15    210s] [ OptimizationStep       ]      1   0:00:01.3  (  98.2 % )     0:00:01.3 /  0:00:01.6    1.2
[03/23 21:54:15    210s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    2.2
[03/23 21:54:15    210s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    2.7
[03/23 21:54:15    210s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:15    210s] ---------------------------------------------------------------------------------------------
[03/23 21:54:15    210s]  ClockDrv #1 TOTAL                  0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.6    1.2
[03/23 21:54:15    210s] ---------------------------------------------------------------------------------------------
[03/23 21:54:15    210s] 
[03/23 21:54:15    210s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:54:15    210s] **INFO: Start fixing DRV (Mem = 3552.68M) ...
[03/23 21:54:15    210s] Begin: GigaOpt DRV Optimization
[03/23 21:54:15    210s] Glitch fixing enabled
[03/23 21:54:15    210s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 21:54:15    210s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:03:30.6/0:04:39.5 (0.8), mem = 3552.7M
[03/23 21:54:15    210s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:54:15    210s] End AAE Lib Interpolated Model. (MEM=3552.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:15    210s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.24
[03/23 21:54:15    210s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:54:15    210s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=3552.7M
[03/23 21:54:15    210s] OPERPROF: Starting DPlace-Init at level 1, MEM:3552.7M, EPOCH TIME: 1679622855.974331
[03/23 21:54:15    210s] Processing tracks to init pin-track alignment.
[03/23 21:54:15    210s] z: 2, totalTracks: 1
[03/23 21:54:15    210s] z: 4, totalTracks: 1
[03/23 21:54:15    210s] z: 6, totalTracks: 1
[03/23 21:54:15    210s] z: 8, totalTracks: 1
[03/23 21:54:15    210s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:15    210s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3552.7M, EPOCH TIME: 1679622855.977870
[03/23 21:54:15    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:15    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:15    210s] 
[03/23 21:54:15    210s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:16    210s] 
[03/23 21:54:16    210s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:54:16    210s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.023, MEM:3521.7M, EPOCH TIME: 1679622856.001190
[03/23 21:54:16    210s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3521.7M, EPOCH TIME: 1679622856.001311
[03/23 21:54:16    210s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3521.7M, EPOCH TIME: 1679622856.004383
[03/23 21:54:16    210s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3521.7MB).
[03/23 21:54:16    210s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.031, MEM:3521.7M, EPOCH TIME: 1679622856.005243
[03/23 21:54:16    210s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:54:16    210s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:31 mem=3521.7M
[03/23 21:54:16    210s] #optDebug: Start CG creation (mem=3521.7M)
[03/23 21:54:16    210s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 21:54:16    210s] (cpu=0:00:00.1, mem=3596.7M)
[03/23 21:54:16    210s]  ...processing cgPrt (cpu=0:00:00.1, mem=3596.7M)
[03/23 21:54:16    210s]  ...processing cgEgp (cpu=0:00:00.1, mem=3596.7M)
[03/23 21:54:16    210s]  ...processing cgPbk (cpu=0:00:00.1, mem=3596.7M)
[03/23 21:54:16    210s]  ...processing cgNrb(cpu=0:00:00.1, mem=3596.7M)
[03/23 21:54:16    210s]  ...processing cgObs (cpu=0:00:00.1, mem=3596.7M)
[03/23 21:54:16    210s]  ...processing cgCon (cpu=0:00:00.1, mem=3596.7M)
[03/23 21:54:16    210s]  ...processing cgPdm (cpu=0:00:00.1, mem=3596.7M)
[03/23 21:54:16    210s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3596.7M)
[03/23 21:54:16    210s] ### Creating RouteCongInterface, started
[03/23 21:54:16    210s] {MMLU 0 25 2689}
[03/23 21:54:16    210s] ### Creating LA Mngr. totSessionCpu=0:03:31 mem=3596.7M
[03/23 21:54:16    210s] ### Creating LA Mngr, finished. totSessionCpu=0:03:31 mem=3596.7M
[03/23 21:54:16    210s] ### Creating RouteCongInterface, finished
[03/23 21:54:16    210s] 
[03/23 21:54:16    210s] Creating Lib Analyzer ...
[03/23 21:54:16    210s] 
[03/23 21:54:16    210s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:16    210s] Summary for sequential cells identification: 
[03/23 21:54:16    210s]   Identified SBFF number: 112
[03/23 21:54:16    210s]   Identified MBFF number: 0
[03/23 21:54:16    210s]   Identified SB Latch number: 0
[03/23 21:54:16    210s]   Identified MB Latch number: 0
[03/23 21:54:16    210s]   Not identified SBFF number: 8
[03/23 21:54:16    210s]   Not identified MBFF number: 0
[03/23 21:54:16    210s]   Not identified SB Latch number: 0
[03/23 21:54:16    210s]   Not identified MB Latch number: 0
[03/23 21:54:16    210s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:16    210s]  Visiting view : setupAnalysis
[03/23 21:54:16    210s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:16    210s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:16    210s]  Visiting view : holdAnalysis
[03/23 21:54:16    210s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:16    210s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:16    210s] TLC MultiMap info (StdDelay):
[03/23 21:54:16    210s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:16    210s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:16    210s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:16    210s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:16    210s]  Setting StdDelay to: 22.7ps
[03/23 21:54:16    210s] 
[03/23 21:54:16    210s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:16    210s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:16    210s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:16    210s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:16    210s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:54:16    210s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:16    210s] 
[03/23 21:54:16    210s] {RT rc-typ 0 4 4 0}
[03/23 21:54:16    211s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:31 mem=3596.7M
[03/23 21:54:16    211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:31 mem=3596.7M
[03/23 21:54:16    211s] Creating Lib Analyzer, finished. 
[03/23 21:54:17    211s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 21:54:17    211s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 21:54:17    211s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 21:54:17    211s] [GPS-DRV] maxDensity (design): 0.95
[03/23 21:54:17    211s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 21:54:17    211s] [GPS-DRV] MaintainWNS: 1
[03/23 21:54:17    211s] [GPS-DRV] All active and enabled setup views
[03/23 21:54:17    211s] [GPS-DRV]     setupAnalysis
[03/23 21:54:17    211s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:54:17    211s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:54:17    211s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 21:54:17    211s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 21:54:17    211s] [GPS-DRV] timing-driven DRV settings
[03/23 21:54:17    211s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 21:54:17    211s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3839.0M, EPOCH TIME: 1679622857.076765
[03/23 21:54:17    211s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3839.0M, EPOCH TIME: 1679622857.076886
[03/23 21:54:17    211s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:54:17    211s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:54:17    211s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:54:17    211s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 21:54:17    211s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:54:17    211s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 21:54:17    211s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:54:17    211s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:54:17    211s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:54:17    211s] Info: violation cost 0.805960 (cap = 0.008272, tran = 0.797688, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:54:17    211s] |     1|     6|    -0.12|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -0.19|    -1.87|       0|       0|       0| 31.50%|          |         |
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U92, Cell type : CLKINVX2TR, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U91, Cell type : AOI22X1TR, Arc : A1^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U187, Cell type : AOI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U183, Cell type : AOI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U178, Cell type : AOI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U64, Cell type : OAI21X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U57, Cell type : INVX1TR, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 1.9771 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U123, Cell type : AOI32X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.9771 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U99, Cell type : OAI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 1.9771 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U201, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.9771 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U202, Cell type : OAI21X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.9771 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    211s] Dumping Information for Job 0 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U57, Cell type : INVX1TR, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 1.9771 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U123, Cell type : AOI32X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.9771 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U99, Cell type : OAI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 1.9771 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U201, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.9771 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U202, Cell type : OAI21X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.9771 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 21:54:17    211s] Dumping Information for Job 1 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U92, Cell type : CLKINVX2TR, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U91, Cell type : AOI22X1TR, Arc : A1^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U187, Cell type : AOI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U183, Cell type : AOI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U178, Cell type : AOI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U64, Cell type : OAI21X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.2617 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 21:54:17    212s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_rdb_addr__0_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:17    212s] Dumping Information for Job ...
[03/23 21:54:17    212s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_rdb_addr__0_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 21:54:17    212s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:54:17    212s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:54:17    212s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:54:17    212s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.06|    -0.49|       0|       0|       2| 31.52%| 0:00:00.0|  4026.6M|
[03/23 21:54:17    212s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:54:17    212s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:54:17    212s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:54:17    212s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.06|    -0.49|       0|       0|       0| 31.52%| 0:00:00.0|  4026.6M|
[03/23 21:54:17    212s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:54:17    212s] 
[03/23 21:54:17    212s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4026.6M) ***
[03/23 21:54:17    212s] 
[03/23 21:54:17    212s] Begin: glitch net info
[03/23 21:54:17    212s] glitch slack range: number of glitch nets
[03/23 21:54:17    212s] glitch slack < -0.32 : 0
[03/23 21:54:17    212s] -0.32 < glitch slack < -0.28 : 0
[03/23 21:54:17    212s] -0.28 < glitch slack < -0.24 : 0
[03/23 21:54:17    212s] -0.24 < glitch slack < -0.2 : 0
[03/23 21:54:17    212s] -0.2 < glitch slack < -0.16 : 0
[03/23 21:54:17    212s] -0.16 < glitch slack < -0.12 : 0
[03/23 21:54:17    212s] -0.12 < glitch slack < -0.08 : 0
[03/23 21:54:17    212s] -0.08 < glitch slack < -0.04 : 0
[03/23 21:54:17    212s] -0.04 < glitch slack : 0
[03/23 21:54:17    212s] End: glitch net info
[03/23 21:54:17    212s] Total-nets :: 2689, Stn-nets :: 0, ratio :: 0 %, Total-len 87101, Stn-len 0
[03/23 21:54:17    212s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3862.3M, EPOCH TIME: 1679622857.341025
[03/23 21:54:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:54:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.012, MEM:3584.0M, EPOCH TIME: 1679622857.353333
[03/23 21:54:17    212s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:54:17    212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.24
[03/23 21:54:17    212s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.5/0:00:01.4 (1.1), totSession cpu/real = 0:03:32.1/0:04:40.9 (0.8), mem = 3584.0M
[03/23 21:54:17    212s] 
[03/23 21:54:17    212s] =============================================================================================
[03/23 21:54:17    212s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 21:54:17    212s] =============================================================================================
[03/23 21:54:17    212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:17    212s] ---------------------------------------------------------------------------------------------
[03/23 21:54:17    212s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:54:17    212s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:17    212s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  52.7 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 21:54:17    212s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:17    212s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 21:54:17    212s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:17    212s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:17    212s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:54:17    212s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 21:54:17    212s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.8
[03/23 21:54:17    212s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:17    212s] [ OptEval                ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 21:54:17    212s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:17    212s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.8
[03/23 21:54:17    212s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 21:54:17    212s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 21:54:17    212s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    2.9
[03/23 21:54:17    212s] [ DrvComputeSummary      ]      3   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:54:17    212s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:17    212s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.3
[03/23 21:54:17    212s] [ MISC                   ]          0:00:00.3  (  18.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 21:54:17    212s] ---------------------------------------------------------------------------------------------
[03/23 21:54:17    212s]  DrvOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.5    1.1
[03/23 21:54:17    212s] ---------------------------------------------------------------------------------------------
[03/23 21:54:17    212s] 
[03/23 21:54:17    212s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 21:54:17    212s] End: GigaOpt DRV Optimization
[03/23 21:54:17    212s] **optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2595.4M, totSessionCpu=0:03:32 **
[03/23 21:54:17    212s] *info:
[03/23 21:54:17    212s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3584.03M).
[03/23 21:54:17    212s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3584.0M, EPOCH TIME: 1679622857.362049
[03/23 21:54:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] 
[03/23 21:54:17    212s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:17    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:3584.8M, EPOCH TIME: 1679622857.388142
[03/23 21:54:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=3584.0M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.064  | -0.064  |  0.026  |
|           TNS (ns):| -0.489  | -0.489  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3773.2M, EPOCH TIME: 1679622857.482284
[03/23 21:54:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] 
[03/23 21:54:17    212s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:17    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:3774.7M, EPOCH TIME: 1679622857.506769
[03/23 21:54:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] Density: 31.517%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2595.1M, totSessionCpu=0:03:32 **
[03/23 21:54:17    212s]   DRV Snapshot: (REF)
[03/23 21:54:17    212s]          Tran DRV: 0 (0)
[03/23 21:54:17    212s]           Cap DRV: 0 (0)
[03/23 21:54:17    212s]        Fanout DRV: 0 (17)
[03/23 21:54:17    212s]            Glitch: 0 (0)
[03/23 21:54:17    212s] *** Timing NOT met, worst failing slack is -0.064
[03/23 21:54:17    212s] *** Check timing (0:00:00.0)
[03/23 21:54:17    212s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:54:17    212s] Deleting Lib Analyzer.
[03/23 21:54:17    212s] Begin: GigaOpt Optimization in WNS mode
[03/23 21:54:17    212s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/23 21:54:17    212s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:54:17    212s] End AAE Lib Interpolated Model. (MEM=3717.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:17    212s] *** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:03:32.4/0:04:41.1 (0.8), mem = 3717.7M
[03/23 21:54:17    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.25
[03/23 21:54:17    212s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:54:17    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=3717.7M
[03/23 21:54:17    212s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:54:17    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:3717.7M, EPOCH TIME: 1679622857.552725
[03/23 21:54:17    212s] Processing tracks to init pin-track alignment.
[03/23 21:54:17    212s] z: 2, totalTracks: 1
[03/23 21:54:17    212s] z: 4, totalTracks: 1
[03/23 21:54:17    212s] z: 6, totalTracks: 1
[03/23 21:54:17    212s] z: 8, totalTracks: 1
[03/23 21:54:17    212s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:17    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3717.7M, EPOCH TIME: 1679622857.557598
[03/23 21:54:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:17    212s] 
[03/23 21:54:17    212s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:17    212s] 
[03/23 21:54:17    212s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:54:17    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:3719.2M, EPOCH TIME: 1679622857.580419
[03/23 21:54:17    212s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3719.2M, EPOCH TIME: 1679622857.580554
[03/23 21:54:17    212s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3719.2M, EPOCH TIME: 1679622857.584144
[03/23 21:54:17    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3719.2MB).
[03/23 21:54:17    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.032, MEM:3719.2M, EPOCH TIME: 1679622857.585019
[03/23 21:54:17    212s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:54:17    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=3719.2M
[03/23 21:54:17    212s] ### Creating RouteCongInterface, started
[03/23 21:54:17    212s] ### Creating RouteCongInterface, finished
[03/23 21:54:17    212s] 
[03/23 21:54:17    212s] Creating Lib Analyzer ...
[03/23 21:54:17    212s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:17    212s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:17    212s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:17    212s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:54:17    212s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:17    212s] 
[03/23 21:54:17    212s] {RT rc-typ 0 4 4 0}
[03/23 21:54:18    213s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:33 mem=3719.2M
[03/23 21:54:18    213s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:33 mem=3719.2M
[03/23 21:54:18    213s] Creating Lib Analyzer, finished. 
[03/23 21:54:18    213s] *info: 25 clock nets excluded
[03/23 21:54:18    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.219604.3
[03/23 21:54:18    213s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 21:54:18    213s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:54:18    213s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:54:18    213s] ** GigaOpt Optimizer WNS Slack -0.065 TNS Slack -0.489 Density 31.52
[03/23 21:54:18    213s] Optimizer WNS Pass 0
[03/23 21:54:18    213s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.026| 0.000|
|reg2reg   |-0.065|-0.489|
|HEPG      |-0.065|-0.489|
|All Paths |-0.065|-0.489|
+----------+------+------+

[03/23 21:54:18    213s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3879.0M, EPOCH TIME: 1679622858.788356
[03/23 21:54:18    213s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3879.0M, EPOCH TIME: 1679622858.788497
[03/23 21:54:18    213s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 21:54:18    213s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 21:54:18    213s] Active Path Group: reg2reg  
[03/23 21:54:18    213s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:54:18    213s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:54:18    213s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:54:18    213s] |  -0.065|   -0.065|  -0.489|   -0.489|   31.52%|   0:00:00.0| 3879.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 21:54:18    213s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 21:54:18    214s] |   0.033|    0.026|   0.000|    0.000|   31.53%|   0:00:00.0| 4038.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 21:54:18    214s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 21:54:19    214s] |   0.041|    0.026|   0.000|    0.000|   31.54%|   0:00:01.0| 4063.2M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 21:54:19    214s] |   0.050|    0.026|   0.000|    0.000|   31.55%|   0:00:00.0| 4063.2M|           NA|       NA| NA                                                 |
[03/23 21:54:19    214s] |   0.050|    0.026|   0.000|    0.000|   31.55%|   0:00:00.0| 4063.2M|setupAnalysis|       NA| NA                                                 |
[03/23 21:54:19    214s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:54:19    214s] 
[03/23 21:54:19    214s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=4063.2M) ***
[03/23 21:54:19    214s] Active Path Group: default 
[03/23 21:54:19    214s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:54:19    214s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:54:19    214s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:54:19    214s] |   0.026|    0.026|   0.000|    0.000|   31.55%|   0:00:00.0| 4063.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 21:54:19    214s] |        |         |        |         |         |            |        |             |         | _r_REG552_S1/D                                     |
[03/23 21:54:19    214s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 21:54:19    214s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 21:54:19    214s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:54:19    214s] |   0.030|    0.030|   0.000|    0.000|   31.55%|   0:00:00.0| 4072.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 21:54:19    214s] |        |         |        |         |         |            |        |             |         | _r_REG670_S2/D                                     |
[03/23 21:54:19    214s] |   0.045|    0.045|   0.000|    0.000|   31.57%|   0:00:00.0| 4080.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 21:54:19    214s] |        |         |        |         |         |            |        |             |         | _r_REG183_S1/D                                     |
[03/23 21:54:19    214s] |   0.050|    0.051|   0.000|    0.000|   31.57%|   0:00:00.0| 4089.2M|           NA|       NA| NA                                                 |
[03/23 21:54:19    214s] |   0.050|    0.051|   0.000|    0.000|   31.57%|   0:00:00.0| 4089.2M|setupAnalysis|       NA| NA                                                 |
[03/23 21:54:19    214s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:54:19    214s] 
[03/23 21:54:19    214s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=4089.2M) ***
[03/23 21:54:19    214s] 
[03/23 21:54:19    214s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=4089.2M) ***
[03/23 21:54:19    214s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.051|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

[03/23 21:54:19    214s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 31.57
[03/23 21:54:19    214s] Update Timing Windows (Threshold 0.023) ...
[03/23 21:54:19    214s] Re Calculate Delays on 16 Nets
[03/23 21:54:19    214s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.051|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

[03/23 21:54:19    214s] 
[03/23 21:54:19    214s] *** Finish Post Route Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=4089.2M) ***
[03/23 21:54:19    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.219604.3
[03/23 21:54:19    214s] Total-nets :: 2689, Stn-nets :: 0, ratio :: 0 %, Total-len 87101, Stn-len 0
[03/23 21:54:19    214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3927.9M, EPOCH TIME: 1679622859.353467
[03/23 21:54:19    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:54:19    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:19    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:19    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:19    214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.014, MEM:3635.7M, EPOCH TIME: 1679622859.367267
[03/23 21:54:19    214s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:54:19    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.25
[03/23 21:54:19    214s] *** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:02.6/0:00:01.8 (1.4), totSession cpu/real = 0:03:35.0/0:04:42.9 (0.8), mem = 3635.7M
[03/23 21:54:19    214s] 
[03/23 21:54:19    214s] =============================================================================================
[03/23 21:54:19    214s]  Step TAT Report : WnsOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 21:54:19    214s] =============================================================================================
[03/23 21:54:19    214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:19    214s] ---------------------------------------------------------------------------------------------
[03/23 21:54:19    214s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:19    214s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  38.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:54:19    214s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:19    214s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:54:19    214s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:19    214s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:54:19    214s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:19    214s] [ TransformInit          ]      1   0:00:00.4  (  22.9 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 21:54:19    214s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 21:54:19    214s] [ OptimizationStep       ]      2   0:00:00.1  (   2.9 % )     0:00:00.4 /  0:00:01.1    2.4
[03/23 21:54:19    214s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.3 % )     0:00:00.4 /  0:00:01.0    2.6
[03/23 21:54:19    214s] [ OptGetWeight           ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:19    214s] [ OptEval                ]      6   0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.6    3.2
[03/23 21:54:19    214s] [ OptCommit              ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 21:54:19    214s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.2    2.7
[03/23 21:54:19    214s] [ IncrDelayCalc          ]     34   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.2    3.3
[03/23 21:54:19    214s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 21:54:19    214s] [ SetupOptGetWorkingSet  ]     18   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 21:54:19    214s] [ SetupOptGetActiveNode  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:19    214s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:19    214s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 21:54:19    214s] [ MISC                   ]          0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.3    1.9
[03/23 21:54:19    214s] ---------------------------------------------------------------------------------------------
[03/23 21:54:19    214s]  WnsOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:02.6    1.4
[03/23 21:54:19    214s] ---------------------------------------------------------------------------------------------
[03/23 21:54:19    214s] 
[03/23 21:54:19    214s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 21:54:19    214s] End: GigaOpt Optimization in WNS mode
[03/23 21:54:19    214s] Skipping post route harden opt
[03/23 21:54:19    214s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:54:19    214s] Deleting Lib Analyzer.
[03/23 21:54:19    215s] GigaOpt: target slack met, skip TNS optimization
[03/23 21:54:19    215s]   Timing Snapshot: (REF)
[03/23 21:54:19    215s]      Weighted WNS: 0.000
[03/23 21:54:19    215s]       All  PG WNS: 0.000
[03/23 21:54:19    215s]       High PG WNS: 0.000
[03/23 21:54:19    215s]       All  PG TNS: 0.000
[03/23 21:54:19    215s]       High PG TNS: 0.000
[03/23 21:54:19    215s]       Low  PG TNS: 0.000
[03/23 21:54:19    215s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/23 21:54:19    215s] 
[03/23 21:54:19    215s] 
[03/23 21:54:19    215s] Creating Lib Analyzer ...
[03/23 21:54:19    215s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:19    215s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:19    215s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:19    215s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:54:19    215s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:19    215s] 
[03/23 21:54:19    215s] {RT rc-typ 0 4 4 0}
[03/23 21:54:20    215s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:36 mem=3638.4M
[03/23 21:54:20    215s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:36 mem=3638.4M
[03/23 21:54:20    215s] Creating Lib Analyzer, finished. 
[03/23 21:54:20    215s] **INFO: flowCheckPoint #3 OptimizationPreEco
[03/23 21:54:20    215s] Running postRoute recovery in preEcoRoute mode
[03/23 21:54:20    215s] **optDesign ... cpu = 0:00:14, real = 0:00:11, mem = 2620.8M, totSessionCpu=0:03:36 **
[03/23 21:54:20    215s]   DRV Snapshot: (TGT)
[03/23 21:54:20    215s]          Tran DRV: 0 (0)
[03/23 21:54:20    215s]           Cap DRV: 0 (0)
[03/23 21:54:20    215s]        Fanout DRV: 0 (17)
[03/23 21:54:20    215s]            Glitch: 0 (0)
[03/23 21:54:20    215s] Checking DRV degradation...
[03/23 21:54:20    215s] 
[03/23 21:54:20    215s] Recovery Manager:
[03/23 21:54:20    215s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:20    215s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:20    215s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:20    215s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:20    215s] 
[03/23 21:54:20    215s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 21:54:20    215s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3637.50M, totSessionCpu=0:03:36).
[03/23 21:54:20    215s] **optDesign ... cpu = 0:00:14, real = 0:00:11, mem = 2620.9M, totSessionCpu=0:03:36 **
[03/23 21:54:20    215s] 
[03/23 21:54:20    215s]   DRV Snapshot: (REF)
[03/23 21:54:20    215s]          Tran DRV: 0 (0)
[03/23 21:54:20    215s]           Cap DRV: 0 (0)
[03/23 21:54:20    215s]        Fanout DRV: 0 (17)
[03/23 21:54:20    215s]            Glitch: 0 (0)
[03/23 21:54:20    215s] Skipping post route harden opt
[03/23 21:54:20    215s] Running refinePlace -preserveRouting true -hardFence false
[03/23 21:54:20    215s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3771.0M, EPOCH TIME: 1679622860.200473
[03/23 21:54:20    215s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3771.0M, EPOCH TIME: 1679622860.200579
[03/23 21:54:20    215s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3771.0M, EPOCH TIME: 1679622860.200676
[03/23 21:54:20    215s] Processing tracks to init pin-track alignment.
[03/23 21:54:20    215s] z: 2, totalTracks: 1
[03/23 21:54:20    215s] z: 4, totalTracks: 1
[03/23 21:54:20    215s] z: 6, totalTracks: 1
[03/23 21:54:20    215s] z: 8, totalTracks: 1
[03/23 21:54:20    215s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:20    215s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3771.0M, EPOCH TIME: 1679622860.204234
[03/23 21:54:20    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    215s] 
[03/23 21:54:20    215s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:20    215s] 
[03/23 21:54:20    215s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:54:20    215s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.019, REAL:0.016, MEM:3772.5M, EPOCH TIME: 1679622860.220688
[03/23 21:54:20    215s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3772.5M, EPOCH TIME: 1679622860.220811
[03/23 21:54:20    215s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.003, MEM:3772.5M, EPOCH TIME: 1679622860.223979
[03/23 21:54:20    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3772.5MB).
[03/23 21:54:20    215s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.028, REAL:0.024, MEM:3772.5M, EPOCH TIME: 1679622860.224724
[03/23 21:54:20    215s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.028, REAL:0.024, MEM:3772.5M, EPOCH TIME: 1679622860.224782
[03/23 21:54:20    215s] TDRefine: refinePlace mode is spiral
[03/23 21:54:20    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.16
[03/23 21:54:20    215s] OPERPROF:   Starting RefinePlace at level 2, MEM:3772.5M, EPOCH TIME: 1679622860.224905
[03/23 21:54:20    215s] *** Starting refinePlace (0:03:36 mem=3772.5M) ***
[03/23 21:54:20    215s] Total net bbox length = 6.759e+04 (3.081e+04 3.678e+04) (ext = 2.949e+03)
[03/23 21:54:20    215s] 
[03/23 21:54:20    215s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:20    215s] (I)      Default pattern map key = PE_top_default.
[03/23 21:54:20    215s] (I)      Default pattern map key = PE_top_default.
[03/23 21:54:20    215s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3772.5M, EPOCH TIME: 1679622860.231025
[03/23 21:54:20    215s] Starting refinePlace ...
[03/23 21:54:20    215s] (I)      Default pattern map key = PE_top_default.
[03/23 21:54:20    215s] One DDP V2 for no tweak run.
[03/23 21:54:20    215s] (I)      Default pattern map key = PE_top_default.
[03/23 21:54:20    215s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3836.5M, EPOCH TIME: 1679622860.241371
[03/23 21:54:20    215s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:54:20    215s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3836.5M, EPOCH TIME: 1679622860.241532
[03/23 21:54:20    215s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3836.5M, EPOCH TIME: 1679622860.241770
[03/23 21:54:20    215s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3836.5M, EPOCH TIME: 1679622860.241940
[03/23 21:54:20    215s] DDP markSite nrRow 107 nrJob 107
[03/23 21:54:20    215s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:3836.5M, EPOCH TIME: 1679622860.242210
[03/23 21:54:20    215s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3836.5M, EPOCH TIME: 1679622860.242311
[03/23 21:54:20    215s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 21:54:20    215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3772.5MB) @(0:03:36 - 0:03:36).
[03/23 21:54:20    215s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:54:20    215s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 21:54:20    215s] 
[03/23 21:54:20    215s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:54:20    216s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:54:20    216s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:54:20    216s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:54:20    216s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3772.5MB) @(0:03:36 - 0:03:36).
[03/23 21:54:20    216s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:54:20    216s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:54:20    216s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3772.5MB
[03/23 21:54:20    216s] Statistics of distance of Instance movement in refine placement:
[03/23 21:54:20    216s]   maximum (X+Y) =         0.00 um
[03/23 21:54:20    216s]   mean    (X+Y) =         0.00 um
[03/23 21:54:20    216s] Summary Report:
[03/23 21:54:20    216s] Instances move: 0 (out of 2598 movable)
[03/23 21:54:20    216s] Instances flipped: 0
[03/23 21:54:20    216s] Mean displacement: 0.00 um
[03/23 21:54:20    216s] Max displacement: 0.00 um 
[03/23 21:54:20    216s] Total instances moved : 0
[03/23 21:54:20    216s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.150, REAL:0.105, MEM:3772.5M, EPOCH TIME: 1679622860.336441
[03/23 21:54:20    216s] Total net bbox length = 6.759e+04 (3.081e+04 3.678e+04) (ext = 2.949e+03)
[03/23 21:54:20    216s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3772.5MB
[03/23 21:54:20    216s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3772.5MB) @(0:03:36 - 0:03:36).
[03/23 21:54:20    216s] *** Finished refinePlace (0:03:36 mem=3772.5M) ***
[03/23 21:54:20    216s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.16
[03/23 21:54:20    216s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.158, REAL:0.113, MEM:3772.5M, EPOCH TIME: 1679622860.337787
[03/23 21:54:20    216s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3772.5M, EPOCH TIME: 1679622860.337866
[03/23 21:54:20    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:54:20    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    216s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.009, REAL:0.005, MEM:3639.5M, EPOCH TIME: 1679622860.342772
[03/23 21:54:20    216s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.195, REAL:0.142, MEM:3639.5M, EPOCH TIME: 1679622860.342866
[03/23 21:54:20    216s] {MMLU 0 25 2689}
[03/23 21:54:20    216s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=3639.5M
[03/23 21:54:20    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:36 mem=3639.5M
[03/23 21:54:20    216s] Default Rule : ""
[03/23 21:54:20    216s] Non Default Rules :
[03/23 21:54:20    216s] Worst Slack : 0.001 ns
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s] Start Layer Assignment ...
[03/23 21:54:20    216s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s] Select 15 cadidates out of 2691.
[03/23 21:54:20    216s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[03/23 21:54:20    216s] GigaOpt: setting up router preferences
[03/23 21:54:20    216s] GigaOpt: 2 nets assigned router directives
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s] Start Assign Priority Nets ...
[03/23 21:54:20    216s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 21:54:20    216s] Existing Priority Nets 0 (0.0%)
[03/23 21:54:20    216s] Total Assign Priority Nets 79 (3.0%)
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s] Set Prefer Layer Routing Effort ...
[03/23 21:54:20    216s] Total Net(2689) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s] {MMLU 0 25 2689}
[03/23 21:54:20    216s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=3658.6M
[03/23 21:54:20    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:36 mem=3658.6M
[03/23 21:54:20    216s] #optDebug: Start CG creation (mem=3658.6M)
[03/23 21:54:20    216s]  ...initializing CG  maxDriveDist 1613.203000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.320000 
[03/23 21:54:20    216s] (cpu=0:00:00.1, mem=3689.8M)
[03/23 21:54:20    216s]  ...processing cgPrt (cpu=0:00:00.1, mem=3689.8M)
[03/23 21:54:20    216s]  ...processing cgEgp (cpu=0:00:00.1, mem=3689.8M)
[03/23 21:54:20    216s]  ...processing cgPbk (cpu=0:00:00.1, mem=3689.8M)
[03/23 21:54:20    216s]  ...processing cgNrb(cpu=0:00:00.1, mem=3689.8M)
[03/23 21:54:20    216s]  ...processing cgObs (cpu=0:00:00.1, mem=3689.8M)
[03/23 21:54:20    216s]  ...processing cgCon (cpu=0:00:00.1, mem=3689.8M)
[03/23 21:54:20    216s]  ...processing cgPdm (cpu=0:00:00.1, mem=3689.8M)
[03/23 21:54:20    216s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3689.8M)
[03/23 21:54:20    216s] Default Rule : ""
[03/23 21:54:20    216s] Non Default Rules :
[03/23 21:54:20    216s] Worst Slack : 0.001 ns
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s] Start Layer Assignment ...
[03/23 21:54:20    216s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s] Select 66 cadidates out of 2691.
[03/23 21:54:20    216s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 21:54:20    216s] GigaOpt: setting up router preferences
[03/23 21:54:20    216s] GigaOpt: 3 nets assigned router directives
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s] Start Assign Priority Nets ...
[03/23 21:54:20    216s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 21:54:20    216s] Existing Priority Nets 0 (0.0%)
[03/23 21:54:20    216s] Total Assign Priority Nets 79 (3.0%)
[03/23 21:54:20    216s] {MMLU 0 25 2689}
[03/23 21:54:20    216s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=3689.8M
[03/23 21:54:20    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:36 mem=3689.8M
[03/23 21:54:20    216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3689.8M, EPOCH TIME: 1679622860.526560
[03/23 21:54:20    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:20    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:3689.8M, EPOCH TIME: 1679622860.548272
[03/23 21:54:20    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:20    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    216s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3795.2M, EPOCH TIME: 1679622860.627356
[03/23 21:54:20    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:20    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:3796.7M, EPOCH TIME: 1679622860.644442
[03/23 21:54:20    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:20    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:20    216s] Density: 31.569%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:11, mem = 2584.9M, totSessionCpu=0:03:36 **
[03/23 21:54:20    216s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[03/23 21:54:20    216s] -routeWithEco false                       # bool, default=false
[03/23 21:54:20    216s] -routeSelectedNetOnly false               # bool, default=false
[03/23 21:54:20    216s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 21:54:20    216s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 21:54:20    216s] Existing Dirty Nets : 0
[03/23 21:54:20    216s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 21:54:20    216s] Reset Dirty Nets : 0
[03/23 21:54:20    216s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:03:36.5/0:04:44.2 (0.8), mem = 3604.1M
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s] globalDetailRoute
[03/23 21:54:20    216s] 
[03/23 21:54:20    216s] #Start globalDetailRoute on Thu Mar 23 21:54:20 2023
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] ### Time Record (globalDetailRoute) is installed.
[03/23 21:54:20    216s] ### Time Record (Pre Callback) is installed.
[03/23 21:54:20    216s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_aaOUcg.rcdb.d/PE_top.rcdb.d': 5367 access done (mem: 3604.145M)
[03/23 21:54:20    216s] ### Time Record (Pre Callback) is uninstalled.
[03/23 21:54:20    216s] ### Time Record (DB Import) is installed.
[03/23 21:54:20    216s] ### Time Record (Timing Data Generation) is installed.
[03/23 21:54:20    216s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 21:54:20    216s] ### Net info: total nets: 2691
[03/23 21:54:20    216s] ### Net info: dirty nets: 0
[03/23 21:54:20    216s] ### Net info: marked as disconnected nets: 0
[03/23 21:54:20    216s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:54:20    216s] #num needed restored net=0
[03/23 21:54:20    216s] #need_extraction net=0 (total=2691)
[03/23 21:54:20    216s] ### Net info: fully routed nets: 2689
[03/23 21:54:20    216s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:54:20    216s] ### Net info: unrouted nets: 0
[03/23 21:54:20    216s] ### Net info: re-extraction nets: 0
[03/23 21:54:20    216s] ### Net info: ignored nets: 0
[03/23 21:54:20    216s] ### Net info: skip routing nets: 0
[03/23 21:54:20    216s] ### import design signature (55): route=1746900690 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1888235522 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=2057233826 inst_pattern=1
[03/23 21:54:20    216s] ### Time Record (DB Import) is uninstalled.
[03/23 21:54:20    216s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 21:54:20    216s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/23 21:54:20    216s] #       85b6bfbe9b160a29c9aef1b8f3ec3be3b3ab8be5fb660b8c30c4643562a472846c4b1471
[03/23 21:54:20    216s] #       922be4a49e08735b7a7b66f78be5cbeb0e1384aa68460dc1beef9b4798463dc0a88da9bb
[03/23 21:54:20    216s] #       e3c32f438a9f33e56757b4f5014a5d155363fee13c166086c995c86502aceb3bcd2018cd
[03/23 21:54:20    216s] #       600b17311121b09fce1e2e8e7d1d851d8ab5baaca7d69d25858284f30453ae20a83ba38f
[03/23 21:54:20    216s] #       7ab8482a91021b0e79db97ba09f775e70e564a794d23d2b93bb7693c9dde4df84de9a988
[03/23 21:54:20    216s] #       812814d1e981a06afac25c1e9bdbbaf7dd38f219909861494802b6ce769b2c5befb66eed
[03/23 21:54:20    216s] #       281402b94fd2327cdeed4089decb8d52dab4d1145d590ca5cdd3ddd45e23c5df77e0a054
[03/23 21:54:20    216s] #       e4eda9b8f4311421fa19997a19a4c8da2a3edcaa087902895b3ca198d1ceeaf43256113b
[03/23 21:54:20    216s] #       419e9988ec1f2534756bd7f2aa6e746eb7f228b14b5578fcbabafbee1bc064a654
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] #Skip comparing routing design signature in db-snapshot flow
[03/23 21:54:20    216s] ### Time Record (Data Preparation) is installed.
[03/23 21:54:20    216s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/23 21:54:20    216s] #       8903db7efddc0d061dad9dfa283d7e25bfb2bd58be6fb6c008434c5623462a47c8b64411
[03/23 21:54:20    216s] #       27b9424eea8930b7a9b76776bf58bebcee3041a88a66d410ecfbbe798469d4038cda98ba
[03/23 21:54:20    216s] #       3b3efc32a4f839537e76455b1fa0d4553135e61fce630166985c8a5c26c0babed30c82d1
[03/23 21:54:20    216s] #       0c367111131102fba9ece1e2d85751d8a658abcb7a6add5a522848384f30e50a82ba33fa
[03/23 21:54:20    216s] #       a8878ba41229b0e190b77da99b705f776e61a594d769443af7ceed349ea677137e937a2a
[03/23 21:54:20    216s] #       62200a45745a10544d5f98cb6d739bf79e8d239f0189192e0949c0d6d96e9365ebddd66d
[03/23 21:54:20    216s] #       3b0a8540ee495a86cfbb1d28d17bb9514aab369aa22b8ba1b47aba9bda6ba4f87b070e4a
[03/23 21:54:20    216s] #       45de9a8ae4aca7828a4b9f1845887e46a65e0629b2b6161fee96087902897b4284624639
[03/23 21:54:20    216s] #       ebbb97b15eb213e4e989c87e3da1a95b1bcbabbad1b9ddcaa3c486aaf0f87575f7dd376a
[03/23 21:54:20    216s] #       5eb30c
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:54:20    216s] ### Time Record (Global Routing) is installed.
[03/23 21:54:20    216s] ### Time Record (Global Routing) is uninstalled.
[03/23 21:54:20    216s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 21:54:20    216s] #Total number of routable nets = 2689.
[03/23 21:54:20    216s] #Total number of nets in the design = 2691.
[03/23 21:54:20    216s] #33 routable nets do not have any wires.
[03/23 21:54:20    216s] #2656 routable nets have routed wires.
[03/23 21:54:20    216s] #33 nets will be global routed.
[03/23 21:54:20    216s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:54:20    216s] #32 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:54:20    216s] #Using multithreading with 6 threads.
[03/23 21:54:20    216s] ### Time Record (Data Preparation) is installed.
[03/23 21:54:20    216s] #Start routing data preparation on Thu Mar 23 21:54:20 2023
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:54:20    216s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:54:20    216s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:54:20    216s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:54:20    216s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:54:20    216s] #Build and mark too close pins for the same net.
[03/23 21:54:20    216s] ### Time Record (Cell Pin Access) is installed.
[03/23 21:54:20    216s] #Initial pin access analysis.
[03/23 21:54:20    216s] #Detail pin access analysis.
[03/23 21:54:20    216s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 21:54:20    216s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:54:20    216s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:20    216s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:20    216s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:20    216s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:20    216s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:20    216s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:54:20    216s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:54:20    216s] #Processed 15/0 dirty instances, 0/38 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(15 insts marked dirty, reset pre-exisiting dirty flag on 20 insts, 0 nets marked need extraction)
[03/23 21:54:20    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2597.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    216s] #Regenerating Ggrids automatically.
[03/23 21:54:20    216s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:54:20    216s] #Using automatically generated G-grids.
[03/23 21:54:20    216s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:54:20    216s] #Done routing data preparation.
[03/23 21:54:20    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2599.63 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    216s] #Found 0 nets for post-route si or timing fixing.
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] #Finished routing data preparation on Thu Mar 23 21:54:20 2023
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] #Cpu time = 00:00:00
[03/23 21:54:20    216s] #Elapsed time = 00:00:00
[03/23 21:54:20    216s] #Increased memory = 5.71 (MB)
[03/23 21:54:20    216s] #Total memory = 2599.63 (MB)
[03/23 21:54:20    216s] #Peak memory = 2955.45 (MB)
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:54:20    216s] ### Time Record (Global Routing) is installed.
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] #Start global routing on Thu Mar 23 21:54:20 2023
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] #Start global routing initialization on Thu Mar 23 21:54:20 2023
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] #Number of eco nets is 33
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] #Start global routing data preparation on Thu Mar 23 21:54:20 2023
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 21:54:20 2023 with memory = 2599.63 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    216s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.02 [6]--
[03/23 21:54:20    216s] #Start routing resource analysis on Thu Mar 23 21:54:20 2023
[03/23 21:54:20    216s] #
[03/23 21:54:20    216s] ### init_is_bin_blocked starts on Thu Mar 23 21:54:20 2023 with memory = 2599.63 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    216s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:20    216s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 21:54:20 2023 with memory = 2599.89 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --3.97 [6]--
[03/23 21:54:20    217s] ### adjust_flow_cap starts on Thu Mar 23 21:54:20 2023 with memory = 2599.31 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.14 [6]--
[03/23 21:54:20    217s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:20    217s] ### set_via_blocked starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.14 [6]--
[03/23 21:54:20    217s] ### copy_flow starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.22 [6]--
[03/23 21:54:20    217s] #Routing resource analysis is done on Thu Mar 23 21:54:20 2023
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] ### report_flow_cap starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] #  Resource Analysis:
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 21:54:20    217s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 21:54:20    217s] #  --------------------------------------------------------------
[03/23 21:54:20    217s] #  M2             V         303         446        1850     3.78%
[03/23 21:54:20    217s] #  M3             H         263         736        1850    57.08%
[03/23 21:54:20    217s] #  M4             V         238         511        1850    54.86%
[03/23 21:54:20    217s] #  --------------------------------------------------------------
[03/23 21:54:20    217s] #  Total                    804      67.13%        5550    38.58%
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #  33 nets (1.23%) with 1 preferred extra spacing.
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.05 [6]--
[03/23 21:54:20    217s] ### analyze_m2_tracks starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:20    217s] ### report_initial_resource starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --0.98 [6]--
[03/23 21:54:20    217s] ### mark_pg_pins_accessibility starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:20    217s] ### set_net_region starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #Global routing data preparation is done on Thu Mar 23 21:54:20 2023
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] ### prepare_level starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### init level 1 starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:20    217s] ### Level 1 hgrid = 37 X 50
[03/23 21:54:20    217s] ### prepare_level_flow starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:20    217s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #Global routing initialization is done on Thu Mar 23 21:54:20 2023
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #start global routing iteration 1...
[03/23 21:54:20    217s] ### init_flow_edge starts on Thu Mar 23 21:54:20 2023 with memory = 2599.93 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.03 [6]--
[03/23 21:54:20    217s] ### routing at level 1 (topmost level) iter 0
[03/23 21:54:20    217s] ### measure_qor starts on Thu Mar 23 21:54:20 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### measure_congestion starts on Thu Mar 23 21:54:20 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:20    217s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.70 [6]--
[03/23 21:54:20    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] ### route_end starts on Thu Mar 23 21:54:20 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 21:54:20    217s] #Total number of routable nets = 2689.
[03/23 21:54:20    217s] #Total number of nets in the design = 2691.
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #2689 routable nets have routed wires.
[03/23 21:54:20    217s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:54:20    217s] #32 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #Routed nets constraints summary:
[03/23 21:54:20    217s] #------------------------------------------------
[03/23 21:54:20    217s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 21:54:20    217s] #------------------------------------------------
[03/23 21:54:20    217s] #      Default                  4              29  
[03/23 21:54:20    217s] #------------------------------------------------
[03/23 21:54:20    217s] #        Total                  4              29  
[03/23 21:54:20    217s] #------------------------------------------------
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] #Routing constraints summary of the whole design:
[03/23 21:54:20    217s] #---------------------------------------------------------------
[03/23 21:54:20    217s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[03/23 21:54:20    217s] #---------------------------------------------------------------
[03/23 21:54:20    217s] #      Default                 33              3            2653  
[03/23 21:54:20    217s] #---------------------------------------------------------------
[03/23 21:54:20    217s] #        Total                 33              3            2653  
[03/23 21:54:20    217s] #---------------------------------------------------------------
[03/23 21:54:20    217s] #
[03/23 21:54:20    217s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 21:54:20 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.03 [6]--
[03/23 21:54:20    217s] ### cal_base_flow starts on Thu Mar 23 21:54:20 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### init_flow_edge starts on Thu Mar 23 21:54:20 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:20    217s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.02 [6]--
[03/23 21:54:20    217s] ### cal_flow starts on Thu Mar 23 21:54:20 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:21    217s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.01 [6]--
[03/23 21:54:21    217s] ### report_overcon starts on Thu Mar 23 21:54:21 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] #                 OverCon          
[03/23 21:54:21    217s] #                  #Gcell    %Gcell
[03/23 21:54:21    217s] #     Layer           (1)   OverCon  Flow/Cap
[03/23 21:54:21    217s] #  ----------------------------------------------
[03/23 21:54:21    217s] #  M2            1(0.06%)   (0.06%)     0.58  
[03/23 21:54:21    217s] #  M3            3(0.20%)   (0.20%)     0.68  
[03/23 21:54:21    217s] #  M4            0(0.00%)   (0.00%)     0.60  
[03/23 21:54:21    217s] #  ----------------------------------------------
[03/23 21:54:21    217s] #     Total      4(0.08%)   (0.08%)
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/23 21:54:21    217s] #  Overflow after GR: 0.06% H + 0.02% V
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:21    217s] ### cal_base_flow starts on Thu Mar 23 21:54:21 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] ### init_flow_edge starts on Thu Mar 23 21:54:21 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.10 [6]--
[03/23 21:54:21    217s] ### cal_flow starts on Thu Mar 23 21:54:21 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:21    217s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.04 [6]--
[03/23 21:54:21    217s] ### generate_cong_map_content starts on Thu Mar 23 21:54:21 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.19 [6]--
[03/23 21:54:21    217s] ### update starts on Thu Mar 23 21:54:21 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] #Complete Global Routing.
[03/23 21:54:21    217s] #Total number of nets with non-default rule or having extra spacing = 33
[03/23 21:54:21    217s] #Total wire length = 87083 um.
[03/23 21:54:21    217s] #Total half perimeter of net bounding box = 73304 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M2 = 49517 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M3 = 26893 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M4 = 10673 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:21    217s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:21    217s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:21    217s] #Total number of vias = 22523
[03/23 21:54:21    217s] #Total number of multi-cut vias = 8152 ( 36.2%)
[03/23 21:54:21    217s] #Total number of single cut vias = 14371 ( 63.8%)
[03/23 21:54:21    217s] #Up-Via Summary (total 22523):
[03/23 21:54:21    217s] #                   single-cut          multi-cut      Total
[03/23 21:54:21    217s] #-----------------------------------------------------------
[03/23 21:54:21    217s] # M1              7583 ( 80.1%)      1884 ( 19.9%)       9467
[03/23 21:54:21    217s] # M2              5044 ( 53.7%)      4346 ( 46.3%)       9390
[03/23 21:54:21    217s] # M3              1744 ( 47.6%)      1922 ( 52.4%)       3666
[03/23 21:54:21    217s] #-----------------------------------------------------------
[03/23 21:54:21    217s] #                14371 ( 63.8%)      8152 ( 36.2%)      22523 
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] #Total number of involved priority nets 1
[03/23 21:54:21    217s] #Maximum src to sink distance for priority net 157.5
[03/23 21:54:21    217s] #Average of max src_to_sink distance for priority net 157.5
[03/23 21:54:21    217s] #Average of ave src_to_sink distance for priority net 91.2
[03/23 21:54:21    217s] ### update cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.29 [6]--
[03/23 21:54:21    217s] ### report_overcon starts on Thu Mar 23 21:54:21 2023 with memory = 2603.02 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --0.98 [6]--
[03/23 21:54:21    217s] ### report_overcon starts on Thu Mar 23 21:54:21 2023 with memory = 2603.02 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] #Max overcon = 1 tracks.
[03/23 21:54:21    217s] #Total overcon = 0.08%.
[03/23 21:54:21    217s] #Worst layer Gcell overcon rate = 0.20%.
[03/23 21:54:21    217s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:21    217s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.08 [6]--
[03/23 21:54:21    217s] ### global_route design signature (58): route=611609466 net_attr=1668212741
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] #Global routing statistics:
[03/23 21:54:21    217s] #Cpu time = 00:00:00
[03/23 21:54:21    217s] #Elapsed time = 00:00:00
[03/23 21:54:21    217s] #Increased memory = 0.55 (MB)
[03/23 21:54:21    217s] #Total memory = 2600.18 (MB)
[03/23 21:54:21    217s] #Peak memory = 2955.45 (MB)
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] #Finished global routing on Thu Mar 23 21:54:21 2023
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] ### Time Record (Global Routing) is uninstalled.
[03/23 21:54:21    217s] ### Time Record (Data Preparation) is installed.
[03/23 21:54:21    217s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:54:21    217s] ### track-assign external-init starts on Thu Mar 23 21:54:21 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] ### Time Record (Track Assignment) is installed.
[03/23 21:54:21    217s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:54:21    217s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.37 [6]--
[03/23 21:54:21    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] ### track-assign engine-init starts on Thu Mar 23 21:54:21 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] ### Time Record (Track Assignment) is installed.
[03/23 21:54:21    217s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.06 [6]--
[03/23 21:54:21    217s] ### track-assign core-engine starts on Thu Mar 23 21:54:21 2023 with memory = 2600.18 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] #Start Track Assignment.
[03/23 21:54:21    217s] #Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[03/23 21:54:21    217s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/23 21:54:21    217s] #Complete Track Assignment.
[03/23 21:54:21    217s] #Total number of nets with non-default rule or having extra spacing = 33
[03/23 21:54:21    217s] #Total wire length = 87087 um.
[03/23 21:54:21    217s] #Total half perimeter of net bounding box = 73304 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M2 = 49517 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M3 = 26896 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M4 = 10673 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:21    217s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:21    217s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:21    217s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:21    217s] #Total number of vias = 22523
[03/23 21:54:21    217s] #Total number of multi-cut vias = 8152 ( 36.2%)
[03/23 21:54:21    217s] #Total number of single cut vias = 14371 ( 63.8%)
[03/23 21:54:21    217s] #Up-Via Summary (total 22523):
[03/23 21:54:21    217s] #                   single-cut          multi-cut      Total
[03/23 21:54:21    217s] #-----------------------------------------------------------
[03/23 21:54:21    217s] # M1              7583 ( 80.1%)      1884 ( 19.9%)       9467
[03/23 21:54:21    217s] # M2              5044 ( 53.7%)      4346 ( 46.3%)       9390
[03/23 21:54:21    217s] # M3              1744 ( 47.6%)      1922 ( 52.4%)       3666
[03/23 21:54:21    217s] #-----------------------------------------------------------
[03/23 21:54:21    217s] #                14371 ( 63.8%)      8152 ( 36.2%)      22523 
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] ### track_assign design signature (61): route=1639238153
[03/23 21:54:21    217s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.10 [6]--
[03/23 21:54:21    217s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:54:21    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2594.43 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 21:54:21    217s] #Cpu time = 00:00:01
[03/23 21:54:21    217s] #Elapsed time = 00:00:00
[03/23 21:54:21    217s] #Increased memory = 0.51 (MB)
[03/23 21:54:21    217s] #Total memory = 2594.43 (MB)
[03/23 21:54:21    217s] #Peak memory = 2955.45 (MB)
[03/23 21:54:21    217s] #Using multithreading with 6 threads.
[03/23 21:54:21    217s] ### Time Record (Detail Routing) is installed.
[03/23 21:54:21    217s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:54:21    217s] #
[03/23 21:54:21    217s] #Start Detail Routing..
[03/23 21:54:21    217s] #start initial detail routing ...
[03/23 21:54:21    217s] ### Design has 0 dirty nets, 63 dirty-areas)
[03/23 21:54:21    218s] # ECO: 16.7% of the total area was rechecked for DRC, and 22.9% required routing.
[03/23 21:54:21    218s] #   number of violations = 7
[03/23 21:54:21    218s] #
[03/23 21:54:21    218s] #    By Layer and Type :
[03/23 21:54:21    218s] #	          Short   CutSpc   Totals
[03/23 21:54:21    218s] #	M1            0        1        1
[03/23 21:54:21    218s] #	M2            6        0        6
[03/23 21:54:21    218s] #	Totals        6        1        7
[03/23 21:54:21    218s] #15 out of 2622 instances (0.6%) need to be verified(marked ipoed), dirty area = 0.2%.
[03/23 21:54:21    218s] #0.0% of the total area is being checked for drcs
[03/23 21:54:21    218s] #0.0% of the total area was checked
[03/23 21:54:21    218s] ### Routing stats: routing = 27.19% drc-check-only = 16.76% dirty-area = 2.16%
[03/23 21:54:21    218s] #   number of violations = 0
[03/23 21:54:21    218s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2597.39 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    218s] #Complete Detail Routing.
[03/23 21:54:21    218s] #Total number of nets with non-default rule or having extra spacing = 33
[03/23 21:54:21    218s] #Total wire length = 87077 um.
[03/23 21:54:21    218s] #Total half perimeter of net bounding box = 73304 um.
[03/23 21:54:21    218s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:21    218s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:54:21    218s] #Total wire length on LAYER M3 = 26873 um.
[03/23 21:54:21    218s] #Total wire length on LAYER M4 = 10661 um.
[03/23 21:54:21    218s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:21    218s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:21    218s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:21    218s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:21    218s] #Total number of vias = 22515
[03/23 21:54:21    218s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:54:21    218s] #Total number of single cut vias = 14450 ( 64.2%)
[03/23 21:54:21    218s] #Up-Via Summary (total 22515):
[03/23 21:54:21    218s] #                   single-cut          multi-cut      Total
[03/23 21:54:21    218s] #-----------------------------------------------------------
[03/23 21:54:21    218s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:54:21    218s] # M2              5093 ( 54.3%)      4287 ( 45.7%)       9380
[03/23 21:54:21    218s] # M3              1760 ( 48.0%)      1904 ( 52.0%)       3664
[03/23 21:54:21    218s] #-----------------------------------------------------------
[03/23 21:54:21    218s] #                14450 ( 64.2%)      8065 ( 35.8%)      22515 
[03/23 21:54:21    218s] #
[03/23 21:54:21    218s] #Total number of DRC violations = 0
[03/23 21:54:21    218s] ### Time Record (Detail Routing) is uninstalled.
[03/23 21:54:21    218s] #Cpu time = 00:00:02
[03/23 21:54:21    218s] #Elapsed time = 00:00:00
[03/23 21:54:21    218s] #Increased memory = 2.96 (MB)
[03/23 21:54:21    218s] #Total memory = 2597.39 (MB)
[03/23 21:54:21    218s] #Peak memory = 2955.45 (MB)
[03/23 21:54:21    218s] ### Time Record (Antenna Fixing) is installed.
[03/23 21:54:21    218s] #
[03/23 21:54:21    218s] #start routing for process antenna violation fix ...
[03/23 21:54:21    218s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:54:21    219s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:54:21    219s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2594.13 (MB), peak = 2955.45 (MB)
[03/23 21:54:21    219s] #
[03/23 21:54:21    219s] #Total number of nets with non-default rule or having extra spacing = 33
[03/23 21:54:21    219s] #Total wire length = 87077 um.
[03/23 21:54:21    219s] #Total half perimeter of net bounding box = 73304 um.
[03/23 21:54:21    219s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:21    219s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:54:21    219s] #Total wire length on LAYER M3 = 26873 um.
[03/23 21:54:21    219s] #Total wire length on LAYER M4 = 10661 um.
[03/23 21:54:21    219s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:21    219s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:21    219s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:21    219s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:21    219s] #Total number of vias = 22515
[03/23 21:54:21    219s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:54:21    219s] #Total number of single cut vias = 14450 ( 64.2%)
[03/23 21:54:21    219s] #Up-Via Summary (total 22515):
[03/23 21:54:21    219s] #                   single-cut          multi-cut      Total
[03/23 21:54:21    219s] #-----------------------------------------------------------
[03/23 21:54:21    219s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:54:21    219s] # M2              5093 ( 54.3%)      4287 ( 45.7%)       9380
[03/23 21:54:21    219s] # M3              1760 ( 48.0%)      1904 ( 52.0%)       3664
[03/23 21:54:21    219s] #-----------------------------------------------------------
[03/23 21:54:21    219s] #                14450 ( 64.2%)      8065 ( 35.8%)      22515 
[03/23 21:54:21    219s] #
[03/23 21:54:21    219s] #Total number of DRC violations = 0
[03/23 21:54:21    219s] #Total number of process antenna violations = 0
[03/23 21:54:21    219s] #Total number of net violated process antenna rule = 0
[03/23 21:54:21    219s] #
[03/23 21:54:21    219s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:54:21    219s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:54:21    219s] #
[03/23 21:54:21    220s] #Total number of nets with non-default rule or having extra spacing = 33
[03/23 21:54:21    220s] #Total wire length = 87077 um.
[03/23 21:54:21    220s] #Total half perimeter of net bounding box = 73304 um.
[03/23 21:54:21    220s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:21    220s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:54:21    220s] #Total wire length on LAYER M3 = 26873 um.
[03/23 21:54:21    220s] #Total wire length on LAYER M4 = 10661 um.
[03/23 21:54:21    220s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:21    220s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:21    220s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:21    220s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:21    220s] #Total number of vias = 22515
[03/23 21:54:21    220s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:54:21    220s] #Total number of single cut vias = 14450 ( 64.2%)
[03/23 21:54:21    220s] #Up-Via Summary (total 22515):
[03/23 21:54:21    220s] #                   single-cut          multi-cut      Total
[03/23 21:54:21    220s] #-----------------------------------------------------------
[03/23 21:54:21    220s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:54:21    220s] # M2              5093 ( 54.3%)      4287 ( 45.7%)       9380
[03/23 21:54:21    220s] # M3              1760 ( 48.0%)      1904 ( 52.0%)       3664
[03/23 21:54:21    220s] #-----------------------------------------------------------
[03/23 21:54:21    220s] #                14450 ( 64.2%)      8065 ( 35.8%)      22515 
[03/23 21:54:21    220s] #
[03/23 21:54:21    220s] #Total number of DRC violations = 0
[03/23 21:54:21    220s] #Total number of process antenna violations = 0
[03/23 21:54:21    220s] #Total number of net violated process antenna rule = 0
[03/23 21:54:21    220s] #
[03/23 21:54:21    220s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 21:54:21    220s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 21:54:21    220s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:54:21    220s] #
[03/23 21:54:21    220s] #Start Post Route via swapping..
[03/23 21:54:21    220s] #27.17% of area are rerouted by ECO routing.
[03/23 21:54:22    220s] #   number of violations = 0
[03/23 21:54:22    220s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2594.81 (MB), peak = 2955.45 (MB)
[03/23 21:54:22    220s] #CELL_VIEW PE_top,init has no DRC violation.
[03/23 21:54:22    220s] #Total number of DRC violations = 0
[03/23 21:54:22    220s] #Total number of process antenna violations = 0
[03/23 21:54:22    220s] #Total number of net violated process antenna rule = 0
[03/23 21:54:22    220s] #No via is swapped.
[03/23 21:54:22    220s] #Post Route via swapping is done.
[03/23 21:54:22    220s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 21:54:22    220s] #Total number of nets with non-default rule or having extra spacing = 33
[03/23 21:54:22    220s] #Total wire length = 87077 um.
[03/23 21:54:22    220s] #Total half perimeter of net bounding box = 73304 um.
[03/23 21:54:22    220s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:22    220s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:54:22    220s] #Total wire length on LAYER M3 = 26873 um.
[03/23 21:54:22    220s] #Total wire length on LAYER M4 = 10661 um.
[03/23 21:54:22    220s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:22    220s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:22    220s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:22    220s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:22    220s] #Total number of vias = 22515
[03/23 21:54:22    220s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:54:22    220s] #Total number of single cut vias = 14450 ( 64.2%)
[03/23 21:54:22    220s] #Up-Via Summary (total 22515):
[03/23 21:54:22    220s] #                   single-cut          multi-cut      Total
[03/23 21:54:22    220s] #-----------------------------------------------------------
[03/23 21:54:22    220s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:54:22    220s] # M2              5093 ( 54.3%)      4287 ( 45.7%)       9380
[03/23 21:54:22    220s] # M3              1760 ( 48.0%)      1904 ( 52.0%)       3664
[03/23 21:54:22    220s] #-----------------------------------------------------------
[03/23 21:54:22    220s] #                14450 ( 64.2%)      8065 ( 35.8%)      22515 
[03/23 21:54:22    220s] #
[03/23 21:54:22    220s] #detailRoute Statistics:
[03/23 21:54:22    220s] #Cpu time = 00:00:03
[03/23 21:54:22    220s] #Elapsed time = 00:00:01
[03/23 21:54:22    220s] #Increased memory = 0.39 (MB)
[03/23 21:54:22    220s] #Total memory = 2594.81 (MB)
[03/23 21:54:22    220s] #Peak memory = 2955.45 (MB)
[03/23 21:54:22    220s] #Skip updating routing design signature in db-snapshot flow
[03/23 21:54:22    220s] ### global_detail_route design signature (74): route=514075385 flt_obj=0 vio=1905142130 shield_wire=1
[03/23 21:54:22    220s] ### Time Record (DB Export) is installed.
[03/23 21:54:22    220s] ### export design design signature (75): route=514075385 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1338087240 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:54:22    220s] #	no debugging net set
[03/23 21:54:22    220s] ### Time Record (DB Export) is uninstalled.
[03/23 21:54:22    220s] ### Time Record (Post Callback) is installed.
[03/23 21:54:22    220s] ### Time Record (Post Callback) is uninstalled.
[03/23 21:54:22    220s] #
[03/23 21:54:22    220s] #globalDetailRoute statistics:
[03/23 21:54:22    220s] #Cpu time = 00:00:04
[03/23 21:54:22    220s] #Elapsed time = 00:00:02
[03/23 21:54:22    220s] #Increased memory = -202.56 (MB)
[03/23 21:54:22    220s] #Total memory = 2382.30 (MB)
[03/23 21:54:22    220s] #Peak memory = 2955.45 (MB)
[03/23 21:54:22    220s] #Number of warnings = 3
[03/23 21:54:22    220s] #Total number of warnings = 27
[03/23 21:54:22    220s] #Number of fails = 0
[03/23 21:54:22    220s] #Total number of fails = 0
[03/23 21:54:22    220s] #Complete globalDetailRoute on Thu Mar 23 21:54:22 2023
[03/23 21:54:22    220s] #
[03/23 21:54:22    220s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 21:54:22    220s] ### 
[03/23 21:54:22    220s] ###   Scalability Statistics
[03/23 21:54:22    220s] ### 
[03/23 21:54:22    220s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:54:22    220s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 21:54:22    220s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:54:22    220s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   Detail Routing                |        00:00:02|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:22    220s] ###   Entire Command                |        00:00:04|        00:00:02|             2.7|
[03/23 21:54:22    220s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:54:22    220s] ### 
[03/23 21:54:22    220s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:04.2/0:00:01.6 (2.7), totSession cpu/real = 0:03:40.7/0:04:45.8 (0.8), mem = 3432.6M
[03/23 21:54:22    220s] 
[03/23 21:54:22    220s] =============================================================================================
[03/23 21:54:22    220s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   21.14-s109_1
[03/23 21:54:22    220s] =============================================================================================
[03/23 21:54:22    220s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:22    220s] ---------------------------------------------------------------------------------------------
[03/23 21:54:22    220s] [ GlobalRoute            ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 21:54:22    220s] [ DetailRoute            ]      1   0:00:00.5  (  31.5 % )     0:00:00.5 /  0:00:01.6    3.2
[03/23 21:54:22    220s] [ MISC                   ]          0:00:01.0  (  61.1 % )     0:00:01.0 /  0:00:02.4    2.6
[03/23 21:54:22    220s] ---------------------------------------------------------------------------------------------
[03/23 21:54:22    220s]  EcoRoute #1 TOTAL                  0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:04.2    2.7
[03/23 21:54:22    220s] ---------------------------------------------------------------------------------------------
[03/23 21:54:22    220s] 
[03/23 21:54:22    220s] **optDesign ... cpu = 0:00:19, real = 0:00:13, mem = 2372.8M, totSessionCpu=0:03:41 **
[03/23 21:54:22    220s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 21:54:22    220s] **INFO: flowCheckPoint #5 PostEcoSummary
[03/23 21:54:22    220s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 21:54:22    220s] 
[03/23 21:54:22    220s] Trim Metal Layers:
[03/23 21:54:22    220s] LayerId::1 widthSet size::1
[03/23 21:54:22    220s] LayerId::2 widthSet size::1
[03/23 21:54:22    220s] LayerId::3 widthSet size::1
[03/23 21:54:22    220s] LayerId::4 widthSet size::1
[03/23 21:54:22    220s] LayerId::5 widthSet size::1
[03/23 21:54:22    220s] LayerId::6 widthSet size::1
[03/23 21:54:22    220s] LayerId::7 widthSet size::1
[03/23 21:54:22    220s] LayerId::8 widthSet size::1
[03/23 21:54:22    220s] eee: pegSigSF::1.070000
[03/23 21:54:22    220s] Initializing multi-corner resistance tables ...
[03/23 21:54:22    220s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:54:22    220s] eee: l::2 avDens::0.159759 usedTrk::1394.692501 availTrk::8730.000000 sigTrk::1394.692501
[03/23 21:54:22    220s] eee: l::3 avDens::0.090529 usedTrk::879.941661 availTrk::9720.000000 sigTrk::879.941661
[03/23 21:54:22    220s] eee: l::4 avDens::0.033683 usedTrk::327.399999 availTrk::9720.000000 sigTrk::327.399999
[03/23 21:54:22    220s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:54:22    220s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:54:22    220s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:54:22    220s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:54:22    220s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.094483 aWlH=0.000000 lMod=0 pMax=0.832600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 21:54:22    220s] ### Net info: total nets: 2691
[03/23 21:54:22    220s] ### Net info: dirty nets: 0
[03/23 21:54:22    220s] ### Net info: marked as disconnected nets: 0
[03/23 21:54:22    220s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:54:22    220s] #num needed restored net=0
[03/23 21:54:22    220s] #need_extraction net=0 (total=2691)
[03/23 21:54:22    220s] ### Net info: fully routed nets: 2689
[03/23 21:54:22    220s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:54:22    220s] ### Net info: unrouted nets: 0
[03/23 21:54:22    220s] ### Net info: re-extraction nets: 0
[03/23 21:54:22    220s] ### Net info: ignored nets: 0
[03/23 21:54:22    220s] ### Net info: skip routing nets: 0
[03/23 21:54:22    220s] ### import design signature (76): route=886619842 fixed_route=886619842 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1550307671 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:54:22    220s] #Extract in post route mode
[03/23 21:54:22    220s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 21:54:22    220s] #Fast data preparation for tQuantus.
[03/23 21:54:22    220s] #Start routing data preparation on Thu Mar 23 21:54:22 2023
[03/23 21:54:22    220s] #
[03/23 21:54:22    220s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:54:22    220s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:22    220s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:22    220s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:22    220s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:22    220s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:22    220s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:54:22    220s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:54:22    220s] #Regenerating Ggrids automatically.
[03/23 21:54:22    220s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:54:22    220s] #Using automatically generated G-grids.
[03/23 21:54:22    220s] #Done routing data preparation.
[03/23 21:54:22    220s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2380.22 (MB), peak = 2955.45 (MB)
[03/23 21:54:22    220s] #Start routing data preparation on Thu Mar 23 21:54:22 2023
[03/23 21:54:22    220s] #
[03/23 21:54:22    220s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:54:22    220s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:54:22    220s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:54:22    220s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:54:22    220s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:54:22    220s] #Build and mark too close pins for the same net.
[03/23 21:54:22    220s] #Regenerating Ggrids automatically.
[03/23 21:54:22    220s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:54:22    220s] #Using automatically generated G-grids.
[03/23 21:54:22    220s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:54:22    221s] #Done routing data preparation.
[03/23 21:54:22    221s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2385.79 (MB), peak = 2955.45 (MB)
[03/23 21:54:22    221s] #
[03/23 21:54:22    221s] #Start tQuantus RC extraction...
[03/23 21:54:22    221s] #Start building rc corner(s)...
[03/23 21:54:22    221s] #Number of RC Corner = 1
[03/23 21:54:22    221s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:54:22    221s] #M1 -> M1 (1)
[03/23 21:54:22    221s] #M2 -> M2 (2)
[03/23 21:54:22    221s] #M3 -> M3 (3)
[03/23 21:54:22    221s] #M4 -> M4 (4)
[03/23 21:54:22    221s] #M5 -> M5 (5)
[03/23 21:54:22    221s] #M6 -> M6 (6)
[03/23 21:54:22    221s] #MQ -> MQ (7)
[03/23 21:54:22    221s] #LM -> LM (8)
[03/23 21:54:22    221s] #SADV-On
[03/23 21:54:22    221s] # Corner(s) : 
[03/23 21:54:22    221s] #rc-typ [25.00]
[03/23 21:54:23    221s] # Corner id: 0
[03/23 21:54:23    221s] # Layout Scale: 1.000000
[03/23 21:54:23    221s] # Has Metal Fill model: yes
[03/23 21:54:23    221s] # Temperature was set
[03/23 21:54:23    221s] # Temperature : 25.000000
[03/23 21:54:23    221s] # Ref. Temp   : 25.000000
[03/23 21:54:23    221s] #SADV-Off
[03/23 21:54:23    221s] #total pattern=120 [8, 324]
[03/23 21:54:23    221s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:54:23    221s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:54:23    221s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:54:23    221s] #number model r/c [1,1] [8,324] read
[03/23 21:54:23    221s] #0 rcmodel(s) requires rebuild
[03/23 21:54:23    221s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2387.80 (MB), peak = 2955.45 (MB)
[03/23 21:54:23    221s] #Start building rc corner(s)...
[03/23 21:54:23    221s] #Number of RC Corner = 1
[03/23 21:54:23    221s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:54:23    221s] #M1 -> M1 (1)
[03/23 21:54:23    221s] #M2 -> M2 (2)
[03/23 21:54:23    221s] #M3 -> M3 (3)
[03/23 21:54:23    221s] #M4 -> M4 (4)
[03/23 21:54:23    221s] #M5 -> M5 (5)
[03/23 21:54:23    221s] #M6 -> M6 (6)
[03/23 21:54:23    221s] #MQ -> MQ (7)
[03/23 21:54:23    221s] #LM -> LM (8)
[03/23 21:54:23    221s] #SADV-On
[03/23 21:54:23    221s] # Corner(s) : 
[03/23 21:54:23    221s] #rc-typ [25.00]
[03/23 21:54:23    221s] # Corner id: 0
[03/23 21:54:23    221s] # Layout Scale: 1.000000
[03/23 21:54:23    221s] # Has Metal Fill model: yes
[03/23 21:54:23    221s] # Temperature was set
[03/23 21:54:23    221s] # Temperature : 25.000000
[03/23 21:54:23    221s] # Ref. Temp   : 25.000000
[03/23 21:54:23    221s] #SADV-Off
[03/23 21:54:23    221s] #total pattern=120 [8, 324]
[03/23 21:54:23    221s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:54:23    221s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:54:23    221s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:54:23    221s] #number model r/c [1,1] [8,324] read
[03/23 21:54:23    221s] #0 rcmodel(s) requires rebuild
[03/23 21:54:23    221s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2387.27 (MB), peak = 2955.45 (MB)
[03/23 21:54:23    221s] #Finish check_net_pin_list step Enter extract
[03/23 21:54:23    221s] #Start init net ripin tree building
[03/23 21:54:23    221s] #Finish init net ripin tree building
[03/23 21:54:23    221s] #Cpu time = 00:00:00
[03/23 21:54:23    221s] #Elapsed time = 00:00:00
[03/23 21:54:23    221s] #Increased memory = 0.00 (MB)
[03/23 21:54:23    221s] #Total memory = 2387.27 (MB)
[03/23 21:54:23    221s] #Peak memory = 2955.45 (MB)
[03/23 21:54:23    221s] #Using multithreading with 6 threads.
[03/23 21:54:23    221s] #begin processing metal fill model file
[03/23 21:54:23    221s] #end processing metal fill model file
[03/23 21:54:23    221s] #Length limit = 200 pitches
[03/23 21:54:23    221s] #opt mode = 2
[03/23 21:54:23    221s] #Finish check_net_pin_list step Fix net pin list
[03/23 21:54:23    221s] #Start generate extraction boxes.
[03/23 21:54:23    221s] #
[03/23 21:54:23    221s] #Extract using 30 x 30 Hboxes
[03/23 21:54:23    221s] #3x4 initial hboxes
[03/23 21:54:23    221s] #Use area based hbox pruning.
[03/23 21:54:23    221s] #0/0 hboxes pruned.
[03/23 21:54:23    221s] #Complete generating extraction boxes.
[03/23 21:54:23    221s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 21:54:23    221s] #Process 0 special clock nets for rc extraction
[03/23 21:54:23    221s] #Total 2689 nets were built. 73 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 21:54:24    223s] #Run Statistics for Extraction:
[03/23 21:54:24    223s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/23 21:54:24    223s] #   Increased memory =    59.00 (MB), total memory =  2446.89 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:24    223s] #Register nets and terms for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d
[03/23 21:54:24    223s] #Finish registering nets and terms for rcdb.
[03/23 21:54:24    223s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2396.83 (MB), peak = 2955.45 (MB)
[03/23 21:54:24    223s] #RC Statistics: 14264 Res, 7436 Ground Cap, 3118 XCap (Edge to Edge)
[03/23 21:54:24    223s] #RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1834.38 (6340), Avg L-Edge Length: 10550.03 (4539)
[03/23 21:54:24    223s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d.
[03/23 21:54:24    223s] #Start writing RC data.
[03/23 21:54:24    223s] #Finish writing RC data
[03/23 21:54:24    223s] #Finish writing rcdb with 16954 nodes, 14265 edges, and 6694 xcaps
[03/23 21:54:24    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2393.29 (MB), peak = 2955.45 (MB)
[03/23 21:54:24    223s] Restoring parasitic data from file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d' ...
[03/23 21:54:24    223s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d' for reading (mem: 3483.410M)
[03/23 21:54:24    223s] Reading RCDB with compressed RC data.
[03/23 21:54:24    223s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d' for content verification (mem: 3483.410M)
[03/23 21:54:24    223s] Reading RCDB with compressed RC data.
[03/23 21:54:24    223s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d': 0 access done (mem: 3483.410M)
[03/23 21:54:24    223s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d': 0 access done (mem: 3483.410M)
[03/23 21:54:24    223s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3483.410M)
[03/23 21:54:24    223s] Following multi-corner parasitics specified:
[03/23 21:54:24    223s] 	/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d (rcdb)
[03/23 21:54:24    223s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d' for reading (mem: 3483.410M)
[03/23 21:54:24    223s] Reading RCDB with compressed RC data.
[03/23 21:54:24    223s] 		Cell PE_top has rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d specified
[03/23 21:54:24    223s] Cell PE_top, hinst 
[03/23 21:54:24    223s] processing rcdb (/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 21:54:24    223s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_frow5n.rcdb.d': 0 access done (mem: 3499.410M)
[03/23 21:54:24    223s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3483.410M)
[03/23 21:54:24    223s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d' for reading (mem: 3483.410M)
[03/23 21:54:24    223s] Reading RCDB with compressed RC data.
[03/23 21:54:25    223s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3483.410M)
[03/23 21:54:25    223s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3483.410M)
[03/23 21:54:25    223s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 3483.410M)
[03/23 21:54:25    223s] #
[03/23 21:54:25    223s] #Restore RCDB.
[03/23 21:54:25    223s] #
[03/23 21:54:25    223s] #Complete tQuantus RC extraction.
[03/23 21:54:25    223s] #Cpu time = 00:00:03
[03/23 21:54:25    223s] #Elapsed time = 00:00:03
[03/23 21:54:25    223s] #Increased memory = 7.51 (MB)
[03/23 21:54:25    223s] #Total memory = 2393.30 (MB)
[03/23 21:54:25    223s] #Peak memory = 2955.45 (MB)
[03/23 21:54:25    223s] #
[03/23 21:54:25    223s] #73 inserted nodes are removed
[03/23 21:54:25    223s] ### export design design signature (78): route=889245537 fixed_route=889245537 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1947206506 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:54:25    223s] #	no debugging net set
[03/23 21:54:25    223s] #Start Inst Signature in MT(0)
[03/23 21:54:25    223s] #Start Net Signature in MT(6737624)
[03/23 21:54:25    223s] #Calculate SNet Signature in MT (69288273)
[03/23 21:54:25    224s] #Run time and memory report for RC extraction:
[03/23 21:54:25    224s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 21:54:25    224s] #Run Statistics for snet signature:
[03/23 21:54:25    224s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.46/6, scale score = 0.24.
[03/23 21:54:25    224s] #    Increased memory =    -0.02 (MB), total memory =  2379.62 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:25    224s] #Run Statistics for Net Final Signature:
[03/23 21:54:25    224s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:54:25    224s] #   Increased memory =     0.00 (MB), total memory =  2379.64 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:25    224s] #Run Statistics for Net launch:
[03/23 21:54:25    224s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.67/6, scale score = 0.78.
[03/23 21:54:25    224s] #    Increased memory =     0.02 (MB), total memory =  2379.64 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:25    224s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:54:25    224s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:54:25    224s] #   Increased memory =     0.00 (MB), total memory =  2379.62 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:25    224s] #Run Statistics for net signature:
[03/23 21:54:25    224s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.40/6, scale score = 0.57.
[03/23 21:54:25    224s] #    Increased memory =     0.02 (MB), total memory =  2379.64 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:25    224s] #Run Statistics for inst signature:
[03/23 21:54:25    224s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.13/6, scale score = 0.35.
[03/23 21:54:25    224s] #    Increased memory =    -0.35 (MB), total memory =  2379.62 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:25    224s] **optDesign ... cpu = 0:00:22, real = 0:00:16, mem = 2379.6M, totSessionCpu=0:03:44 **
[03/23 21:54:25    224s] Starting delay calculation for Setup views
[03/23 21:54:25    224s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:54:25    224s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 21:54:25    224s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:54:25    224s] #################################################################################
[03/23 21:54:25    224s] # Design Stage: PostRoute
[03/23 21:54:25    224s] # Design Name: PE_top
[03/23 21:54:25    224s] # Design Mode: 130nm
[03/23 21:54:25    224s] # Analysis Mode: MMMC OCV 
[03/23 21:54:25    224s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:54:25    224s] # Signoff Settings: SI On 
[03/23 21:54:25    224s] #################################################################################
[03/23 21:54:25    224s] Topological Sorting (REAL = 0:00:00.0, MEM = 3408.5M, InitMEM = 3408.5M)
[03/23 21:54:25    224s] Setting infinite Tws ...
[03/23 21:54:25    224s] First Iteration Infinite Tw... 
[03/23 21:54:25    224s] Calculate early delays in OCV mode...
[03/23 21:54:25    224s] Calculate late delays in OCV mode...
[03/23 21:54:25    224s] Start delay calculation (fullDC) (6 T). (MEM=3408.52)
[03/23 21:54:25    224s] End AAE Lib Interpolated Model. (MEM=3420.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:25    224s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d' for reading (mem: 3420.129M)
[03/23 21:54:25    224s] Reading RCDB with compressed RC data.
[03/23 21:54:25    224s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3420.1M)
[03/23 21:54:25    224s] AAE_INFO: 6 threads acquired from CTE.
[03/23 21:54:25    225s] Total number of fetched objects 2689
[03/23 21:54:25    225s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:54:25    225s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:25    225s] End delay calculation. (MEM=3669.22 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 21:54:25    225s] End delay calculation (fullDC). (MEM=3669.22 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 21:54:25    225s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 3669.2M) ***
[03/23 21:54:26    225s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3661.2M)
[03/23 21:54:26    225s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:54:26    225s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3661.2M)
[03/23 21:54:26    225s] Starting SI iteration 2
[03/23 21:54:26    225s] Calculate early delays in OCV mode...
[03/23 21:54:26    225s] Calculate late delays in OCV mode...
[03/23 21:54:26    225s] Start delay calculation (fullDC) (6 T). (MEM=3505.38)
[03/23 21:54:26    225s] End AAE Lib Interpolated Model. (MEM=3505.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:26    225s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:54:26    225s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:54:26    225s] Total number of fetched objects 2689
[03/23 21:54:26    225s] AAE_INFO-618: Total number of nets in the design is 2691,  5.1 percent of the nets selected for SI analysis
[03/23 21:54:26    225s] End delay calculation. (MEM=3774.51 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:54:26    225s] End delay calculation (fullDC). (MEM=3774.51 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:54:26    225s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3774.5M) ***
[03/23 21:54:26    226s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:01.0 totSessionCpu=0:03:46 mem=3780.5M)
[03/23 21:54:26    226s] End AAE Lib Interpolated Model. (MEM=3780.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:26    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3780.5M, EPOCH TIME: 1679622866.389385
[03/23 21:54:26    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:26    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:26    226s] 
[03/23 21:54:26    226s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:26    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.026, MEM:3812.5M, EPOCH TIME: 1679622866.415473
[03/23 21:54:26    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:26    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:26    226s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.051  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3811.0M, EPOCH TIME: 1679622866.489304
[03/23 21:54:26    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:26    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:26    226s] 
[03/23 21:54:26    226s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:26    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.018, MEM:3812.5M, EPOCH TIME: 1679622866.507514
[03/23 21:54:26    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:26    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:26    226s] Density: 31.569%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:17, mem = 2593.4M, totSessionCpu=0:03:46 **
[03/23 21:54:26    226s] Executing marking Critical Nets1
[03/23 21:54:26    226s] **INFO: flowCheckPoint #6 OptimizationRecovery
[03/23 21:54:26    226s] *** Timing NOT met, worst failing slack is 0.046
[03/23 21:54:26    226s] *** Check timing (0:00:00.0)
[03/23 21:54:26    226s] VT info 8.01024641873 5
[03/23 21:54:26    226s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 21:54:26    226s] Running postRoute recovery in postEcoRoute mode
[03/23 21:54:26    226s] **optDesign ... cpu = 0:00:24, real = 0:00:17, mem = 2593.4M, totSessionCpu=0:03:46 **
[03/23 21:54:26    226s]   Timing/DRV Snapshot: (TGT)
[03/23 21:54:26    226s]      Weighted WNS: -0.000
[03/23 21:54:26    226s]       All  PG WNS: -0.004
[03/23 21:54:26    226s]       High PG WNS: 0.000
[03/23 21:54:26    226s]       All  PG TNS: 0.000
[03/23 21:54:26    226s]       High PG TNS: 0.000
[03/23 21:54:26    226s]       Low  PG TNS: 0.000
[03/23 21:54:26    226s]          Tran DRV: 0 (0)
[03/23 21:54:26    226s]           Cap DRV: 0 (0)
[03/23 21:54:26    226s]        Fanout DRV: 0 (17)
[03/23 21:54:26    226s]            Glitch: 0 (0)
[03/23 21:54:26    226s]    Category Slack: { [L, -0.004] [H, 0.001] }
[03/23 21:54:26    226s] 
[03/23 21:54:26    226s] Checking setup slack degradation ...
[03/23 21:54:26    226s] 
[03/23 21:54:26    226s] Recovery Manager:
[03/23 21:54:26    226s]   Low  Effort WNS Jump: 0.004 (REF: 0.000, TGT: -0.004, Threshold: 0.150) - Skip
[03/23 21:54:26    226s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/23 21:54:26    226s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/23 21:54:26    226s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/23 21:54:26    226s] 
[03/23 21:54:26    226s] Checking DRV degradation...
[03/23 21:54:26    226s] 
[03/23 21:54:26    226s] Recovery Manager:
[03/23 21:54:26    226s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:54:26    226s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:54:26    226s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:54:26    226s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:54:26    226s] 
[03/23 21:54:26    226s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 21:54:26    226s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3554.66M, totSessionCpu=0:03:47).
[03/23 21:54:26    226s] **optDesign ... cpu = 0:00:25, real = 0:00:17, mem = 2593.5M, totSessionCpu=0:03:47 **
[03/23 21:54:26    226s] 
[03/23 21:54:26    226s] Latch borrow mode reset to max_borrow
[03/23 21:54:26    226s] **INFO: flowCheckPoint #7 FinalSummary
[03/23 21:54:26    226s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
[03/23 21:54:26    226s] **optDesign ... cpu = 0:00:25, real = 0:00:17, mem = 2589.0M, totSessionCpu=0:03:47 **
[03/23 21:54:26    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3516.1M, EPOCH TIME: 1679622866.751084
[03/23 21:54:26    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:26    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:26    226s] 
[03/23 21:54:26    226s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:26    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.031, MEM:3548.1M, EPOCH TIME: 1679622866.782486
[03/23 21:54:26    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:26    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.051  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3555.8M, EPOCH TIME: 1679622869.350440
[03/23 21:54:29    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:29    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.016, MEM:3557.3M, EPOCH TIME: 1679622869.366725
[03/23 21:54:29    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:29    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] Density: 31.569%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3557.3M, EPOCH TIME: 1679622869.375327
[03/23 21:54:29    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:29    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:3557.3M, EPOCH TIME: 1679622869.398669
[03/23 21:54:29    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:29    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] **optDesign ... cpu = 0:00:25, real = 0:00:20, mem = 2594.9M, totSessionCpu=0:03:47 **
[03/23 21:54:29    227s]  ReSet Options after AAE Based Opt flow 
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:29    227s] Deleting Lib Analyzer.
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:29    227s] *** Finished optDesign ***
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:25.5 real=0:00:20.1)
[03/23 21:54:29    227s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:29    227s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.5 real=0:00:06.1)
[03/23 21:54:29    227s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.9 real=0:00:01.6)
[03/23 21:54:29    227s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:29    227s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.7 real=0:00:01.4)
[03/23 21:54:29    227s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.8 real=0:00:01.6)
[03/23 21:54:29    227s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:03.7 real=0:00:02.8)
[03/23 21:54:29    227s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[03/23 21:54:29    227s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:04.3 real=0:00:01.6)
[03/23 21:54:29    227s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.4 real=0:00:01.2)
[03/23 21:54:29    227s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:29    227s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[03/23 21:54:29    227s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:29    227s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:54:29    227s] Info: Destroy the CCOpt slew target map.
[03/23 21:54:29    227s] clean pInstBBox. size 0
[03/23 21:54:29    227s] All LLGs are deleted
[03/23 21:54:29    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3549.3M, EPOCH TIME: 1679622869.473973
[03/23 21:54:29    227s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3549.3M, EPOCH TIME: 1679622869.474071
[03/23 21:54:29    227s] Info: pop threads available for lower-level modules during optimization.
[03/23 21:54:29    227s] *** optDesign #3 [finish] : cpu/real = 0:00:25.5/0:00:20.0 (1.3), totSession cpu/real = 0:03:47.5/0:04:53.0 (0.8), mem = 3549.3M
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] =============================================================================================
[03/23 21:54:29    227s]  Final TAT Report : optDesign #3                                                21.14-s109_1
[03/23 21:54:29    227s] =============================================================================================
[03/23 21:54:29    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:29    227s] ---------------------------------------------------------------------------------------------
[03/23 21:54:29    227s] [ InitOpt                ]      1   0:00:00.4  (   2.1 % )     0:00:00.5 /  0:00:00.6    1.4
[03/23 21:54:29    227s] [ WnsOpt                 ]      1   0:00:01.8  (   9.1 % )     0:00:01.8 /  0:00:02.6    1.4
[03/23 21:54:29    227s] [ DrvOpt                 ]      1   0:00:01.4  (   6.9 % )     0:00:01.4 /  0:00:01.5    1.1
[03/23 21:54:29    227s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:29    227s] [ LayerAssignment        ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 21:54:29    227s] [ OptSummaryReport       ]      5   0:00:00.4  (   1.9 % )     0:00:03.2 /  0:00:01.4    0.4
[03/23 21:54:29    227s] [ DrvReport              ]      9   0:00:02.5  (  12.6 % )     0:00:02.5 /  0:00:00.5    0.2
[03/23 21:54:29    227s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:54:29    227s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   3.7 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 21:54:29    227s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:54:29    227s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.4
[03/23 21:54:29    227s] [ ClockDrv               ]      1   0:00:01.3  (   6.7 % )     0:00:01.3 /  0:00:01.6    1.2
[03/23 21:54:29    227s] [ EcoRoute               ]      1   0:00:01.6  (   7.8 % )     0:00:01.6 /  0:00:04.2    2.7
[03/23 21:54:29    227s] [ ExtractRC              ]      2   0:00:06.1  (  30.5 % )     0:00:06.1 /  0:00:06.5    1.1
[03/23 21:54:29    227s] [ TimingUpdate           ]     19   0:00:01.7  (   8.4 % )     0:00:02.6 /  0:00:05.4    2.1
[03/23 21:54:29    227s] [ FullDelayCalc          ]      4   0:00:00.9  (   4.6 % )     0:00:00.9 /  0:00:02.6    2.8
[03/23 21:54:29    227s] [ TimingReport           ]      5   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.3    2.1
[03/23 21:54:29    227s] [ GenerateReports        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 21:54:29    227s] [ MISC                   ]          0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 21:54:29    227s] ---------------------------------------------------------------------------------------------
[03/23 21:54:29    227s]  optDesign #3 TOTAL                 0:00:20.0  ( 100.0 % )     0:00:20.0 /  0:00:25.5    1.3
[03/23 21:54:29    227s] ---------------------------------------------------------------------------------------------
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
[03/23 21:54:29    227s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2581.5M, totSessionCpu=0:03:48 **
[03/23 21:54:29    227s] *** optDesign #4 [begin] : totSession cpu/real = 0:03:47.5/0:04:53.0 (0.8), mem = 3542.3M
[03/23 21:54:29    227s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:54:29    227s] GigaOpt running with 6 threads.
[03/23 21:54:29    227s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:47.5/0:04:53.0 (0.8), mem = 3542.3M
[03/23 21:54:29    227s] **INFO: User settings:
[03/23 21:54:29    227s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 21:54:29    227s] setNanoRouteMode -drouteAutoStop                                false
[03/23 21:54:29    227s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 21:54:29    227s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 21:54:29    227s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 21:54:29    227s] setNanoRouteMode -drouteStartIteration                          0
[03/23 21:54:29    227s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 21:54:29    227s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 21:54:29    227s] setNanoRouteMode -extractDesignSignature                        79646273
[03/23 21:54:29    227s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 21:54:29    227s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 21:54:29    227s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 21:54:29    227s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 21:54:29    227s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 21:54:29    227s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 21:54:29    227s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 21:54:29    227s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 21:54:29    227s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 21:54:29    227s] setNanoRouteMode -routeSiEffort                                 max
[03/23 21:54:29    227s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 21:54:29    227s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 21:54:29    227s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 21:54:29    227s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 21:54:29    227s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 21:54:29    227s] setNanoRouteMode -timingEngine                                  .timing_file_219604.tif.gz
[03/23 21:54:29    227s] setDesignMode -process                                          130
[03/23 21:54:29    227s] setExtractRCMode -coupled                                       true
[03/23 21:54:29    227s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 21:54:29    227s] setExtractRCMode -effortLevel                                   medium
[03/23 21:54:29    227s] setExtractRCMode -engine                                        postRoute
[03/23 21:54:29    227s] setExtractRCMode -noCleanRCDB                                   true
[03/23 21:54:29    227s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 21:54:29    227s] setExtractRCMode -relative_c_th                                 1
[03/23 21:54:29    227s] setExtractRCMode -total_c_th                                    0
[03/23 21:54:29    227s] setDelayCalMode -enable_high_fanout                             true
[03/23 21:54:29    227s] setDelayCalMode -engine                                         aae
[03/23 21:54:29    227s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 21:54:29    227s] setDelayCalMode -reportOutBound                                 true
[03/23 21:54:29    227s] setDelayCalMode -SIAware                                        true
[03/23 21:54:29    227s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 21:54:29    227s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 21:54:29    227s] setOptMode -addInst                                             true
[03/23 21:54:29    227s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 21:54:29    227s] setOptMode -allEndPoints                                        true
[03/23 21:54:29    227s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 21:54:29    227s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 21:54:29    227s] setOptMode -deleteInst                                          true
[03/23 21:54:29    227s] setOptMode -drcMargin                                           0.1
[03/23 21:54:29    227s] setOptMode -effort                                              high
[03/23 21:54:29    227s] setOptMode -fixDrc                                              true
[03/23 21:54:29    227s] setOptMode -fixFanoutLoad                                       true
[03/23 21:54:29    227s] setOptMode -holdTargetSlack                                     0.05
[03/23 21:54:29    227s] setOptMode -maxLength                                           1000
[03/23 21:54:29    227s] setOptMode -optimizeFF                                          true
[03/23 21:54:29    227s] setOptMode -preserveAllSequential                               false
[03/23 21:54:29    227s] setOptMode -restruct                                            false
[03/23 21:54:29    227s] setOptMode -setupTargetSlack                                    0.05
[03/23 21:54:29    227s] setOptMode -usefulSkew                                          false
[03/23 21:54:29    227s] setOptMode -usefulSkewCTS                                       true
[03/23 21:54:29    227s] setSIMode -separate_delta_delay_on_data                         true
[03/23 21:54:29    227s] setPlaceMode -place_global_max_density                          0.8
[03/23 21:54:29    227s] setPlaceMode -place_global_uniform_density                      true
[03/23 21:54:29    227s] setPlaceMode -timingDriven                                      true
[03/23 21:54:29    227s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 21:54:29    227s] setAnalysisMode -checkType                                      setup
[03/23 21:54:29    227s] setAnalysisMode -clkSrcPath                                     true
[03/23 21:54:29    227s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 21:54:29    227s] setAnalysisMode -cppr                                           both
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:29    227s] Summary for sequential cells identification: 
[03/23 21:54:29    227s]   Identified SBFF number: 112
[03/23 21:54:29    227s]   Identified MBFF number: 0
[03/23 21:54:29    227s]   Identified SB Latch number: 0
[03/23 21:54:29    227s]   Identified MB Latch number: 0
[03/23 21:54:29    227s]   Not identified SBFF number: 8
[03/23 21:54:29    227s]   Not identified MBFF number: 0
[03/23 21:54:29    227s]   Not identified SB Latch number: 0
[03/23 21:54:29    227s]   Not identified MB Latch number: 0
[03/23 21:54:29    227s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:29    227s]  Visiting view : setupAnalysis
[03/23 21:54:29    227s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:29    227s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:29    227s]  Visiting view : holdAnalysis
[03/23 21:54:29    227s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:29    227s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:29    227s] TLC MultiMap info (StdDelay):
[03/23 21:54:29    227s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:29    227s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:29    227s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:29    227s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:29    227s]  Setting StdDelay to: 22.7ps
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:29    227s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 21:54:29    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:3546.3M, EPOCH TIME: 1679622869.538631
[03/23 21:54:29    227s] Processing tracks to init pin-track alignment.
[03/23 21:54:29    227s] z: 2, totalTracks: 1
[03/23 21:54:29    227s] z: 4, totalTracks: 1
[03/23 21:54:29    227s] z: 6, totalTracks: 1
[03/23 21:54:29    227s] z: 8, totalTracks: 1
[03/23 21:54:29    227s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:29    227s] All LLGs are deleted
[03/23 21:54:29    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3546.3M, EPOCH TIME: 1679622869.541057
[03/23 21:54:29    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3546.3M, EPOCH TIME: 1679622869.541365
[03/23 21:54:29    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3546.3M, EPOCH TIME: 1679622869.542163
[03/23 21:54:29    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3610.3M, EPOCH TIME: 1679622869.544358
[03/23 21:54:29    227s] Max number of tech site patterns supported in site array is 256.
[03/23 21:54:29    227s] Core basic site is IBM13SITE
[03/23 21:54:29    227s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3610.3M, EPOCH TIME: 1679622869.554014
[03/23 21:54:29    227s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:54:29    227s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:54:29    227s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:3642.3M, EPOCH TIME: 1679622869.559345
[03/23 21:54:29    227s] Fast DP-INIT is on for default
[03/23 21:54:29    227s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:54:29    227s] Atter site array init, number of instance map data is 0.
[03/23 21:54:29    227s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.017, MEM:3642.3M, EPOCH TIME: 1679622869.561564
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:29    227s] OPERPROF:     Starting CMU at level 3, MEM:3642.3M, EPOCH TIME: 1679622869.562505
[03/23 21:54:29    227s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:3642.3M, EPOCH TIME: 1679622869.567440
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:54:29    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:3546.3M, EPOCH TIME: 1679622869.568937
[03/23 21:54:29    227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3546.3M, EPOCH TIME: 1679622869.569071
[03/23 21:54:29    227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3546.3M, EPOCH TIME: 1679622869.571855
[03/23 21:54:29    227s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3546.3MB).
[03/23 21:54:29    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.036, MEM:3546.3M, EPOCH TIME: 1679622869.574251
[03/23 21:54:29    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3546.3M, EPOCH TIME: 1679622869.574414
[03/23 21:54:29    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:29    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:29    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.008, MEM:3542.3M, EPOCH TIME: 1679622869.582715
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] Creating Lib Analyzer ...
[03/23 21:54:29    227s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:29    227s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:29    227s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:29    227s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:54:29    227s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:29    227s] 
[03/23 21:54:29    227s] {RT rc-typ 0 4 4 0}
[03/23 21:54:30    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:48 mem=3548.3M
[03/23 21:54:30    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:48 mem=3548.3M
[03/23 21:54:30    228s] Creating Lib Analyzer, finished. 
[03/23 21:54:30    228s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2591.5M, totSessionCpu=0:03:48 **
[03/23 21:54:30    228s] Existing Dirty Nets : 0
[03/23 21:54:30    228s] New Signature Flow (optDesignCheckOptions) ....
[03/23 21:54:30    228s] #Taking db snapshot
[03/23 21:54:30    228s] #Taking db snapshot ... done
[03/23 21:54:30    228s] OPERPROF: Starting checkPlace at level 1, MEM:3548.3M, EPOCH TIME: 1679622870.317223
[03/23 21:54:30    228s] Processing tracks to init pin-track alignment.
[03/23 21:54:30    228s] z: 2, totalTracks: 1
[03/23 21:54:30    228s] z: 4, totalTracks: 1
[03/23 21:54:30    228s] z: 6, totalTracks: 1
[03/23 21:54:30    228s] z: 8, totalTracks: 1
[03/23 21:54:30    228s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:30    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3548.3M, EPOCH TIME: 1679622870.319761
[03/23 21:54:30    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:30    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.015, MEM:3548.3M, EPOCH TIME: 1679622870.335039
[03/23 21:54:30    228s] Begin checking placement ... (start mem=3548.3M, init mem=3548.3M)
[03/23 21:54:30    228s] Begin checking exclusive groups violation ...
[03/23 21:54:30    228s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 21:54:30    228s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] Running CheckPlace using 6 threads!...
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] ...checkPlace MT is done!
[03/23 21:54:30    228s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3548.3M, EPOCH TIME: 1679622870.352714
[03/23 21:54:30    228s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3548.3M, EPOCH TIME: 1679622870.354873
[03/23 21:54:30    228s] *info: Placed = 2622           (Fixed = 24)
[03/23 21:54:30    228s] *info: Unplaced = 0           
[03/23 21:54:30    228s] Placement Density:31.57%(34779/110167)
[03/23 21:54:30    228s] Placement Density (including fixed std cells):31.57%(34779/110167)
[03/23 21:54:30    228s] All LLGs are deleted
[03/23 21:54:30    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:54:30    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3548.3M, EPOCH TIME: 1679622870.356674
[03/23 21:54:30    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3548.3M, EPOCH TIME: 1679622870.356927
[03/23 21:54:30    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3548.3M)
[03/23 21:54:30    228s] OPERPROF: Finished checkPlace at level 1, CPU:0.069, REAL:0.041, MEM:3548.3M, EPOCH TIME: 1679622870.357993
[03/23 21:54:30    228s]  Initial DC engine is -> aae
[03/23 21:54:30    228s]  
[03/23 21:54:30    228s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 21:54:30    228s]  
[03/23 21:54:30    228s]  
[03/23 21:54:30    228s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 21:54:30    228s]  
[03/23 21:54:30    228s] Reset EOS DB
[03/23 21:54:30    228s] Ignoring AAE DB Resetting ...
[03/23 21:54:30    228s]  Set Options for AAE Based Opt flow 
[03/23 21:54:30    228s] *** optDesign -postRoute ***
[03/23 21:54:30    228s] DRC Margin: user margin 0.1; extra margin 0
[03/23 21:54:30    228s] Setup Target Slack: user slack 0.05
[03/23 21:54:30    228s] Hold Target Slack: user slack 0.05
[03/23 21:54:30    228s] All LLGs are deleted
[03/23 21:54:30    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3548.3M, EPOCH TIME: 1679622870.366165
[03/23 21:54:30    228s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3548.3M, EPOCH TIME: 1679622870.366493
[03/23 21:54:30    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3548.3M, EPOCH TIME: 1679622870.367419
[03/23 21:54:30    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3612.3M, EPOCH TIME: 1679622870.369818
[03/23 21:54:30    228s] Max number of tech site patterns supported in site array is 256.
[03/23 21:54:30    228s] Core basic site is IBM13SITE
[03/23 21:54:30    228s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3612.3M, EPOCH TIME: 1679622870.385786
[03/23 21:54:30    228s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:54:30    228s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:54:30    228s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.007, MEM:3644.3M, EPOCH TIME: 1679622870.392728
[03/23 21:54:30    228s] Fast DP-INIT is on for default
[03/23 21:54:30    228s] Atter site array init, number of instance map data is 0.
[03/23 21:54:30    228s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:3644.3M, EPOCH TIME: 1679622870.394711
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:30    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:3548.3M, EPOCH TIME: 1679622870.396483
[03/23 21:54:30    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:30    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:30    228s] Deleting Lib Analyzer.
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:30    228s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:30    228s] Summary for sequential cells identification: 
[03/23 21:54:30    228s]   Identified SBFF number: 112
[03/23 21:54:30    228s]   Identified MBFF number: 0
[03/23 21:54:30    228s]   Identified SB Latch number: 0
[03/23 21:54:30    228s]   Identified MB Latch number: 0
[03/23 21:54:30    228s]   Not identified SBFF number: 8
[03/23 21:54:30    228s]   Not identified MBFF number: 0
[03/23 21:54:30    228s]   Not identified SB Latch number: 0
[03/23 21:54:30    228s]   Not identified MB Latch number: 0
[03/23 21:54:30    228s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:30    228s]  Visiting view : setupAnalysis
[03/23 21:54:30    228s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:30    228s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:30    228s]  Visiting view : holdAnalysis
[03/23 21:54:30    228s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:30    228s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:30    228s] TLC MultiMap info (StdDelay):
[03/23 21:54:30    228s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:30    228s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:30    228s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:30    228s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:30    228s]  Setting StdDelay to: 22.7ps
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:30    228s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:00.9 (1.1), totSession cpu/real = 0:03:48.6/0:04:54.0 (0.8), mem = 3548.3M
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] =============================================================================================
[03/23 21:54:30    228s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.14-s109_1
[03/23 21:54:30    228s] =============================================================================================
[03/23 21:54:30    228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:30    228s] ---------------------------------------------------------------------------------------------
[03/23 21:54:30    228s] [ CellServerInit         ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 21:54:30    228s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  76.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:54:30    228s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:30    228s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:30    228s] [ CheckPlace             ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:54:30    228s] [ MISC                   ]          0:00:00.2  (  16.9 % )     0:00:00.2 /  0:00:00.2    1.3
[03/23 21:54:30    228s] ---------------------------------------------------------------------------------------------
[03/23 21:54:30    228s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.1
[03/23 21:54:30    228s] ---------------------------------------------------------------------------------------------
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] ** INFO : this run is activating 'postRoute' automaton
[03/23 21:54:30    228s] **INFO: flowCheckPoint #8 InitialSummary
[03/23 21:54:30    228s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d': 2689 access done (mem: 3548.293M)
[03/23 21:54:30    228s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 21:54:30    228s] #Start Inst Signature in MT(0)
[03/23 21:54:30    228s] #Start Net Signature in MT(6737624)
[03/23 21:54:30    228s] #Calculate SNet Signature in MT (69288273)
[03/23 21:54:30    228s] #Run time and memory report for RC extraction:
[03/23 21:54:30    228s] #RC extraction running on  Xeon 4.06GHz 12288KB Cache 12CPU.
[03/23 21:54:30    228s] #Run Statistics for snet signature:
[03/23 21:54:30    228s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.96/6, scale score = 0.16.
[03/23 21:54:30    228s] #    Increased memory =    -0.03 (MB), total memory =  2584.44 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:30    228s] #Run Statistics for Net Final Signature:
[03/23 21:54:30    228s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:54:30    228s] #   Increased memory =     0.00 (MB), total memory =  2584.47 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:30    228s] #Run Statistics for Net launch:
[03/23 21:54:30    228s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.04/6, scale score = 0.67.
[03/23 21:54:30    228s] #    Increased memory =     0.03 (MB), total memory =  2584.47 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:30    228s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:54:30    228s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:54:30    228s] #   Increased memory =     0.00 (MB), total memory =  2584.44 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:30    228s] #Run Statistics for net signature:
[03/23 21:54:30    228s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.11/6, scale score = 0.52.
[03/23 21:54:30    228s] #    Increased memory =     0.03 (MB), total memory =  2584.47 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:30    228s] #Run Statistics for inst signature:
[03/23 21:54:30    228s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.77/6, scale score = 0.29.
[03/23 21:54:30    228s] #    Increased memory =    -6.60 (MB), total memory =  2584.44 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:30    228s] tQuantus: Original signature = 79646273, new signature = 79646273
[03/23 21:54:30    228s] tQuantus: Design is clean by design signature
[03/23 21:54:30    228s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d' for reading (mem: 3540.293M)
[03/23 21:54:30    228s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3540.293M)
[03/23 21:54:30    228s] The design is extracted. Skipping TQuantus.
[03/23 21:54:30    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3540.3M, EPOCH TIME: 1679622870.462333
[03/23 21:54:30    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:30    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:3540.3M, EPOCH TIME: 1679622870.481628
[03/23 21:54:30    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:30    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] **INFO: flowCheckPoint #9 OptimizationHold
[03/23 21:54:30    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3568.9M, EPOCH TIME: 1679622870.491039
[03/23 21:54:30    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:30    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.032, MEM:3568.9M, EPOCH TIME: 1679622870.523239
[03/23 21:54:30    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:30    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:30    228s] GigaOpt Hold Optimizer is used
[03/23 21:54:30    228s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d' for reading (mem: 3568.910M)
[03/23 21:54:30    228s] Reading RCDB with compressed RC data.
[03/23 21:54:30    228s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3570.9M)
[03/23 21:54:30    228s] End AAE Lib Interpolated Model. (MEM=3570.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] Creating Lib Analyzer ...
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:30    228s] Summary for sequential cells identification: 
[03/23 21:54:30    228s]   Identified SBFF number: 112
[03/23 21:54:30    228s]   Identified MBFF number: 0
[03/23 21:54:30    228s]   Identified SB Latch number: 0
[03/23 21:54:30    228s]   Identified MB Latch number: 0
[03/23 21:54:30    228s]   Not identified SBFF number: 8
[03/23 21:54:30    228s]   Not identified MBFF number: 0
[03/23 21:54:30    228s]   Not identified SB Latch number: 0
[03/23 21:54:30    228s]   Not identified MB Latch number: 0
[03/23 21:54:30    228s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:30    228s]  Visiting view : setupAnalysis
[03/23 21:54:30    228s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:30    228s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:30    228s]  Visiting view : holdAnalysis
[03/23 21:54:30    228s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:30    228s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:30    228s] TLC MultiMap info (StdDelay):
[03/23 21:54:30    228s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:30    228s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:30    228s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:30    228s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:30    228s]  Setting StdDelay to: 22.7ps
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:30    228s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:30    228s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:30    228s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:30    228s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:54:30    228s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:30    228s] 
[03/23 21:54:30    228s] {RT rc-typ 0 4 4 0}
[03/23 21:54:31    229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:49 mem=3578.9M
[03/23 21:54:31    229s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:49 mem=3578.9M
[03/23 21:54:31    229s] Creating Lib Analyzer, finished. 
[03/23 21:54:31    229s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:49 mem=3578.9M ***
[03/23 21:54:31    229s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:49.4/0:04:54.8 (0.8), mem = 3578.9M
[03/23 21:54:31    229s] Effort level <high> specified for reg2reg path_group
[03/23 21:54:31    229s] Saving timing graph ...
[03/23 21:54:31    230s] Done save timing graph
[03/23 21:54:31    230s] 
[03/23 21:54:31    230s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:31    230s] Deleting Lib Analyzer.
[03/23 21:54:31    230s] 
[03/23 21:54:31    230s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:31    230s] Starting delay calculation for Hold views
[03/23 21:54:31    230s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:54:31    230s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 21:54:31    230s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:54:32    230s] #################################################################################
[03/23 21:54:32    230s] # Design Stage: PostRoute
[03/23 21:54:32    230s] # Design Name: PE_top
[03/23 21:54:32    230s] # Design Mode: 130nm
[03/23 21:54:32    230s] # Analysis Mode: MMMC OCV 
[03/23 21:54:32    230s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:54:32    230s] # Signoff Settings: SI On 
[03/23 21:54:32    230s] #################################################################################
[03/23 21:54:32    230s] Topological Sorting (REAL = 0:00:00.0, MEM = 3658.8M, InitMEM = 3658.8M)
[03/23 21:54:32    230s] Setting infinite Tws ...
[03/23 21:54:32    230s] First Iteration Infinite Tw... 
[03/23 21:54:32    230s] Calculate late delays in OCV mode...
[03/23 21:54:32    230s] Calculate early delays in OCV mode...
[03/23 21:54:32    230s] Start delay calculation (fullDC) (6 T). (MEM=3658.82)
[03/23 21:54:32    230s] End AAE Lib Interpolated Model. (MEM=3670.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:32    231s] Total number of fetched objects 2689
[03/23 21:54:32    231s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:54:32    231s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:32    231s] End delay calculation. (MEM=3754.75 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 21:54:32    231s] End delay calculation (fullDC). (MEM=3754.75 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 21:54:32    231s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 3754.7M) ***
[03/23 21:54:32    231s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3746.7M)
[03/23 21:54:32    231s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:54:32    231s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3746.7M)
[03/23 21:54:32    231s] 
[03/23 21:54:32    231s] Executing IPO callback for view pruning ..
[03/23 21:54:32    231s] Starting SI iteration 2
[03/23 21:54:32    231s] Calculate late delays in OCV mode...
[03/23 21:54:32    231s] Calculate early delays in OCV mode...
[03/23 21:54:32    231s] Start delay calculation (fullDC) (6 T). (MEM=3551.9)
[03/23 21:54:32    231s] End AAE Lib Interpolated Model. (MEM=3551.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:32    231s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:54:32    231s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:54:32    231s] Total number of fetched objects 2689
[03/23 21:54:32    231s] AAE_INFO-618: Total number of nets in the design is 2691,  0.0 percent of the nets selected for SI analysis
[03/23 21:54:32    231s] End delay calculation. (MEM=3787.89 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:54:32    231s] End delay calculation (fullDC). (MEM=3787.89 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:54:32    231s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3787.9M) ***
[03/23 21:54:32    232s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:03:52 mem=3793.9M)
[03/23 21:54:32    232s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:54:32    232s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:54:32    232s] 
[03/23 21:54:32    232s] Active hold views:
[03/23 21:54:32    232s]  holdAnalysis
[03/23 21:54:32    232s]   Dominating endpoints: 0
[03/23 21:54:32    232s]   Dominating TNS: -0.000
[03/23 21:54:32    232s] 
[03/23 21:54:32    232s] Done building cte hold timing graph (fixHold) cpu=0:00:02.9 real=0:00:01.0 totSessionCpu=0:03:52 mem=3824.4M ***
[03/23 21:54:32    232s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.0 real=0:00:01.0 totSessionCpu=0:03:52 mem=3824.4M ***
[03/23 21:54:32    232s] Restoring timing graph ...
[03/23 21:54:33    232s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 21:54:33    232s] Done restore timing graph
[03/23 21:54:33    232s] Done building cte setup timing graph (fixHold) cpu=0:00:03.5 real=0:00:02.0 totSessionCpu=0:03:53 mem=3959.0M ***
[03/23 21:54:33    233s] *info: category slack lower bound [L -4.3] default
[03/23 21:54:33    233s] *info: category slack lower bound [H 0.0] reg2reg 
[03/23 21:54:33    233s] --------------------------------------------------- 
[03/23 21:54:33    233s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 21:54:33    233s] --------------------------------------------------- 
[03/23 21:54:33    233s]          WNS    reg2regWNS
[03/23 21:54:33    233s]    -0.004 ns      0.001 ns
[03/23 21:54:33    233s] --------------------------------------------------- 
[03/23 21:54:33    233s]   Timing/DRV Snapshot: (REF)
[03/23 21:54:33    233s]      Weighted WNS: -0.000
[03/23 21:54:33    233s]       All  PG WNS: -0.004
[03/23 21:54:33    233s]       High PG WNS: 0.000
[03/23 21:54:33    233s]       All  PG TNS: 0.000
[03/23 21:54:33    233s]       High PG TNS: 0.000
[03/23 21:54:33    233s]       Low  PG TNS: 0.000
[03/23 21:54:33    233s]          Tran DRV: 0 (0)
[03/23 21:54:33    233s]           Cap DRV: 0 (0)
[03/23 21:54:33    233s]        Fanout DRV: 0 (17)
[03/23 21:54:33    233s]            Glitch: 0 (0)
[03/23 21:54:33    233s]    Category Slack: { [L, -0.004] [H, 0.001] }
[03/23 21:54:33    233s] 
[03/23 21:54:33    233s] 
[03/23 21:54:33    233s] Creating Lib Analyzer ...
[03/23 21:54:33    233s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:54:33    233s] 
[03/23 21:54:33    233s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:33    233s] Summary for sequential cells identification: 
[03/23 21:54:33    233s]   Identified SBFF number: 112
[03/23 21:54:33    233s]   Identified MBFF number: 0
[03/23 21:54:33    233s]   Identified SB Latch number: 0
[03/23 21:54:33    233s]   Identified MB Latch number: 0
[03/23 21:54:33    233s]   Not identified SBFF number: 8
[03/23 21:54:33    233s]   Not identified MBFF number: 0
[03/23 21:54:33    233s]   Not identified SB Latch number: 0
[03/23 21:54:33    233s]   Not identified MB Latch number: 0
[03/23 21:54:33    233s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:33    233s]  Visiting view : setupAnalysis
[03/23 21:54:33    233s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:33    233s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:33    233s]  Visiting view : holdAnalysis
[03/23 21:54:33    233s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:33    233s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:33    233s] TLC MultiMap info (StdDelay):
[03/23 21:54:33    233s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:33    233s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:33    233s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:33    233s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:33    233s]  Setting StdDelay to: 22.7ps
[03/23 21:54:33    233s] 
[03/23 21:54:33    233s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:33    233s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:33    233s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:33    233s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:33    233s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:54:33    233s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:33    233s] 
[03/23 21:54:33    233s] {RT rc-typ 0 4 4 0}
[03/23 21:54:34    233s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:54 mem=3968.5M
[03/23 21:54:34    233s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:54 mem=3968.5M
[03/23 21:54:34    233s] Creating Lib Analyzer, finished. 
[03/23 21:54:34    233s] OPTC: m1 20.0 20.0
[03/23 21:54:34    233s] Setting latch borrow mode to budget during optimization.
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:34    234s] Deleting Lib Analyzer.
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:34    234s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:34    234s] Summary for sequential cells identification: 
[03/23 21:54:34    234s]   Identified SBFF number: 112
[03/23 21:54:34    234s]   Identified MBFF number: 0
[03/23 21:54:34    234s]   Identified SB Latch number: 0
[03/23 21:54:34    234s]   Identified MB Latch number: 0
[03/23 21:54:34    234s]   Not identified SBFF number: 8
[03/23 21:54:34    234s]   Not identified MBFF number: 0
[03/23 21:54:34    234s]   Not identified SB Latch number: 0
[03/23 21:54:34    234s]   Not identified MB Latch number: 0
[03/23 21:54:34    234s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:34    234s]  Visiting view : setupAnalysis
[03/23 21:54:34    234s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:34    234s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:34    234s]  Visiting view : holdAnalysis
[03/23 21:54:34    234s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:34    234s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:34    234s] TLC MultiMap info (StdDelay):
[03/23 21:54:34    234s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:34    234s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:34    234s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:34    234s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:34    234s]  Setting StdDelay to: 22.7ps
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] Creating Lib Analyzer ...
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:34    234s] Summary for sequential cells identification: 
[03/23 21:54:34    234s]   Identified SBFF number: 112
[03/23 21:54:34    234s]   Identified MBFF number: 0
[03/23 21:54:34    234s]   Identified SB Latch number: 0
[03/23 21:54:34    234s]   Identified MB Latch number: 0
[03/23 21:54:34    234s]   Not identified SBFF number: 8
[03/23 21:54:34    234s]   Not identified MBFF number: 0
[03/23 21:54:34    234s]   Not identified SB Latch number: 0
[03/23 21:54:34    234s]   Not identified MB Latch number: 0
[03/23 21:54:34    234s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:34    234s]  Visiting view : setupAnalysis
[03/23 21:54:34    234s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:34    234s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:34    234s]  Visiting view : holdAnalysis
[03/23 21:54:34    234s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:34    234s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:34    234s] TLC MultiMap info (StdDelay):
[03/23 21:54:34    234s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:34    234s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:34    234s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:34    234s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:34    234s]  Setting StdDelay to: 22.7ps
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:34    234s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:34    234s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:34    234s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:34    234s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:54:34    234s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] {RT rc-typ 0 4 4 0}
[03/23 21:54:34    234s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:55 mem=3968.5M
[03/23 21:54:34    234s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:55 mem=3968.5M
[03/23 21:54:34    234s] Creating Lib Analyzer, finished. 
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 21:54:34    234s] *Info: worst delay setup view: setupAnalysis
[03/23 21:54:34    234s] Footprint list for hold buffering (delay unit: ps)
[03/23 21:54:34    234s] =================================================================
[03/23 21:54:34    234s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 21:54:34    234s] ------------------------------------------------------------------
[03/23 21:54:34    234s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 21:54:34    234s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 21:54:34    234s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 21:54:34    234s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 21:54:34    234s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 21:54:34    234s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 21:54:34    234s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 21:54:34    234s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 21:54:34    234s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 21:54:34    234s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 21:54:34    234s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 21:54:34    234s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 21:54:34    234s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 21:54:34    234s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 21:54:34    234s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 21:54:34    234s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 21:54:34    234s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 21:54:34    234s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 21:54:34    234s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 21:54:34    234s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 21:54:34    234s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 21:54:34    234s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 21:54:34    234s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 21:54:34    234s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 21:54:34    234s] =================================================================
[03/23 21:54:34    234s] Hold Timer stdDelay = 22.7ps
[03/23 21:54:34    234s]  Visiting view : holdAnalysis
[03/23 21:54:34    234s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:34    234s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:34    234s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 21:54:34    234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3968.5M, EPOCH TIME: 1679622874.928459
[03/23 21:54:34    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:34    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:34    234s] 
[03/23 21:54:34    234s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:34    234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.018, MEM:3968.5M, EPOCH TIME: 1679622874.946543
[03/23 21:54:34    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:34    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:34    234s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.051  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.175  |  0.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3967.0M, EPOCH TIME: 1679622875.019129
[03/23 21:54:35    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:35    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:35    235s] 
[03/23 21:54:35    235s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:35    235s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.023, MEM:3968.5M, EPOCH TIME: 1679622875.042589
[03/23 21:54:35    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:35    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:35    235s] Density: 31.569%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 2646.7M, totSessionCpu=0:03:55 **
[03/23 21:54:35    235s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:05.6/0:00:03.8 (1.5), totSession cpu/real = 0:03:55.0/0:04:58.6 (0.8), mem = 3635.5M
[03/23 21:54:35    235s] 
[03/23 21:54:35    235s] =============================================================================================
[03/23 21:54:35    235s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              21.14-s109_1
[03/23 21:54:35    235s] =============================================================================================
[03/23 21:54:35    235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:35    235s] ---------------------------------------------------------------------------------------------
[03/23 21:54:35    235s] [ ViewPruning            ]      6   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 21:54:35    235s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 21:54:35    235s] [ DrvReport              ]      2   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 21:54:35    235s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 21:54:35    235s] [ CellServerInit         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:54:35    235s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  35.9 % )     0:00:01.4 /  0:00:01.4    1.0
[03/23 21:54:35    235s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:35    235s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:35    235s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:35    235s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:54:35    235s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:35    235s] [ TimingUpdate           ]      8   0:00:00.7  (  19.3 % )     0:00:01.0 /  0:00:02.3    2.3
[03/23 21:54:35    235s] [ FullDelayCalc          ]      3   0:00:00.3  (   7.7 % )     0:00:00.3 /  0:00:01.1    3.6
[03/23 21:54:35    235s] [ TimingReport           ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    2.3
[03/23 21:54:35    235s] [ SaveTimingGraph        ]      1   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.4    1.6
[03/23 21:54:35    235s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 21:54:35    235s] [ MISC                   ]          0:00:00.6  (  14.9 % )     0:00:00.6 /  0:00:00.7    1.2
[03/23 21:54:35    235s] ---------------------------------------------------------------------------------------------
[03/23 21:54:35    235s]  BuildHoldData #1 TOTAL             0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:05.6    1.5
[03/23 21:54:35    235s] ---------------------------------------------------------------------------------------------
[03/23 21:54:35    235s] 
[03/23 21:54:35    235s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:55.0/0:04:58.6 (0.8), mem = 3635.5M
[03/23 21:54:35    235s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.26
[03/23 21:54:35    235s] #optDebug: Start CG creation (mem=3635.5M)
[03/23 21:54:35    235s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 21:54:35    235s] (cpu=0:00:00.1, mem=3710.5M)
[03/23 21:54:35    235s]  ...processing cgPrt (cpu=0:00:00.1, mem=3710.5M)
[03/23 21:54:35    235s]  ...processing cgEgp (cpu=0:00:00.1, mem=3710.5M)
[03/23 21:54:35    235s]  ...processing cgPbk (cpu=0:00:00.1, mem=3710.5M)
[03/23 21:54:35    235s]  ...processing cgNrb(cpu=0:00:00.1, mem=3710.5M)
[03/23 21:54:35    235s]  ...processing cgObs (cpu=0:00:00.1, mem=3710.5M)
[03/23 21:54:35    235s]  ...processing cgCon (cpu=0:00:00.1, mem=3710.5M)
[03/23 21:54:35    235s]  ...processing cgPdm (cpu=0:00:00.1, mem=3710.5M)
[03/23 21:54:35    235s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3710.5M)
[03/23 21:54:35    235s] HoldSingleBuffer minRootGain=0.000
[03/23 21:54:35    235s] HoldSingleBuffer minRootGain=0.000
[03/23 21:54:35    235s] HoldSingleBuffer minRootGain=0.000
[03/23 21:54:35    235s] HoldSingleBuffer minRootGain=0.000
[03/23 21:54:35    235s] *info: Run optDesign holdfix with 6 threads.
[03/23 21:54:35    235s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:54:35    235s] --------------------------------------------------- 
[03/23 21:54:35    235s]    Hold Timing Summary  - Initial 
[03/23 21:54:35    235s] --------------------------------------------------- 
[03/23 21:54:35    235s]  Target slack:       0.0500 ns
[03/23 21:54:35    235s]  View: holdAnalysis 
[03/23 21:54:35    235s]    WNS:       0.1108  >>>  WNS:       0.0608 with TargetSlack
[03/23 21:54:35    235s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 21:54:35    235s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 21:54:35    235s]    Worst hold path end point: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/D
[03/23 21:54:35    235s] --------------------------------------------------- 
[03/23 21:54:35    235s] *** Hold timing is met. Hold fixing is not needed 
[03/23 21:54:35    235s] **INFO: total 0 insts, 0 nets marked don't touch
[03/23 21:54:35    235s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/23 21:54:35    235s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/23 21:54:35    235s] 
[03/23 21:54:35    235s] Capturing REF for hold ...
[03/23 21:54:35    235s]    Hold Timing Snapshot: (REF)
[03/23 21:54:35    235s]              All PG WNS: 0.000
[03/23 21:54:35    235s]              All PG TNS: 0.000
[03/23 21:54:35    235s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.26
[03/23 21:54:35    235s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:55.1/0:04:58.7 (0.8), mem = 3823.5M
[03/23 21:54:35    235s] 
[03/23 21:54:35    235s] =============================================================================================
[03/23 21:54:35    235s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    21.14-s109_1
[03/23 21:54:35    235s] =============================================================================================
[03/23 21:54:35    235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:35    235s] ---------------------------------------------------------------------------------------------
[03/23 21:54:35    235s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:35    235s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  67.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:54:35    235s] [ MISC                   ]          0:00:00.0  (  32.6 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:54:35    235s] ---------------------------------------------------------------------------------------------
[03/23 21:54:35    235s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:54:35    235s] ---------------------------------------------------------------------------------------------
[03/23 21:54:35    235s] 
[03/23 21:54:35    235s] Running postRoute recovery in preEcoRoute mode
[03/23 21:54:35    235s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2684.7M, totSessionCpu=0:03:55 **
[03/23 21:54:35    235s]   DRV Snapshot: (TGT)
[03/23 21:54:35    235s]          Tran DRV: 0 (0)
[03/23 21:54:35    235s]           Cap DRV: 0 (0)
[03/23 21:54:35    235s]        Fanout DRV: 0 (17)
[03/23 21:54:35    235s]            Glitch: 0 (0)
[03/23 21:54:35    235s] Checking DRV degradation...
[03/23 21:54:35    235s] 
[03/23 21:54:35    235s] Recovery Manager:
[03/23 21:54:35    235s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:35    235s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:35    235s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:35    235s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:35    235s] 
[03/23 21:54:35    235s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 21:54:35    235s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3671.05M, totSessionCpu=0:03:55).
[03/23 21:54:35    235s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2684.7M, totSessionCpu=0:03:55 **
[03/23 21:54:35    235s] 
[03/23 21:54:35    235s]   DRV Snapshot: (REF)
[03/23 21:54:35    235s]          Tran DRV: 0 (0)
[03/23 21:54:35    235s]           Cap DRV: 0 (0)
[03/23 21:54:35    235s]        Fanout DRV: 0 (17)
[03/23 21:54:35    235s]            Glitch: 0 (0)
[03/23 21:54:35    235s] **INFO: Skipping refine place as no legal commits were detected
[03/23 21:54:35    235s] Latch borrow mode reset to max_borrow
[03/23 21:54:35    235s] **INFO: flowCheckPoint #10 FinalSummary
[03/23 21:54:35    235s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
[03/23 21:54:35    235s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2684.6M, totSessionCpu=0:03:56 **
[03/23 21:54:35    235s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3631.1M, EPOCH TIME: 1679622875.457859
[03/23 21:54:35    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:35    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:35    235s] 
[03/23 21:54:35    235s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:35    235s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.019, MEM:3663.1M, EPOCH TIME: 1679622875.476976
[03/23 21:54:35    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:35    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:35    235s] Saving timing graph ...
[03/23 21:54:35    236s] Done save timing graph
[03/23 21:54:35    236s] 
[03/23 21:54:35    236s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:35    236s] 
[03/23 21:54:35    236s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:36    236s] Starting delay calculation for Hold views
[03/23 21:54:36    236s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:54:36    236s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 21:54:36    236s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:54:36    236s] #################################################################################
[03/23 21:54:36    236s] # Design Stage: PostRoute
[03/23 21:54:36    236s] # Design Name: PE_top
[03/23 21:54:36    236s] # Design Mode: 130nm
[03/23 21:54:36    236s] # Analysis Mode: MMMC OCV 
[03/23 21:54:36    236s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:54:36    236s] # Signoff Settings: SI On 
[03/23 21:54:36    236s] #################################################################################
[03/23 21:54:36    236s] Topological Sorting (REAL = 0:00:00.0, MEM = 3756.0M, InitMEM = 3756.0M)
[03/23 21:54:36    236s] Setting infinite Tws ...
[03/23 21:54:36    236s] First Iteration Infinite Tw... 
[03/23 21:54:36    236s] Calculate late delays in OCV mode...
[03/23 21:54:36    236s] Calculate early delays in OCV mode...
[03/23 21:54:36    236s] Start delay calculation (fullDC) (6 T). (MEM=3755.98)
[03/23 21:54:36    236s] End AAE Lib Interpolated Model. (MEM=3767.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:36    237s] Total number of fetched objects 2689
[03/23 21:54:36    237s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:54:36    237s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:36    237s] End delay calculation. (MEM=3832.82 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 21:54:36    237s] End delay calculation (fullDC). (MEM=3832.82 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 21:54:36    237s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 3832.8M) ***
[03/23 21:54:36    237s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3824.8M)
[03/23 21:54:36    237s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:54:36    237s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3824.8M)
[03/23 21:54:36    237s] Starting SI iteration 2
[03/23 21:54:36    238s] Calculate late delays in OCV mode...
[03/23 21:54:36    238s] Calculate early delays in OCV mode...
[03/23 21:54:36    238s] Start delay calculation (fullDC) (6 T). (MEM=3611.98)
[03/23 21:54:36    238s] End AAE Lib Interpolated Model. (MEM=3611.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:36    238s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:54:36    238s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:54:36    238s] Total number of fetched objects 2689
[03/23 21:54:36    238s] AAE_INFO-618: Total number of nets in the design is 2691,  0.0 percent of the nets selected for SI analysis
[03/23 21:54:36    238s] End delay calculation. (MEM=3845.03 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:54:36    238s] End delay calculation (fullDC). (MEM=3845.03 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:54:36    238s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3845.0M) ***
[03/23 21:54:36    238s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:00.0 totSessionCpu=0:03:58 mem=3851.0M)
[03/23 21:54:37    238s] Restoring timing graph ...
[03/23 21:54:37    239s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 21:54:37    239s] Done restore timing graph
[03/23 21:54:40    239s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.051  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.175  |  0.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:54:40    239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3630.3M, EPOCH TIME: 1679622880.267314
[03/23 21:54:40    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] 
[03/23 21:54:40    239s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:40    239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:3631.8M, EPOCH TIME: 1679622880.288943
[03/23 21:54:40    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:40    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] Density: 31.569%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3631.8M, EPOCH TIME: 1679622880.297628
[03/23 21:54:40    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] 
[03/23 21:54:40    239s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:40    239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:3631.8M, EPOCH TIME: 1679622880.319314
[03/23 21:54:40    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:40    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3631.8M, EPOCH TIME: 1679622880.324999
[03/23 21:54:40    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] 
[03/23 21:54:40    239s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:40    239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:3631.8M, EPOCH TIME: 1679622880.340341
[03/23 21:54:40    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:40    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] *** Final Summary (holdfix) CPU=0:00:04.1, REAL=0:00:05.0, MEM=3631.8M
[03/23 21:54:40    239s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 2630.3M, totSessionCpu=0:04:00 **
[03/23 21:54:40    239s]  ReSet Options after AAE Based Opt flow 
[03/23 21:54:40    239s] *** Finished optDesign ***
[03/23 21:54:40    239s] 
[03/23 21:54:40    239s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.2 real=0:00:10.9)
[03/23 21:54:40    239s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:40    239s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:54:40    239s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:40    239s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:06.9 real=0:00:04.9)
[03/23 21:54:40    239s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:40    239s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3631.8M)
[03/23 21:54:40    239s] Info: Destroy the CCOpt slew target map.
[03/23 21:54:40    239s] clean pInstBBox. size 0
[03/23 21:54:40    239s] All LLGs are deleted
[03/23 21:54:40    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:40    239s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3623.8M, EPOCH TIME: 1679622880.451593
[03/23 21:54:40    239s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3623.8M, EPOCH TIME: 1679622880.451711
[03/23 21:54:40    239s] Info: pop threads available for lower-level modules during optimization.
[03/23 21:54:40    239s] *** optDesign #4 [finish] : cpu/real = 0:00:12.3/0:00:11.0 (1.1), totSession cpu/real = 0:03:59.8/0:05:04.0 (0.8), mem = 3623.8M
[03/23 21:54:40    239s] 
[03/23 21:54:40    239s] =============================================================================================
[03/23 21:54:40    239s]  Final TAT Report : optDesign #4                                                21.14-s109_1
[03/23 21:54:40    239s] =============================================================================================
[03/23 21:54:40    239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:40    239s] ---------------------------------------------------------------------------------------------
[03/23 21:54:40    239s] [ InitOpt                ]      1   0:00:00.9  (   8.1 % )     0:00:00.9 /  0:00:01.0    1.1
[03/23 21:54:40    239s] [ HoldOpt                ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:54:40    239s] [ ViewPruning            ]     10   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 21:54:40    239s] [ BuildHoldData          ]      1   0:00:02.5  (  22.9 % )     0:00:03.8 /  0:00:05.6    1.5
[03/23 21:54:40    239s] [ OptSummaryReport       ]      2   0:00:01.2  (  10.8 % )     0:00:05.0 /  0:00:04.2    0.8
[03/23 21:54:40    239s] [ DrvReport              ]      5   0:00:02.5  (  22.8 % )     0:00:02.5 /  0:00:00.3    0.1
[03/23 21:54:40    239s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:54:40    239s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   6.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:54:40    239s] [ CheckPlace             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:54:40    239s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 21:54:40    239s] [ TimingUpdate           ]     12   0:00:01.6  (  14.3 % )     0:00:02.1 /  0:00:04.7    2.2
[03/23 21:54:40    239s] [ FullDelayCalc          ]      6   0:00:00.6  (   5.1 % )     0:00:00.6 /  0:00:02.0    3.5
[03/23 21:54:40    239s] [ TimingReport           ]      4   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    2.4
[03/23 21:54:40    239s] [ GenerateReports        ]      2   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 21:54:40    239s] [ MISC                   ]          0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 21:54:40    239s] ---------------------------------------------------------------------------------------------
[03/23 21:54:40    239s]  optDesign #4 TOTAL                 0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:12.3    1.1
[03/23 21:54:40    239s] ---------------------------------------------------------------------------------------------
[03/23 21:54:40    239s] 
[03/23 21:54:40    239s] <CMD> saveDesign db/PE_top_postroute_0.enc
[03/23 21:54:40    239s] The in-memory database contained RC information but was not saved. To save 
[03/23 21:54:40    239s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 21:54:40    239s] so it should only be saved when it is really desired.
[03/23 21:54:40    239s] #% Begin save design ... (date=03/23 21:54:40, mem=2591.8M)
[03/23 21:54:40    239s] % Begin Save ccopt configuration ... (date=03/23 21:54:40, mem=2591.8M)
[03/23 21:54:40    239s] % End Save ccopt configuration ... (date=03/23 21:54:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2591.8M, current mem=2591.8M)
[03/23 21:54:40    239s] % Begin Save netlist data ... (date=03/23 21:54:40, mem=2591.8M)
[03/23 21:54:40    239s] Writing Binary DB to db/PE_top_postroute_0.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:54:40    240s] % End Save netlist data ... (date=03/23 21:54:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2593.7M, current mem=2593.7M)
[03/23 21:54:40    240s] Saving symbol-table file in separate thread ...
[03/23 21:54:40    240s] Saving congestion map file in separate thread ...
[03/23 21:54:40    240s] Saving congestion map file db/PE_top_postroute_0.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:54:40    240s] % Begin Save AAE data ... (date=03/23 21:54:40, mem=2593.7M)
[03/23 21:54:40    240s] Saving AAE Data ...
[03/23 21:54:40    240s] % End Save AAE data ... (date=03/23 21:54:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2593.7M, current mem=2593.7M)
[03/23 21:54:41    240s] Saving preference file db/PE_top_postroute_0.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:54:41    240s] Saving mode setting ...
[03/23 21:54:41    240s] Saving global file ...
[03/23 21:54:41    240s] Saving Drc markers ...
[03/23 21:54:41    240s] ... No Drc file written since there is no markers found.
[03/23 21:54:41    240s] % Begin Save routing data ... (date=03/23 21:54:41, mem=2593.9M)
[03/23 21:54:41    240s] Saving route file ...
[03/23 21:54:41    240s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3593.3M) ***
[03/23 21:54:41    240s] % End Save routing data ... (date=03/23 21:54:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2594.0M, current mem=2594.0M)
[03/23 21:54:41    240s] Saving special route data file in separate thread ...
[03/23 21:54:41    240s] Saving PG file in separate thread ...
[03/23 21:54:41    240s] Saving placement file in separate thread ...
[03/23 21:54:41    240s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:54:41    240s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:54:41    240s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:54:41    240s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3623.3M) ***
[03/23 21:54:41    240s] Saving PG file db/PE_top_postroute_0.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:54:41 2023)
[03/23 21:54:42    240s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3623.3M) ***
[03/23 21:54:42    240s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:54:42    240s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:54:42    240s] Saving property file db/PE_top_postroute_0.enc.dat.tmp/PE_top.prop
[03/23 21:54:42    240s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3615.3M) ***
[03/23 21:54:42    240s] #Saving pin access data to file db/PE_top_postroute_0.enc.dat.tmp/PE_top.apa ...
[03/23 21:54:42    240s] #
[03/23 21:54:42    240s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_0.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:54:42    240s] Saving preRoute extraction data in directory 'db/PE_top_postroute_0.enc.dat.tmp/extraction/' ...
[03/23 21:54:42    240s] Checksum of RCGrid density data::96
[03/23 21:54:42    240s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:54:42    240s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:54:42    240s] % Begin Save power constraints data ... (date=03/23 21:54:42, mem=2594.5M)
[03/23 21:54:43    240s] % End Save power constraints data ... (date=03/23 21:54:42, total cpu=0:00:00.0, real=0:00:01.0, peak res=2594.5M, current mem=2594.5M)
[03/23 21:54:43    240s] Generated self-contained design PE_top_postroute_0.enc.dat.tmp
[03/23 21:54:43    240s] #% End save design ... (date=03/23 21:54:43, total cpu=0:00:00.9, real=0:00:03.0, peak res=2595.0M, current mem=2595.0M)
[03/23 21:54:43    240s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:54:43    240s] 
[03/23 21:54:43    240s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/23 21:54:43    240s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2595.0M, totSessionCpu=0:04:01 **
[03/23 21:54:43    240s] *** optDesign #5 [begin] : totSession cpu/real = 0:04:00.7/0:05:07.1 (0.8), mem = 3611.5M
[03/23 21:54:43    240s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:54:43    240s] GigaOpt running with 6 threads.
[03/23 21:54:43    240s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:04:00.7/0:05:07.1 (0.8), mem = 3611.5M
[03/23 21:54:43    240s] **INFO: User settings:
[03/23 21:54:43    240s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 21:54:43    240s] setNanoRouteMode -drouteAutoStop                                false
[03/23 21:54:43    240s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 21:54:43    240s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 21:54:43    240s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 21:54:43    240s] setNanoRouteMode -drouteStartIteration                          0
[03/23 21:54:43    240s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 21:54:43    240s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 21:54:43    240s] setNanoRouteMode -extractDesignSignature                        79646273
[03/23 21:54:43    240s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 21:54:43    240s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 21:54:43    240s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 21:54:43    240s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 21:54:43    240s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 21:54:43    240s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 21:54:43    240s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 21:54:43    240s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 21:54:43    240s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 21:54:43    240s] setNanoRouteMode -routeSiEffort                                 max
[03/23 21:54:43    240s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 21:54:43    240s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 21:54:43    240s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 21:54:43    240s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 21:54:43    240s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 21:54:43    240s] setNanoRouteMode -timingEngine                                  .timing_file_219604.tif.gz
[03/23 21:54:43    240s] setDesignMode -process                                          130
[03/23 21:54:43    240s] setExtractRCMode -coupled                                       true
[03/23 21:54:43    240s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 21:54:43    240s] setExtractRCMode -effortLevel                                   medium
[03/23 21:54:43    240s] setExtractRCMode -engine                                        postRoute
[03/23 21:54:43    240s] setExtractRCMode -noCleanRCDB                                   true
[03/23 21:54:43    240s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 21:54:43    240s] setExtractRCMode -relative_c_th                                 1
[03/23 21:54:43    240s] setExtractRCMode -total_c_th                                    0
[03/23 21:54:43    240s] setDelayCalMode -enable_high_fanout                             true
[03/23 21:54:43    240s] setDelayCalMode -engine                                         aae
[03/23 21:54:43    240s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 21:54:43    240s] setDelayCalMode -reportOutBound                                 true
[03/23 21:54:43    240s] setDelayCalMode -SIAware                                        true
[03/23 21:54:43    240s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 21:54:43    240s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/23 21:54:43    240s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 21:54:43    240s] setOptMode -addInst                                             true
[03/23 21:54:43    240s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 21:54:43    240s] setOptMode -allEndPoints                                        true
[03/23 21:54:43    240s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/23 21:54:43    240s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 21:54:43    240s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 21:54:43    240s] setOptMode -autoViewHoldTargetSlack                             500
[03/23 21:54:43    240s] setOptMode -deleteInst                                          true
[03/23 21:54:43    240s] setOptMode -drcMargin                                           0.1
[03/23 21:54:43    240s] setOptMode -effort                                              high
[03/23 21:54:43    240s] setOptMode -fixDrc                                              true
[03/23 21:54:43    240s] setOptMode -fixFanoutLoad                                       true
[03/23 21:54:43    240s] setOptMode -holdTargetSlack                                     0.05
[03/23 21:54:43    240s] setOptMode -maxLength                                           1000
[03/23 21:54:43    240s] setOptMode -optimizeFF                                          true
[03/23 21:54:43    240s] setOptMode -preserveAllSequential                               false
[03/23 21:54:43    240s] setOptMode -restruct                                            false
[03/23 21:54:43    240s] setOptMode -setupTargetSlack                                    0.05
[03/23 21:54:43    240s] setOptMode -usefulSkew                                          false
[03/23 21:54:43    240s] setOptMode -usefulSkewCTS                                       true
[03/23 21:54:43    240s] setSIMode -separate_delta_delay_on_data                         true
[03/23 21:54:43    240s] setPlaceMode -place_global_max_density                          0.8
[03/23 21:54:43    240s] setPlaceMode -place_global_uniform_density                      true
[03/23 21:54:43    240s] setPlaceMode -timingDriven                                      true
[03/23 21:54:43    240s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 21:54:43    240s] setAnalysisMode -checkType                                      setup
[03/23 21:54:43    240s] setAnalysisMode -clkSrcPath                                     true
[03/23 21:54:43    240s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 21:54:43    240s] setAnalysisMode -cppr                                           both
[03/23 21:54:43    240s] 
[03/23 21:54:43    240s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 21:54:43    240s] 
[03/23 21:54:43    240s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:43    240s] Summary for sequential cells identification: 
[03/23 21:54:43    240s]   Identified SBFF number: 112
[03/23 21:54:43    240s]   Identified MBFF number: 0
[03/23 21:54:43    240s]   Identified SB Latch number: 0
[03/23 21:54:43    240s]   Identified MB Latch number: 0
[03/23 21:54:43    240s]   Not identified SBFF number: 8
[03/23 21:54:43    240s]   Not identified MBFF number: 0
[03/23 21:54:43    240s]   Not identified SB Latch number: 0
[03/23 21:54:43    240s]   Not identified MB Latch number: 0
[03/23 21:54:43    240s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:43    240s]  Visiting view : setupAnalysis
[03/23 21:54:43    240s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:43    240s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:43    240s]  Visiting view : holdAnalysis
[03/23 21:54:43    240s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:43    240s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:43    240s] TLC MultiMap info (StdDelay):
[03/23 21:54:43    240s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:43    240s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:43    240s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:43    240s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:43    240s]  Setting StdDelay to: 22.7ps
[03/23 21:54:43    240s] 
[03/23 21:54:43    240s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:43    240s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 21:54:43    240s] OPERPROF: Starting DPlace-Init at level 1, MEM:3611.5M, EPOCH TIME: 1679622883.614031
[03/23 21:54:43    240s] Processing tracks to init pin-track alignment.
[03/23 21:54:43    240s] z: 2, totalTracks: 1
[03/23 21:54:43    240s] z: 4, totalTracks: 1
[03/23 21:54:43    240s] z: 6, totalTracks: 1
[03/23 21:54:43    240s] z: 8, totalTracks: 1
[03/23 21:54:43    240s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:43    240s] All LLGs are deleted
[03/23 21:54:43    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:43    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:43    240s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3611.5M, EPOCH TIME: 1679622883.616913
[03/23 21:54:43    240s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3611.5M, EPOCH TIME: 1679622883.617130
[03/23 21:54:43    240s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3611.5M, EPOCH TIME: 1679622883.617628
[03/23 21:54:43    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:43    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:43    240s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3707.5M, EPOCH TIME: 1679622883.620129
[03/23 21:54:43    240s] Max number of tech site patterns supported in site array is 256.
[03/23 21:54:43    240s] Core basic site is IBM13SITE
[03/23 21:54:43    240s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3707.5M, EPOCH TIME: 1679622883.627652
[03/23 21:54:43    240s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:54:43    240s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:54:43    240s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.003, MEM:3707.5M, EPOCH TIME: 1679622883.630850
[03/23 21:54:43    240s] Fast DP-INIT is on for default
[03/23 21:54:43    240s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:54:43    240s] Atter site array init, number of instance map data is 0.
[03/23 21:54:43    240s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.013, MEM:3707.5M, EPOCH TIME: 1679622883.632691
[03/23 21:54:43    240s] 
[03/23 21:54:43    240s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:43    240s] OPERPROF:     Starting CMU at level 3, MEM:3707.5M, EPOCH TIME: 1679622883.633677
[03/23 21:54:43    240s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.004, MEM:3707.5M, EPOCH TIME: 1679622883.637842
[03/23 21:54:43    240s] 
[03/23 21:54:43    240s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:54:43    240s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.022, MEM:3611.5M, EPOCH TIME: 1679622883.639132
[03/23 21:54:43    240s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3611.5M, EPOCH TIME: 1679622883.639225
[03/23 21:54:43    240s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3611.5M, EPOCH TIME: 1679622883.642378
[03/23 21:54:43    240s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3611.5MB).
[03/23 21:54:43    240s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.030, MEM:3611.5M, EPOCH TIME: 1679622883.643616
[03/23 21:54:43    240s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3611.5M, EPOCH TIME: 1679622883.643843
[03/23 21:54:43    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:43    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:43    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:43    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:43    240s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.009, MEM:3567.5M, EPOCH TIME: 1679622883.652905
[03/23 21:54:43    240s] 
[03/23 21:54:43    240s] Creating Lib Analyzer ...
[03/23 21:54:43    240s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:43    240s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:43    240s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:43    240s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:54:43    240s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:43    240s] 
[03/23 21:54:43    240s] {RT rc-typ 0 4 4 0}
[03/23 21:54:44    241s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:02 mem=3573.5M
[03/23 21:54:44    241s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:02 mem=3573.5M
[03/23 21:54:44    241s] Creating Lib Analyzer, finished. 
[03/23 21:54:44    241s] Effort level <high> specified for reg2reg path_group
[03/23 21:54:44    241s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2618.0M, totSessionCpu=0:04:02 **
[03/23 21:54:44    241s] Existing Dirty Nets : 0
[03/23 21:54:44    241s] New Signature Flow (optDesignCheckOptions) ....
[03/23 21:54:44    241s] #Taking db snapshot
[03/23 21:54:44    241s] #Taking db snapshot ... done
[03/23 21:54:44    241s] OPERPROF: Starting checkPlace at level 1, MEM:3601.6M, EPOCH TIME: 1679622884.437649
[03/23 21:54:44    241s] Processing tracks to init pin-track alignment.
[03/23 21:54:44    241s] z: 2, totalTracks: 1
[03/23 21:54:44    241s] z: 4, totalTracks: 1
[03/23 21:54:44    241s] z: 6, totalTracks: 1
[03/23 21:54:44    241s] z: 8, totalTracks: 1
[03/23 21:54:44    241s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:44    241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3601.6M, EPOCH TIME: 1679622884.440006
[03/23 21:54:44    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    241s] 
[03/23 21:54:44    241s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:44    241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3633.6M, EPOCH TIME: 1679622884.461365
[03/23 21:54:44    241s] Begin checking placement ... (start mem=3601.6M, init mem=3633.6M)
[03/23 21:54:44    241s] Begin checking exclusive groups violation ...
[03/23 21:54:44    241s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 21:54:44    241s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 21:54:44    241s] 
[03/23 21:54:44    241s] Running CheckPlace using 6 threads!...
[03/23 21:54:44    241s] 
[03/23 21:54:44    241s] ...checkPlace MT is done!
[03/23 21:54:44    241s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3633.6M, EPOCH TIME: 1679622884.478981
[03/23 21:54:44    241s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3633.6M, EPOCH TIME: 1679622884.481100
[03/23 21:54:44    241s] *info: Placed = 2622           (Fixed = 24)
[03/23 21:54:44    241s] *info: Unplaced = 0           
[03/23 21:54:44    241s] Placement Density:31.57%(34779/110167)
[03/23 21:54:44    241s] Placement Density (including fixed std cells):31.57%(34779/110167)
[03/23 21:54:44    241s] All LLGs are deleted
[03/23 21:54:44    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:54:44    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    241s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3633.6M, EPOCH TIME: 1679622884.482911
[03/23 21:54:44    241s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3633.6M, EPOCH TIME: 1679622884.483179
[03/23 21:54:44    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    241s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3633.6M)
[03/23 21:54:44    241s] OPERPROF: Finished checkPlace at level 1, CPU:0.074, REAL:0.047, MEM:3633.6M, EPOCH TIME: 1679622884.484506
[03/23 21:54:44    241s]  Initial DC engine is -> aae
[03/23 21:54:44    241s]  
[03/23 21:54:44    241s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 21:54:44    241s]  
[03/23 21:54:44    241s]  
[03/23 21:54:44    241s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 21:54:44    241s]  
[03/23 21:54:44    241s] Reset EOS DB
[03/23 21:54:44    241s] Ignoring AAE DB Resetting ...
[03/23 21:54:44    241s]  Set Options for AAE Based Opt flow 
[03/23 21:54:44    241s] *** optDesign -postRoute ***
[03/23 21:54:44    241s] DRC Margin: user margin 0.1; extra margin 0
[03/23 21:54:44    241s] Setup Target Slack: user slack 0.05
[03/23 21:54:44    241s] Hold Target Slack: user slack 0.05
[03/23 21:54:44    241s] All LLGs are deleted
[03/23 21:54:44    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    241s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3633.6M, EPOCH TIME: 1679622884.496530
[03/23 21:54:44    241s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3633.6M, EPOCH TIME: 1679622884.496830
[03/23 21:54:44    241s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3633.6M, EPOCH TIME: 1679622884.497648
[03/23 21:54:44    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    241s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3697.6M, EPOCH TIME: 1679622884.500352
[03/23 21:54:44    241s] Max number of tech site patterns supported in site array is 256.
[03/23 21:54:44    241s] Core basic site is IBM13SITE
[03/23 21:54:44    241s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3697.6M, EPOCH TIME: 1679622884.515030
[03/23 21:54:44    241s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:54:44    241s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:54:44    241s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.004, MEM:3729.6M, EPOCH TIME: 1679622884.518887
[03/23 21:54:44    241s] Fast DP-INIT is on for default
[03/23 21:54:44    241s] Atter site array init, number of instance map data is 0.
[03/23 21:54:44    241s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.020, MEM:3729.6M, EPOCH TIME: 1679622884.520512
[03/23 21:54:44    241s] 
[03/23 21:54:44    241s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:44    241s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.026, MEM:3633.6M, EPOCH TIME: 1679622884.523720
[03/23 21:54:44    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:44    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    241s] Multi-VT timing optimization disabled based on library information.
[03/23 21:54:44    241s] 
[03/23 21:54:44    241s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:44    241s] Deleting Lib Analyzer.
[03/23 21:54:44    241s] 
[03/23 21:54:44    241s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:44    241s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:54:44    241s] 
[03/23 21:54:44    241s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:44    241s] Summary for sequential cells identification: 
[03/23 21:54:44    241s]   Identified SBFF number: 112
[03/23 21:54:44    241s]   Identified MBFF number: 0
[03/23 21:54:44    241s]   Identified SB Latch number: 0
[03/23 21:54:44    241s]   Identified MB Latch number: 0
[03/23 21:54:44    241s]   Not identified SBFF number: 8
[03/23 21:54:44    241s]   Not identified MBFF number: 0
[03/23 21:54:44    241s]   Not identified SB Latch number: 0
[03/23 21:54:44    241s]   Not identified MB Latch number: 0
[03/23 21:54:44    241s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:44    241s]  Visiting view : setupAnalysis
[03/23 21:54:44    241s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:44    241s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:44    241s]  Visiting view : holdAnalysis
[03/23 21:54:44    241s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:44    241s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:44    241s] TLC MultiMap info (StdDelay):
[03/23 21:54:44    241s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:44    241s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:44    241s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:44    241s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:44    241s]  Setting StdDelay to: 22.7ps
[03/23 21:54:44    241s] 
[03/23 21:54:44    241s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:44    242s] 
[03/23 21:54:44    242s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:44    242s] 
[03/23 21:54:44    242s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:44    242s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.3/0:00:01.1 (1.3), totSession cpu/real = 0:04:02.0/0:05:08.2 (0.8), mem = 3633.6M
[03/23 21:54:44    242s] 
[03/23 21:54:44    242s] =============================================================================================
[03/23 21:54:44    242s]  Step TAT Report : InitOpt #1 / optDesign #5                                    21.14-s109_1
[03/23 21:54:44    242s] =============================================================================================
[03/23 21:54:44    242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:44    242s] ---------------------------------------------------------------------------------------------
[03/23 21:54:44    242s] [ CellServerInit         ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:54:44    242s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  61.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:54:44    242s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:44    242s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:44    242s] [ CheckPlace             ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 21:54:44    242s] [ TimingUpdate           ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.2    4.4
[03/23 21:54:44    242s] [ MISC                   ]          0:00:00.3  (  27.2 % )     0:00:00.3 /  0:00:00.4    1.4
[03/23 21:54:44    242s] ---------------------------------------------------------------------------------------------
[03/23 21:54:44    242s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.3    1.3
[03/23 21:54:44    242s] ---------------------------------------------------------------------------------------------
[03/23 21:54:44    242s] 
[03/23 21:54:44    242s] ** INFO : this run is activating 'postRoute' automaton
[03/23 21:54:44    242s] **INFO: flowCheckPoint #11 InitialSummary
[03/23 21:54:44    242s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d': 2689 access done (mem: 3633.574M)
[03/23 21:54:44    242s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 21:54:44    242s] #Start Inst Signature in MT(0)
[03/23 21:54:44    242s] #Start Net Signature in MT(6737624)
[03/23 21:54:44    242s] #Calculate SNet Signature in MT (69288273)
[03/23 21:54:44    242s] #Run time and memory report for RC extraction:
[03/23 21:54:44    242s] #RC extraction running on  Xeon 4.04GHz 12288KB Cache 12CPU.
[03/23 21:54:44    242s] #Run Statistics for snet signature:
[03/23 21:54:44    242s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.46/6, scale score = 0.24.
[03/23 21:54:44    242s] #    Increased memory =     0.02 (MB), total memory =  2613.21 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:44    242s] #Run Statistics for Net Final Signature:
[03/23 21:54:44    242s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:54:44    242s] #   Increased memory =     0.00 (MB), total memory =  2613.19 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:44    242s] #Run Statistics for Net launch:
[03/23 21:54:44    242s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.61/6, scale score = 0.77.
[03/23 21:54:44    242s] #    Increased memory =    -0.02 (MB), total memory =  2613.19 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:44    242s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:54:44    242s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:54:44    242s] #   Increased memory =     0.00 (MB), total memory =  2613.21 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:44    242s] #Run Statistics for net signature:
[03/23 21:54:44    242s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.13/6, scale score = 0.52.
[03/23 21:54:44    242s] #    Increased memory =    -0.02 (MB), total memory =  2613.19 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:44    242s] #Run Statistics for inst signature:
[03/23 21:54:44    242s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/6, scale score = 0.23.
[03/23 21:54:44    242s] #    Increased memory =    -7.87 (MB), total memory =  2613.21 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:44    242s] tQuantus: Original signature = 79646273, new signature = 79646273
[03/23 21:54:44    242s] tQuantus: Design is clean by design signature
[03/23 21:54:44    242s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d' for reading (mem: 3624.574M)
[03/23 21:54:44    242s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3624.574M)
[03/23 21:54:44    242s] The design is extracted. Skipping TQuantus.
[03/23 21:54:44    242s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d' for reading (mem: 3624.574M)
[03/23 21:54:44    242s] Reading RCDB with compressed RC data.
[03/23 21:54:44    242s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3626.6M)
[03/23 21:54:44    242s] End AAE Lib Interpolated Model. (MEM=3626.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:44    242s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3626.6M, EPOCH TIME: 1679622884.686770
[03/23 21:54:44    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    242s] 
[03/23 21:54:44    242s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:44    242s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.017, MEM:3626.6M, EPOCH TIME: 1679622884.703982
[03/23 21:54:44    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:44    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    242s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.051  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3813.0M, EPOCH TIME: 1679622884.810030
[03/23 21:54:44    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    242s] 
[03/23 21:54:44    242s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:44    242s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.016, MEM:3814.5M, EPOCH TIME: 1679622884.826121
[03/23 21:54:44    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:44    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    242s] Density: 31.569%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2612.5M, totSessionCpu=0:04:02 **
[03/23 21:54:44    242s] OPTC: m1 20.0 20.0
[03/23 21:54:44    242s] Setting latch borrow mode to budget during optimization.
[03/23 21:54:44    242s] Info: Done creating the CCOpt slew target map.
[03/23 21:54:44    242s] **INFO: flowCheckPoint #12 OptimizationPass1
[03/23 21:54:44    242s] Glitch fixing enabled
[03/23 21:54:44    242s] *** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:04:02.6/0:05:08.5 (0.8), mem = 3592.5M
[03/23 21:54:44    242s] Running CCOpt-PRO on entire clock network
[03/23 21:54:44    242s] Net route status summary:
[03/23 21:54:44    242s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:54:44    242s]   Non-clock:  2666 (unrouted=2, trialRouted=0, noStatus=0, routed=2664, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:54:44    242s] Clock tree cells fixed by user: 0 out of 24 (0%)
[03/23 21:54:44    242s] PRO...
[03/23 21:54:44    242s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 21:54:44    242s] Initializing clock structures...
[03/23 21:54:44    242s]   Creating own balancer
[03/23 21:54:44    242s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 21:54:44    242s]   Removing CTS place status from clock tree and sinks.
[03/23 21:54:44    242s]   Removed CTS place status from 24 clock cells (out of 26 ) and 0 clock sinks (out of 0 ).
[03/23 21:54:44    242s]   Initializing legalizer
[03/23 21:54:44    242s]   Using cell based legalization.
[03/23 21:54:44    242s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 21:54:44    242s] OPERPROF: Starting DPlace-Init at level 1, MEM:3592.5M, EPOCH TIME: 1679622884.962894
[03/23 21:54:44    242s] Processing tracks to init pin-track alignment.
[03/23 21:54:44    242s] z: 2, totalTracks: 1
[03/23 21:54:44    242s] z: 4, totalTracks: 1
[03/23 21:54:44    242s] z: 6, totalTracks: 1
[03/23 21:54:44    242s] z: 8, totalTracks: 1
[03/23 21:54:44    242s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:44    242s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3592.5M, EPOCH TIME: 1679622884.967748
[03/23 21:54:44    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:44    242s] 
[03/23 21:54:44    242s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:44    242s] 
[03/23 21:54:44    242s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:54:44    242s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:3624.5M, EPOCH TIME: 1679622884.985680
[03/23 21:54:44    242s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3624.5M, EPOCH TIME: 1679622884.985853
[03/23 21:54:44    242s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3624.5M, EPOCH TIME: 1679622884.988955
[03/23 21:54:44    242s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3624.5MB).
[03/23 21:54:44    242s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.027, MEM:3624.5M, EPOCH TIME: 1679622884.989742
[03/23 21:54:44    242s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:44    242s] (I)      Default pattern map key = PE_top_default.
[03/23 21:54:44    242s] (I)      Load db... (mem=3624.5M)
[03/23 21:54:44    242s] (I)      Read data from FE... (mem=3624.5M)
[03/23 21:54:44    242s] (I)      Number of ignored instance 0
[03/23 21:54:44    242s] (I)      Number of inbound cells 0
[03/23 21:54:44    242s] (I)      Number of opened ILM blockages 0
[03/23 21:54:44    242s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 21:54:44    242s] (I)      numMoveCells=1906, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 21:54:44    242s] (I)      cell height: 3600, count: 2622
[03/23 21:54:44    242s] (I)      Read rows... (mem=3624.5M)
[03/23 21:54:44    242s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 21:54:44    242s] (I)      rowRegion : (7000, 7000) - (293000, 392200)
[03/23 21:54:44    242s] (I)      coreBox   : (7000, 7000) - (293000, 393000)
[03/23 21:54:44    242s] (I)      Done Read rows (cpu=0.000s, mem=3624.5M)
[03/23 21:54:44    242s] (I)      Done Read data from FE (cpu=0.005s, mem=3624.5M)
[03/23 21:54:44    242s] (I)      Done Load db (cpu=0.005s, mem=3624.5M)
[03/23 21:54:44    242s] (I)      Constructing placeable region... (mem=3624.5M)
[03/23 21:54:44    242s] (I)      Constructing bin map
[03/23 21:54:44    242s] (I)      Initialize bin information with width=36000 height=36000
[03/23 21:54:44    242s] (I)      Done constructing bin map
[03/23 21:54:44    242s] (I)      Compute region effective width... (mem=3624.5M)
[03/23 21:54:44    242s] (I)      Done Compute region effective width (cpu=0.000s, mem=3624.5M)
[03/23 21:54:44    242s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3624.5M)
[03/23 21:54:44    242s]   Legalizer reserving space for clock trees
[03/23 21:54:45    242s]   Accumulated time to calculate placeable region: 0.0669
[03/23 21:54:45    242s]   Accumulated time to calculate placeable region: 0.0669
[03/23 21:54:45    242s]   Accumulated time to calculate placeable region: 0.0669
[03/23 21:54:45    242s]   Accumulated time to calculate placeable region: 0.0669
[03/23 21:54:45    242s]   Reconstructing clock tree datastructures, skew aware...
[03/23 21:54:45    242s]     Validating CTS configuration...
[03/23 21:54:45    242s]     Checking module port directions...
[03/23 21:54:45    242s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:45    242s]     Non-default CCOpt properties:
[03/23 21:54:45    242s]       Public non-default CCOpt properties:
[03/23 21:54:45    242s]         adjacent_rows_legal: true (default: false)
[03/23 21:54:45    242s]         cell_density is set for at least one object
[03/23 21:54:45    242s]         cell_halo_rows: 0 (default: 1)
[03/23 21:54:45    242s]         cell_halo_sites: 0 (default: 4)
[03/23 21:54:45    242s]         original_names is set for at least one object
[03/23 21:54:45    242s]         primary_delay_corner: worstDelay (default: )
[03/23 21:54:45    242s]         route_type is set for at least one object
[03/23 21:54:45    242s]         source_driver is set for at least one object
[03/23 21:54:45    242s]         target_insertion_delay is set for at least one object
[03/23 21:54:45    242s]         target_max_trans is set for at least one object
[03/23 21:54:45    242s]         target_max_trans_sdc is set for at least one object
[03/23 21:54:45    242s]         target_skew is set for at least one object
[03/23 21:54:45    242s]         target_skew_wire is set for at least one object
[03/23 21:54:45    242s]         use_inverters is set for at least one object
[03/23 21:54:45    242s]       Private non-default CCOpt properties:
[03/23 21:54:45    242s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 21:54:45    242s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 21:54:45    242s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 21:54:45    242s]         force_design_routing_status: 1 (default: auto)
[03/23 21:54:45    242s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 21:54:45    242s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 21:54:45    242s]         r2r_iterations: 5 (default: 1)
[03/23 21:54:45    242s]     Route type trimming info:
[03/23 21:54:45    242s]       No route type modifications were made.
[03/23 21:54:45    242s] End AAE Lib Interpolated Model. (MEM=3627.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0671
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0671
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0672
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0672
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0673
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0673
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0673
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.0729
[03/23 21:54:45    242s] (I)      Initializing Steiner engine. 
[03/23 21:54:45    242s] (I)      ================== Layers ==================
[03/23 21:54:45    242s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:54:45    242s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:54:45    242s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:54:45    242s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:54:45    242s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:54:45    242s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:54:45    242s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:54:45    242s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:54:45    242s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:54:45    242s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:54:45    242s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:54:45    242s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:54:45    242s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:54:45    242s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:54:45    242s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:54:45    242s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:54:45    242s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:54:45    242s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:54:45    242s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:54:45    242s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:54:45    242s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:54:45    242s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:54:45    242s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 21:54:45    242s]     Original list had 8 cells:
[03/23 21:54:45    242s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:54:45    242s]     Library trimming was not able to trim any cells:
[03/23 21:54:45    242s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0731
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0731
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.0731
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.0791
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.0858
[03/23 21:54:45    242s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 21:54:45    242s]     Original list had 9 cells:
[03/23 21:54:45    242s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 21:54:45    242s]     New trimmed list has 8 cells:
[03/23 21:54:45    242s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0863
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.0863
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.0869
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.0868
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.0866
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.0872
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.0945
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.103
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.104
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.104
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.104
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.104
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.104
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.104
[03/23 21:54:45    242s] Accumulated time to calculate placeable region: 0.104
[03/23 21:54:45    242s]     Accumulated time to calculate placeable region: 0.104
[03/23 21:54:45    243s]     Clock tree balancer configuration for clock_tree clk:
[03/23 21:54:45    243s]     Non-default CCOpt properties:
[03/23 21:54:45    243s]       Public non-default CCOpt properties:
[03/23 21:54:45    243s]         cell_density: 1 (default: 0.75)
[03/23 21:54:45    243s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 21:54:45    243s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 21:54:45    243s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 21:54:45    243s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 21:54:45    243s]         use_inverters: true (default: auto)
[03/23 21:54:45    243s]       No private non-default CCOpt properties
[03/23 21:54:45    243s]     For power domain auto-default:
[03/23 21:54:45    243s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:54:45    243s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 21:54:45    243s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 21:54:45    243s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 21:54:45    243s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 110167.200um^2
[03/23 21:54:45    243s]     Top Routing info:
[03/23 21:54:45    243s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:54:45    243s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:54:45    243s]     Trunk Routing info:
[03/23 21:54:45    243s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:54:45    243s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:54:45    243s]     Leaf Routing info:
[03/23 21:54:45    243s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:54:45    243s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:54:45    243s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 21:54:45    243s]       Slew time target (leaf):    0.100ns
[03/23 21:54:45    243s]       Slew time target (trunk):   0.100ns
[03/23 21:54:45    243s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 21:54:45    243s]       Buffer unit delay: 0.084ns
[03/23 21:54:45    243s]       Buffer max distance: 540.378um
[03/23 21:54:45    243s]     Fastest wire driving cells and distances:
[03/23 21:54:45    243s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 21:54:45    243s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 21:54:45    243s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 21:54:45    243s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Logic Sizing Table:
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     ----------------------------------------------------------
[03/23 21:54:45    243s]     Cell    Instance count    Source    Eligible library cells
[03/23 21:54:45    243s]     ----------------------------------------------------------
[03/23 21:54:45    243s]       (empty table)
[03/23 21:54:45    243s]     ----------------------------------------------------------
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:54:45    243s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:45    243s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 21:54:45    243s]       Sources:                     pin clk
[03/23 21:54:45    243s]       Total number of sinks:       716
[03/23 21:54:45    243s]       Delay constrained sinks:     716
[03/23 21:54:45    243s]       Constrains:                  default
[03/23 21:54:45    243s]       Non-leaf sinks:              0
[03/23 21:54:45    243s]       Ignore pins:                 0
[03/23 21:54:45    243s]      Timing corner worstDelay:setup.late:
[03/23 21:54:45    243s]       Skew target:                 0.100ns
[03/23 21:54:45    243s]       Insertion delay target:      0.100ns
[03/23 21:54:45    243s]     Primary reporting skew groups are:
[03/23 21:54:45    243s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Clock DAG stats initial state:
[03/23 21:54:45    243s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:54:45    243s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:54:45    243s]       misc counts      : r=1, pp=0
[03/23 21:54:45    243s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:54:45    243s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:54:45    243s]     Clock DAG library cell distribution initial state {count}:
[03/23 21:54:45    243s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:54:45    243s]     Clock DAG hash initial state: 9043657580075338299 13391469031759418034
[03/23 21:54:45    243s]     CTS services accumulated run-time stats initial state:
[03/23 21:54:45    243s]       delay calculator: calls=36628, total_wall_time=1.506s, mean_wall_time=0.041ms
[03/23 21:54:45    243s]       legalizer: calls=2472, total_wall_time=0.069s, mean_wall_time=0.028ms
[03/23 21:54:45    243s]       steiner router: calls=27192, total_wall_time=3.187s, mean_wall_time=0.117ms
[03/23 21:54:45    243s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:54:45    243s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     --------------------------------------------------------------------
[03/23 21:54:45    243s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:54:45    243s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:54:45    243s]     --------------------------------------------------------------------
[03/23 21:54:45    243s]     M1       N            H          0.317         0.288         0.091
[03/23 21:54:45    243s]     M2       Y            V          0.186         0.327         0.061
[03/23 21:54:45    243s]     M3       Y            H          0.186         0.328         0.061
[03/23 21:54:45    243s]     M4       Y            V          0.186         0.327         0.061
[03/23 21:54:45    243s]     M5       N            H          0.186         0.328         0.061
[03/23 21:54:45    243s]     M6       N            V          0.181         0.323         0.058
[03/23 21:54:45    243s]     MQ       N            H          0.075         0.283         0.021
[03/23 21:54:45    243s]     LM       N            V          0.068         0.289         0.020
[03/23 21:54:45    243s]     --------------------------------------------------------------------
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:54:45    243s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Layer information for route type default_route_type_leaf:
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     --------------------------------------------------------------------
[03/23 21:54:45    243s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:54:45    243s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:54:45    243s]     --------------------------------------------------------------------
[03/23 21:54:45    243s]     M1       N            H          0.317         0.213         0.068
[03/23 21:54:45    243s]     M2       N            V          0.186         0.267         0.050
[03/23 21:54:45    243s]     M3       Y            H          0.186         0.265         0.049
[03/23 21:54:45    243s]     M4       Y            V          0.186         0.265         0.049
[03/23 21:54:45    243s]     M5       N            H          0.186         0.263         0.049
[03/23 21:54:45    243s]     M6       N            V          0.181         0.254         0.046
[03/23 21:54:45    243s]     MQ       N            H          0.075         0.240         0.018
[03/23 21:54:45    243s]     LM       N            V          0.068         0.231         0.016
[03/23 21:54:45    243s]     --------------------------------------------------------------------
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:54:45    243s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Layer information for route type default_route_type_nonleaf:
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     --------------------------------------------------------------------
[03/23 21:54:45    243s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:54:45    243s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:54:45    243s]     --------------------------------------------------------------------
[03/23 21:54:45    243s]     M1       N            H          0.317         0.213         0.068
[03/23 21:54:45    243s]     M2       N            V          0.186         0.267         0.050
[03/23 21:54:45    243s]     M3       Y            H          0.186         0.265         0.049
[03/23 21:54:45    243s]     M4       Y            V          0.186         0.265         0.049
[03/23 21:54:45    243s]     M5       N            H          0.186         0.263         0.049
[03/23 21:54:45    243s]     M6       N            V          0.181         0.254         0.046
[03/23 21:54:45    243s]     MQ       N            H          0.075         0.240         0.018
[03/23 21:54:45    243s]     LM       N            V          0.068         0.231         0.016
[03/23 21:54:45    243s]     --------------------------------------------------------------------
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Via selection for estimated routes (rule default):
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     ------------------------------------------------------------
[03/23 21:54:45    243s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 21:54:45    243s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 21:54:45    243s]     ------------------------------------------------------------
[03/23 21:54:45    243s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 21:54:45    243s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 21:54:45    243s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 21:54:45    243s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 21:54:45    243s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 21:54:45    243s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 21:54:45    243s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 21:54:45    243s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 21:54:45    243s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 21:54:45    243s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 21:54:45    243s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 21:54:45    243s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 21:54:45    243s]     ------------------------------------------------------------
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 21:54:45    243s]     No ideal or dont_touch nets found in the clock tree
[03/23 21:54:45    243s]     No dont_touch hnets found in the clock tree
[03/23 21:54:45    243s]     No dont_touch hpins found in the clock network.
[03/23 21:54:45    243s]     Checking for illegal sizes of clock logic instances...
[03/23 21:54:45    243s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Filtering reasons for cell type: buffer
[03/23 21:54:45    243s]     =======================================
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:45    243s]     Clock trees    Power domain    Reason                         Library cells
[03/23 21:54:45    243s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:45    243s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 21:54:45    243s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Filtering reasons for cell type: inverter
[03/23 21:54:45    243s]     =========================================
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:45    243s]     Clock trees    Power domain    Reason                         Library cells
[03/23 21:54:45    243s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:45    243s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 21:54:45    243s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 21:54:45    243s]                                                                     INVXLTR }
[03/23 21:54:45    243s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     
[03/23 21:54:45    243s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 21:54:45    243s]     CCOpt configuration status: all checks passed.
[03/23 21:54:45    243s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 21:54:45    243s] Initializing clock structures done.
[03/23 21:54:45    243s] PRO...
[03/23 21:54:45    243s]   PRO active optimizations:
[03/23 21:54:45    243s]    - DRV fixing with sizing
[03/23 21:54:45    243s]   
[03/23 21:54:45    243s]   Detected clock skew data from CTS
[03/23 21:54:45    243s]   Clock DAG stats PRO initial state:
[03/23 21:54:45    243s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:54:45    243s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:54:45    243s]     misc counts      : r=1, pp=0
[03/23 21:54:45    243s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:54:45    243s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:54:45    243s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:54:45    243s]     wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:54:45    243s]     wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:54:45    243s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:54:45    243s]   Clock DAG net violations PRO initial state:
[03/23 21:54:45    243s]     Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:54:45    243s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 21:54:45    243s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:45    243s]     Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:45    243s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 21:54:45    243s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:54:45    243s]   Clock DAG hash PRO initial state: 9043657580075338299 13391469031759418034
[03/23 21:54:45    243s]   CTS services accumulated run-time stats PRO initial state:
[03/23 21:54:45    243s]     delay calculator: calls=36628, total_wall_time=1.506s, mean_wall_time=0.041ms
[03/23 21:54:45    243s]     legalizer: calls=2472, total_wall_time=0.069s, mean_wall_time=0.028ms
[03/23 21:54:45    243s]     steiner router: calls=27192, total_wall_time=3.187s, mean_wall_time=0.117ms
[03/23 21:54:45    243s]   Primary reporting skew groups PRO initial state:
[03/23 21:54:45    243s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:54:45    243s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:54:45    243s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:54:45    243s]   Skew group summary PRO initial state:
[03/23 21:54:45    243s]     skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312, avg=0.277, sd=0.020], skew [0.083 vs 0.100], 100% {0.229, 0.312} (wid=0.048 ws=0.035) (gid=0.269 gs=0.056)
[03/23 21:54:45    243s]   Recomputing CTS skew targets...
[03/23 21:54:45    243s]   Resolving skew group constraints...
[03/23 21:54:45    243s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 21:54:46    243s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.312ns.
[03/23 21:54:46    243s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 21:54:46    243s]     
[03/23 21:54:46    243s]     Slackened skew group targets:
[03/23 21:54:46    243s]     
[03/23 21:54:46    243s]     ---------------------------------------------------------------------
[03/23 21:54:46    243s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 21:54:46    243s]                              Target     Target       Target     Target
[03/23 21:54:46    243s]                              Max ID     Max ID       Skew       Skew
[03/23 21:54:46    243s]     ---------------------------------------------------------------------
[03/23 21:54:46    243s]     clk/typConstraintMode     0.150       0.312         -           -
[03/23 21:54:46    243s]     ---------------------------------------------------------------------
[03/23 21:54:46    243s]     
[03/23 21:54:46    243s]     
[03/23 21:54:46    243s]   Resolving skew group constraints done.
[03/23 21:54:46    243s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:54:46    243s]   PRO Fixing DRVs...
[03/23 21:54:46    243s]     Clock DAG hash before 'PRO Fixing DRVs': 9043657580075338299 13391469031759418034
[03/23 21:54:46    243s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 21:54:46    243s]       delay calculator: calls=36668, total_wall_time=1.507s, mean_wall_time=0.041ms
[03/23 21:54:46    243s]       legalizer: calls=2472, total_wall_time=0.069s, mean_wall_time=0.028ms
[03/23 21:54:46    243s]       steiner router: calls=27232, total_wall_time=3.187s, mean_wall_time=0.117ms
[03/23 21:54:46    243s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:54:46    243s]     CCOpt-PRO: considered: 25, tested: 25, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
[03/23 21:54:46    243s]     
[03/23 21:54:46    243s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 21:54:46    243s]     =======================================
[03/23 21:54:46    243s]     
[03/23 21:54:46    243s]     Cell changes by Net Type:
[03/23 21:54:46    243s]     
[03/23 21:54:46    243s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:54:46    243s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 21:54:46    243s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:54:46    243s]     top                0                    0           0            0                    0                  0
[03/23 21:54:46    243s]     trunk              2 [20.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 21:54:46    243s]     leaf               8 [80.0%]            0           0            0                    0 (0.0%)           8 (100.0%)
[03/23 21:54:46    243s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:54:46    243s]     Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[03/23 21:54:46    243s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:54:46    243s]     
[03/23 21:54:46    243s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
[03/23 21:54:46    243s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 21:54:46    243s]     
[03/23 21:54:46    243s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 21:54:46    243s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:54:46    243s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:54:46    243s]       misc counts      : r=1, pp=0
[03/23 21:54:46    243s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:54:46    243s]       cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:54:46    243s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:54:46    243s]       wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:54:46    243s]       wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:54:46    243s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:54:46    243s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 21:54:46    243s]       Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.011ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:54:46    243s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 21:54:46    243s]       Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:46    243s]       Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:46    243s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 21:54:46    243s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:54:46    243s]     Clock DAG hash after 'PRO Fixing DRVs': 9043657580075338299 13391469031759418034
[03/23 21:54:46    243s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 21:54:46    243s]       delay calculator: calls=37030, total_wall_time=1.532s, mean_wall_time=0.041ms
[03/23 21:54:46    243s]       legalizer: calls=2514, total_wall_time=0.071s, mean_wall_time=0.028ms
[03/23 21:54:46    243s]       steiner router: calls=27392, total_wall_time=3.188s, mean_wall_time=0.116ms
[03/23 21:54:46    243s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 21:54:46    243s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:54:46    243s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:54:46    243s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:54:46    243s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 21:54:46    243s]       skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312], skew [0.083 vs 0.100]
[03/23 21:54:46    243s]     Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:54:46    243s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:54:46    243s]   
[03/23 21:54:46    243s]   Slew Diagnostics: After DRV fixing
[03/23 21:54:46    243s]   ==================================
[03/23 21:54:46    243s]   
[03/23 21:54:46    243s]   Global Causes:
[03/23 21:54:46    243s]   
[03/23 21:54:46    243s]   -------------------------------------
[03/23 21:54:46    243s]   Cause
[03/23 21:54:46    243s]   -------------------------------------
[03/23 21:54:46    243s]   DRV fixing with buffering is disabled
[03/23 21:54:46    243s]   -------------------------------------
[03/23 21:54:46    243s]   
[03/23 21:54:46    243s]   Top 5 overslews:
[03/23 21:54:46    243s]   
[03/23 21:54:46    243s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:54:46    243s]   Overslew    Causes                                        Driving Pin
[03/23 21:54:46    243s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:54:46    243s]   0.023ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:54:46    243s]   0.023ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00018/Y
[03/23 21:54:46    243s]   0.017ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/23 21:54:46    243s]   0.011ns     Inst already optimally sized (CLKINVX16TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 21:54:46    243s]   0.007ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/Y
[03/23 21:54:46    243s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:54:46    243s]   
[03/23 21:54:46    243s]   Slew diagnostics counts from the 10 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 21:54:46    243s]   
[03/23 21:54:46    243s]   ------------------------------------------
[03/23 21:54:46    243s]   Cause                           Occurences
[03/23 21:54:46    243s]   ------------------------------------------
[03/23 21:54:46    243s]   Inst already optimally sized        10
[03/23 21:54:46    243s]   ------------------------------------------
[03/23 21:54:46    243s]   
[03/23 21:54:46    243s]   Violation diagnostics counts from the 10 nodes that have violations:
[03/23 21:54:46    243s]   
[03/23 21:54:46    243s]   ------------------------------------------
[03/23 21:54:46    243s]   Cause                           Occurences
[03/23 21:54:46    243s]   ------------------------------------------
[03/23 21:54:46    243s]   Inst already optimally sized        10
[03/23 21:54:46    243s]   ------------------------------------------
[03/23 21:54:46    243s]   
[03/23 21:54:46    243s]   Reconnecting optimized routes...
[03/23 21:54:46    244s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:46    244s]   Set dirty flag on 0 instances, 0 nets
[03/23 21:54:46    244s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:54:46    244s] End AAE Lib Interpolated Model. (MEM=3927.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:46    244s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:54:46    244s]   Clock DAG stats PRO final:
[03/23 21:54:46    244s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:54:46    244s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:54:46    244s]     misc counts      : r=1, pp=0
[03/23 21:54:46    244s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:54:46    244s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:54:46    244s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:54:46    244s]     wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:54:46    244s]     wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:54:46    244s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:54:46    244s]   Clock DAG net violations PRO final:
[03/23 21:54:46    244s]     Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:54:46    244s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 21:54:46    244s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:46    244s]     Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:54:46    244s]   Clock DAG library cell distribution PRO final {count}:
[03/23 21:54:46    244s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:54:46    244s]   Clock DAG hash PRO final: 9043657580075338299 13391469031759418034
[03/23 21:54:46    244s]   CTS services accumulated run-time stats PRO final:
[03/23 21:54:46    244s]     delay calculator: calls=37055, total_wall_time=1.534s, mean_wall_time=0.041ms
[03/23 21:54:46    244s]     legalizer: calls=2514, total_wall_time=0.071s, mean_wall_time=0.028ms
[03/23 21:54:46    244s]     steiner router: calls=27392, total_wall_time=3.188s, mean_wall_time=0.116ms
[03/23 21:54:46    244s]   Primary reporting skew groups PRO final:
[03/23 21:54:46    244s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:54:46    244s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:54:46    244s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:54:46    244s]   Skew group summary PRO final:
[03/23 21:54:46    244s]     skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312, avg=0.277, sd=0.020], skew [0.083 vs 0.100], 100% {0.229, 0.312} (wid=0.048 ws=0.035) (gid=0.269 gs=0.056)
[03/23 21:54:46    244s] PRO done.
[03/23 21:54:46    244s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 21:54:46    244s] numClockCells = 26, numClockCellsFixed = 0, numClockCellsRestored = 24, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 21:54:46    244s] Net route status summary:
[03/23 21:54:46    244s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:54:46    244s]   Non-clock:  2666 (unrouted=2, trialRouted=0, noStatus=0, routed=2664, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:54:46    244s] Updating delays...
[03/23 21:54:46    244s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:46    244s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:46    244s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:46    244s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:46    244s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:46    244s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:46    244s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:46    244s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:54:46    244s] Dumping Information for Job ...
[03/23 21:54:46    244s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 21:54:46    244s] Updating delays done.
[03/23 21:54:46    244s] PRO done. (took cpu=0:00:01.6 real=0:00:01.3)
[03/23 21:54:46    244s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:54:46    244s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4459.9M, EPOCH TIME: 1679622886.286707
[03/23 21:54:46    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 21:54:46    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:46    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:46    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:46    244s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.019, REAL:0.014, MEM:3980.7M, EPOCH TIME: 1679622886.300626
[03/23 21:54:46    244s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:46    244s] *** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:01.6/0:00:01.4 (1.2), totSession cpu/real = 0:04:04.2/0:05:09.9 (0.8), mem = 3964.7M
[03/23 21:54:46    244s] 
[03/23 21:54:46    244s] =============================================================================================
[03/23 21:54:46    244s]  Step TAT Report : ClockDrv #1 / optDesign #5                                   21.14-s109_1
[03/23 21:54:46    244s] =============================================================================================
[03/23 21:54:46    244s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:46    244s] ---------------------------------------------------------------------------------------------
[03/23 21:54:46    244s] [ OptimizationStep       ]      1   0:00:01.3  (  98.4 % )     0:00:01.4 /  0:00:01.6    1.2
[03/23 21:54:46    244s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 21:54:46    244s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    3.0
[03/23 21:54:46    244s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:46    244s] ---------------------------------------------------------------------------------------------
[03/23 21:54:46    244s]  ClockDrv #1 TOTAL                  0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.6    1.2
[03/23 21:54:46    244s] ---------------------------------------------------------------------------------------------
[03/23 21:54:46    244s] 
[03/23 21:54:46    244s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:54:46    244s] **INFO: Start fixing DRV (Mem = 3740.41M) ...
[03/23 21:54:46    244s] Begin: GigaOpt DRV Optimization
[03/23 21:54:46    244s] Glitch fixing enabled
[03/23 21:54:46    244s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 21:54:46    244s] *** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:04:04.3/0:05:09.9 (0.8), mem = 3740.4M
[03/23 21:54:46    244s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:54:46    244s] End AAE Lib Interpolated Model. (MEM=3740.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:46    244s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.27
[03/23 21:54:46    244s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:54:46    244s] ### Creating PhyDesignMc. totSessionCpu=0:04:04 mem=3740.4M
[03/23 21:54:46    244s] OPERPROF: Starting DPlace-Init at level 1, MEM:3740.4M, EPOCH TIME: 1679622886.380571
[03/23 21:54:46    244s] Processing tracks to init pin-track alignment.
[03/23 21:54:46    244s] z: 2, totalTracks: 1
[03/23 21:54:46    244s] z: 4, totalTracks: 1
[03/23 21:54:46    244s] z: 6, totalTracks: 1
[03/23 21:54:46    244s] z: 8, totalTracks: 1
[03/23 21:54:46    244s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:46    244s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3740.4M, EPOCH TIME: 1679622886.384443
[03/23 21:54:46    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:46    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:46    244s] 
[03/23 21:54:46    244s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:46    244s] 
[03/23 21:54:46    244s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:54:46    244s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.024, MEM:3646.4M, EPOCH TIME: 1679622886.408015
[03/23 21:54:46    244s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3646.4M, EPOCH TIME: 1679622886.408168
[03/23 21:54:46    244s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3646.4M, EPOCH TIME: 1679622886.411295
[03/23 21:54:46    244s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3646.4MB).
[03/23 21:54:46    244s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:3646.4M, EPOCH TIME: 1679622886.412195
[03/23 21:54:46    244s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:54:46    244s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:04 mem=3646.4M
[03/23 21:54:46    244s] #optDebug: Start CG creation (mem=3646.4M)
[03/23 21:54:46    244s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 21:54:46    244s] (cpu=0:00:00.1, mem=3723.0M)
[03/23 21:54:46    244s]  ...processing cgPrt (cpu=0:00:00.1, mem=3723.0M)
[03/23 21:54:46    244s]  ...processing cgEgp (cpu=0:00:00.1, mem=3723.0M)
[03/23 21:54:46    244s]  ...processing cgPbk (cpu=0:00:00.1, mem=3723.0M)
[03/23 21:54:46    244s]  ...processing cgNrb(cpu=0:00:00.1, mem=3723.0M)
[03/23 21:54:46    244s]  ...processing cgObs (cpu=0:00:00.1, mem=3723.0M)
[03/23 21:54:46    244s]  ...processing cgCon (cpu=0:00:00.1, mem=3723.0M)
[03/23 21:54:46    244s]  ...processing cgPdm (cpu=0:00:00.1, mem=3723.0M)
[03/23 21:54:46    244s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3723.0M)
[03/23 21:54:46    244s] ### Creating RouteCongInterface, started
[03/23 21:54:46    244s] {MMLU 0 25 2689}
[03/23 21:54:46    244s] ### Creating LA Mngr. totSessionCpu=0:04:05 mem=3723.0M
[03/23 21:54:46    244s] ### Creating LA Mngr, finished. totSessionCpu=0:04:05 mem=3723.0M
[03/23 21:54:46    244s] ### Creating RouteCongInterface, finished
[03/23 21:54:46    244s] 
[03/23 21:54:46    244s] Creating Lib Analyzer ...
[03/23 21:54:46    244s] 
[03/23 21:54:46    244s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:46    244s] Summary for sequential cells identification: 
[03/23 21:54:46    244s]   Identified SBFF number: 112
[03/23 21:54:46    244s]   Identified MBFF number: 0
[03/23 21:54:46    244s]   Identified SB Latch number: 0
[03/23 21:54:46    244s]   Identified MB Latch number: 0
[03/23 21:54:46    244s]   Not identified SBFF number: 8
[03/23 21:54:46    244s]   Not identified MBFF number: 0
[03/23 21:54:46    244s]   Not identified SB Latch number: 0
[03/23 21:54:46    244s]   Not identified MB Latch number: 0
[03/23 21:54:46    244s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:46    244s]  Visiting view : setupAnalysis
[03/23 21:54:46    244s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:46    244s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:46    244s]  Visiting view : holdAnalysis
[03/23 21:54:46    244s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:46    244s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:46    244s] TLC MultiMap info (StdDelay):
[03/23 21:54:46    244s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:46    244s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:46    244s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:46    244s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:46    244s]  Setting StdDelay to: 22.7ps
[03/23 21:54:46    244s] 
[03/23 21:54:46    244s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:46    244s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:46    244s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:46    244s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:46    244s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:54:46    244s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:46    244s] 
[03/23 21:54:46    244s] {RT rc-typ 0 4 4 0}
[03/23 21:54:47    245s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:05 mem=3723.0M
[03/23 21:54:47    245s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:05 mem=3723.0M
[03/23 21:54:47    245s] Creating Lib Analyzer, finished. 
[03/23 21:54:47    245s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 21:54:47    245s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 21:54:47    245s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 21:54:47    245s] [GPS-DRV] maxDensity (design): 0.95
[03/23 21:54:47    245s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 21:54:47    245s] [GPS-DRV] MaintainWNS: 1
[03/23 21:54:47    245s] [GPS-DRV] All active and enabled setup views
[03/23 21:54:47    245s] [GPS-DRV]     setupAnalysis
[03/23 21:54:47    245s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:54:47    245s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:54:47    245s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 21:54:47    245s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 21:54:47    245s] [GPS-DRV] timing-driven DRV settings
[03/23 21:54:47    245s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 21:54:47    245s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3965.3M, EPOCH TIME: 1679622887.500910
[03/23 21:54:47    245s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3965.3M, EPOCH TIME: 1679622887.501027
[03/23 21:54:47    245s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:54:47    245s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:54:47    245s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:54:47    245s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 21:54:47    245s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:54:47    245s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 21:54:47    245s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:54:47    245s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:54:47    245s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:54:47    245s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:54:47    245s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 31.57%|          |         |
[03/23 21:54:47    245s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:54:47    245s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:54:47    245s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:54:47    245s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 31.57%| 0:00:00.0|  3997.3M|
[03/23 21:54:47    245s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:54:47    245s] 
[03/23 21:54:47    245s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3997.3M) ***
[03/23 21:54:47    245s] 
[03/23 21:54:47    245s] Begin: glitch net info
[03/23 21:54:47    245s] glitch slack range: number of glitch nets
[03/23 21:54:47    245s] glitch slack < -0.32 : 0
[03/23 21:54:47    245s] -0.32 < glitch slack < -0.28 : 0
[03/23 21:54:47    245s] -0.28 < glitch slack < -0.24 : 0
[03/23 21:54:47    245s] -0.24 < glitch slack < -0.2 : 0
[03/23 21:54:47    245s] -0.2 < glitch slack < -0.16 : 0
[03/23 21:54:47    245s] -0.16 < glitch slack < -0.12 : 0
[03/23 21:54:47    245s] -0.12 < glitch slack < -0.08 : 0
[03/23 21:54:47    245s] -0.08 < glitch slack < -0.04 : 0
[03/23 21:54:47    245s] -0.04 < glitch slack : 0
[03/23 21:54:47    245s] End: glitch net info
[03/23 21:54:47    245s] Total-nets :: 2689, Stn-nets :: 0, ratio :: 0 %, Total-len 87076.8, Stn-len 0
[03/23 21:54:47    245s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3836.0M, EPOCH TIME: 1679622887.633776
[03/23 21:54:47    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:54:47    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    245s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.009, MEM:3691.7M, EPOCH TIME: 1679622887.642690
[03/23 21:54:47    245s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:54:47    245s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.27
[03/23 21:54:47    245s] *** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.4/0:00:01.3 (1.1), totSession cpu/real = 0:04:05.7/0:05:11.2 (0.8), mem = 3691.7M
[03/23 21:54:47    245s] 
[03/23 21:54:47    245s] =============================================================================================
[03/23 21:54:47    245s]  Step TAT Report : DrvOpt #1 / optDesign #5                                     21.14-s109_1
[03/23 21:54:47    245s] =============================================================================================
[03/23 21:54:47    245s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:47    245s] ---------------------------------------------------------------------------------------------
[03/23 21:54:47    245s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    1.9
[03/23 21:54:47    245s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:47    245s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  57.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:54:47    245s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:47    245s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:54:47    245s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:47    245s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:47    245s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:54:47    245s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 21:54:47    245s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    3.2
[03/23 21:54:47    245s] [ DrvComputeSummary      ]      2   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 21:54:47    245s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:47    245s] [ MISC                   ]          0:00:00.3  (  20.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 21:54:47    245s] ---------------------------------------------------------------------------------------------
[03/23 21:54:47    245s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.4    1.1
[03/23 21:54:47    245s] ---------------------------------------------------------------------------------------------
[03/23 21:54:47    245s] 
[03/23 21:54:47    245s] drv optimizer changes nothing and skips refinePlace
[03/23 21:54:47    245s] End: GigaOpt DRV Optimization
[03/23 21:54:47    245s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2677.1M, totSessionCpu=0:04:06 **
[03/23 21:54:47    245s] *info:
[03/23 21:54:47    245s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3691.70M).
[03/23 21:54:47    245s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3691.7M, EPOCH TIME: 1679622887.650931
[03/23 21:54:47    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    245s] 
[03/23 21:54:47    245s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:47    245s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.026, MEM:3692.4M, EPOCH TIME: 1679622887.677170
[03/23 21:54:47    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:47    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    245s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3691.7M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.051  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3880.9M, EPOCH TIME: 1679622887.759077
[03/23 21:54:47    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    245s] 
[03/23 21:54:47    245s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:47    245s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:3882.3M, EPOCH TIME: 1679622887.784843
[03/23 21:54:47    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:47    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    245s] Density: 31.569%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2676.4M, totSessionCpu=0:04:06 **
[03/23 21:54:47    245s]   DRV Snapshot: (REF)
[03/23 21:54:47    245s]          Tran DRV: 0 (0)
[03/23 21:54:47    245s]           Cap DRV: 0 (0)
[03/23 21:54:47    245s]        Fanout DRV: 0 (17)
[03/23 21:54:47    245s]            Glitch: 0 (0)
[03/23 21:54:47    245s] *** Timing NOT met, worst failing slack is 0.046
[03/23 21:54:47    245s] *** Check timing (0:00:00.0)
[03/23 21:54:47    245s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:54:47    245s] Deleting Lib Analyzer.
[03/23 21:54:47    245s] Begin: GigaOpt Optimization in WNS mode
[03/23 21:54:47    245s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/23 21:54:47    245s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:54:47    245s] End AAE Lib Interpolated Model. (MEM=3825.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:47    245s] *** WnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:04:06.0/0:05:11.4 (0.8), mem = 3825.4M
[03/23 21:54:47    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.28
[03/23 21:54:47    245s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:54:47    245s] ### Creating PhyDesignMc. totSessionCpu=0:04:06 mem=3825.4M
[03/23 21:54:47    245s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:54:47    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:3825.4M, EPOCH TIME: 1679622887.837558
[03/23 21:54:47    245s] Processing tracks to init pin-track alignment.
[03/23 21:54:47    245s] z: 2, totalTracks: 1
[03/23 21:54:47    245s] z: 4, totalTracks: 1
[03/23 21:54:47    245s] z: 6, totalTracks: 1
[03/23 21:54:47    245s] z: 8, totalTracks: 1
[03/23 21:54:47    245s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:47    246s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3825.4M, EPOCH TIME: 1679622887.841035
[03/23 21:54:47    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:47    246s] 
[03/23 21:54:47    246s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:47    246s] 
[03/23 21:54:47    246s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:54:47    246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.022, MEM:3826.9M, EPOCH TIME: 1679622887.862836
[03/23 21:54:47    246s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3826.9M, EPOCH TIME: 1679622887.862965
[03/23 21:54:47    246s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3826.9M, EPOCH TIME: 1679622887.865274
[03/23 21:54:47    246s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3826.9MB).
[03/23 21:54:47    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:3826.9M, EPOCH TIME: 1679622887.866094
[03/23 21:54:47    246s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:54:47    246s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:06 mem=3826.9M
[03/23 21:54:47    246s] ### Creating RouteCongInterface, started
[03/23 21:54:47    246s] ### Creating RouteCongInterface, finished
[03/23 21:54:47    246s] 
[03/23 21:54:47    246s] Creating Lib Analyzer ...
[03/23 21:54:47    246s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:47    246s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:47    246s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:47    246s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:54:47    246s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:47    246s] 
[03/23 21:54:47    246s] {RT rc-typ 0 4 4 0}
[03/23 21:54:48    246s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:07 mem=3826.9M
[03/23 21:54:48    246s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:07 mem=3826.9M
[03/23 21:54:48    246s] Creating Lib Analyzer, finished. 
[03/23 21:54:48    247s] *info: 25 clock nets excluded
[03/23 21:54:49    247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.219604.4
[03/23 21:54:49    247s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 21:54:49    247s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:54:49    247s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:54:49    247s] ** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 31.57
[03/23 21:54:49    247s] Optimizer WNS Pass 0
[03/23 21:54:49    247s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.046|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

[03/23 21:54:49    247s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4024.9M, EPOCH TIME: 1679622889.071872
[03/23 21:54:49    247s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4024.9M, EPOCH TIME: 1679622889.072012
[03/23 21:54:49    247s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 21:54:49    247s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 21:54:49    247s] Active Path Group: default 
[03/23 21:54:49    247s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:54:49    247s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:54:49    247s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:54:49    247s] |   0.046|    0.046|   0.000|    0.000|   31.57%|   0:00:00.0| 4024.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 21:54:49    247s] |        |         |        |         |         |            |        |             |         | _r_REG670_S2/D                                     |
[03/23 21:54:49    247s] |   0.050|    0.050|   0.000|    0.000|   31.57%|   0:00:00.0| 4178.1M|           NA|       NA| NA                                                 |
[03/23 21:54:49    247s] |   0.050|    0.050|   0.000|    0.000|   31.57%|   0:00:00.0| 4178.1M|setupAnalysis|       NA| NA                                                 |
[03/23 21:54:49    247s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:54:49    247s] 
[03/23 21:54:49    247s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4178.1M) ***
[03/23 21:54:49    247s] 
[03/23 21:54:49    247s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=4178.1M) ***
[03/23 21:54:49    247s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.050|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+

[03/23 21:54:49    247s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 31.57
[03/23 21:54:49    247s] Update Timing Windows (Threshold 0.023) ...
[03/23 21:54:49    247s] Re Calculate Delays on 0 Nets
[03/23 21:54:49    247s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.050|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+

[03/23 21:54:49    247s] 
[03/23 21:54:49    247s] *** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4178.1M) ***
[03/23 21:54:49    247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.219604.4
[03/23 21:54:49    247s] Total-nets :: 2689, Stn-nets :: 0, ratio :: 0 %, Total-len 87076.8, Stn-len 0
[03/23 21:54:49    247s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4016.8M, EPOCH TIME: 1679622889.262247
[03/23 21:54:49    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:54:49    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:49    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:49    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:49    247s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:3733.5M, EPOCH TIME: 1679622889.276870
[03/23 21:54:49    247s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:54:49    247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.28
[03/23 21:54:49    247s] *** WnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.7/0:00:01.4 (1.2), totSession cpu/real = 0:04:07.7/0:05:12.8 (0.8), mem = 3733.5M
[03/23 21:54:49    247s] 
[03/23 21:54:49    247s] =============================================================================================
[03/23 21:54:49    247s]  Step TAT Report : WnsOpt #1 / optDesign #5                                     21.14-s109_1
[03/23 21:54:49    247s] =============================================================================================
[03/23 21:54:49    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:49    247s] ---------------------------------------------------------------------------------------------
[03/23 21:54:49    247s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  47.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:54:49    247s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 21:54:49    247s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 21:54:49    247s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ TransformInit          ]      1   0:00:00.4  (  28.6 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 21:54:49    247s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:54:49    247s] [ OptimizationStep       ]      1   0:00:00.0  (   2.4 % )     0:00:00.1 /  0:00:00.2    2.2
[03/23 21:54:49    247s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.1
[03/23 21:54:49    247s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ OptEval                ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    4.4
[03/23 21:54:49    247s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:49    247s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 21:54:49    247s] [ MISC                   ]          0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.3    1.9
[03/23 21:54:49    247s] ---------------------------------------------------------------------------------------------
[03/23 21:54:49    247s]  WnsOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.7    1.2
[03/23 21:54:49    247s] ---------------------------------------------------------------------------------------------
[03/23 21:54:49    247s] 
[03/23 21:54:49    247s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 21:54:49    247s] End: GigaOpt Optimization in WNS mode
[03/23 21:54:49    247s] Skipping post route harden opt
[03/23 21:54:49    247s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:54:49    247s] Deleting Lib Analyzer.
[03/23 21:54:49    247s] GigaOpt: target slack met, skip TNS optimization
[03/23 21:54:49    247s]   Timing Snapshot: (REF)
[03/23 21:54:49    247s]      Weighted WNS: 0.000
[03/23 21:54:49    247s]       All  PG WNS: 0.000
[03/23 21:54:49    247s]       High PG WNS: 0.000
[03/23 21:54:49    247s]       All  PG TNS: 0.000
[03/23 21:54:49    247s]       High PG TNS: 0.000
[03/23 21:54:49    247s]       Low  PG TNS: 0.000
[03/23 21:54:49    247s]    Category Slack: { [L, 0.000] [H, 0.001] }
[03/23 21:54:49    247s] 
[03/23 21:54:49    247s] 
[03/23 21:54:49    247s] Creating Lib Analyzer ...
[03/23 21:54:49    247s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:49    247s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:49    247s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:49    247s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:54:49    247s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:49    247s] 
[03/23 21:54:49    247s] {RT rc-typ 0 4 4 0}
[03/23 21:54:50    248s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:08 mem=3735.3M
[03/23 21:54:50    248s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:08 mem=3735.3M
[03/23 21:54:50    248s] Creating Lib Analyzer, finished. 
[03/23 21:54:50    248s] **INFO: flowCheckPoint #13 OptimizationPreEco
[03/23 21:54:50    248s] Running postRoute recovery in preEcoRoute mode
[03/23 21:54:50    248s] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 2704.2M, totSessionCpu=0:04:08 **
[03/23 21:54:50    248s]   DRV Snapshot: (TGT)
[03/23 21:54:50    248s]          Tran DRV: 0 (0)
[03/23 21:54:50    248s]           Cap DRV: 0 (0)
[03/23 21:54:50    248s]        Fanout DRV: 0 (17)
[03/23 21:54:50    248s]            Glitch: 0 (0)
[03/23 21:54:50    248s] Checking DRV degradation...
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] Recovery Manager:
[03/23 21:54:50    248s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:50    248s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:50    248s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:50    248s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 21:54:50    248s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3731.33M, totSessionCpu=0:04:08).
[03/23 21:54:50    248s] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 2704.2M, totSessionCpu=0:04:08 **
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s]   DRV Snapshot: (REF)
[03/23 21:54:50    248s]          Tran DRV: 0 (0)
[03/23 21:54:50    248s]           Cap DRV: 0 (0)
[03/23 21:54:50    248s]        Fanout DRV: 0 (17)
[03/23 21:54:50    248s]            Glitch: 0 (0)
[03/23 21:54:50    248s] Skipping post route harden opt
[03/23 21:54:50    248s] Running refinePlace -preserveRouting true -hardFence false
[03/23 21:54:50    248s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3864.9M, EPOCH TIME: 1679622890.085576
[03/23 21:54:50    248s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3864.9M, EPOCH TIME: 1679622890.085685
[03/23 21:54:50    248s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3864.9M, EPOCH TIME: 1679622890.085831
[03/23 21:54:50    248s] Processing tracks to init pin-track alignment.
[03/23 21:54:50    248s] z: 2, totalTracks: 1
[03/23 21:54:50    248s] z: 4, totalTracks: 1
[03/23 21:54:50    248s] z: 6, totalTracks: 1
[03/23 21:54:50    248s] z: 8, totalTracks: 1
[03/23 21:54:50    248s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:50    248s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3864.9M, EPOCH TIME: 1679622890.090518
[03/23 21:54:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:54:50    248s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.025, REAL:0.032, MEM:3866.4M, EPOCH TIME: 1679622890.122661
[03/23 21:54:50    248s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3866.4M, EPOCH TIME: 1679622890.122775
[03/23 21:54:50    248s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3866.4M, EPOCH TIME: 1679622890.124563
[03/23 21:54:50    248s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3866.4MB).
[03/23 21:54:50    248s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.039, MEM:3866.4M, EPOCH TIME: 1679622890.125025
[03/23 21:54:50    248s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.033, REAL:0.039, MEM:3866.4M, EPOCH TIME: 1679622890.125098
[03/23 21:54:50    248s] TDRefine: refinePlace mode is spiral
[03/23 21:54:50    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.17
[03/23 21:54:50    248s] OPERPROF:   Starting RefinePlace at level 2, MEM:3866.4M, EPOCH TIME: 1679622890.125231
[03/23 21:54:50    248s] *** Starting refinePlace (0:04:09 mem=3866.4M) ***
[03/23 21:54:50    248s] Total net bbox length = 6.760e+04 (3.081e+04 3.678e+04) (ext = 2.949e+03)
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:50    248s] (I)      Default pattern map key = PE_top_default.
[03/23 21:54:50    248s] (I)      Default pattern map key = PE_top_default.
[03/23 21:54:50    248s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3866.4M, EPOCH TIME: 1679622890.131033
[03/23 21:54:50    248s] Starting refinePlace ...
[03/23 21:54:50    248s] (I)      Default pattern map key = PE_top_default.
[03/23 21:54:50    248s] One DDP V2 for no tweak run.
[03/23 21:54:50    248s] (I)      Default pattern map key = PE_top_default.
[03/23 21:54:50    248s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3930.4M, EPOCH TIME: 1679622890.139281
[03/23 21:54:50    248s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:54:50    248s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3930.4M, EPOCH TIME: 1679622890.139420
[03/23 21:54:50    248s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3930.4M, EPOCH TIME: 1679622890.139582
[03/23 21:54:50    248s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3930.4M, EPOCH TIME: 1679622890.139660
[03/23 21:54:50    248s] DDP markSite nrRow 107 nrJob 107
[03/23 21:54:50    248s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:3930.4M, EPOCH TIME: 1679622890.139862
[03/23 21:54:50    248s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3930.4M, EPOCH TIME: 1679622890.139934
[03/23 21:54:50    248s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 21:54:50    248s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3866.4MB) @(0:04:09 - 0:04:09).
[03/23 21:54:50    248s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:54:50    248s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:54:50    248s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:54:50    248s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 21:54:50    248s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:54:50    248s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3866.4MB) @(0:04:09 - 0:04:09).
[03/23 21:54:50    248s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:54:50    248s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:54:50    248s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3866.4MB
[03/23 21:54:50    248s] Statistics of distance of Instance movement in refine placement:
[03/23 21:54:50    248s]   maximum (X+Y) =         0.00 um
[03/23 21:54:50    248s]   mean    (X+Y) =         0.00 um
[03/23 21:54:50    248s] Summary Report:
[03/23 21:54:50    248s] Instances move: 0 (out of 2598 movable)
[03/23 21:54:50    248s] Instances flipped: 0
[03/23 21:54:50    248s] Mean displacement: 0.00 um
[03/23 21:54:50    248s] Max displacement: 0.00 um 
[03/23 21:54:50    248s] Total instances moved : 0
[03/23 21:54:50    248s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.158, REAL:0.089, MEM:3866.4M, EPOCH TIME: 1679622890.220532
[03/23 21:54:50    248s] Total net bbox length = 6.760e+04 (3.081e+04 3.678e+04) (ext = 2.949e+03)
[03/23 21:54:50    248s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3866.4MB
[03/23 21:54:50    248s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3866.4MB) @(0:04:09 - 0:04:09).
[03/23 21:54:50    248s] *** Finished refinePlace (0:04:09 mem=3866.4M) ***
[03/23 21:54:50    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.17
[03/23 21:54:50    248s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.165, REAL:0.097, MEM:3866.4M, EPOCH TIME: 1679622890.221953
[03/23 21:54:50    248s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3866.4M, EPOCH TIME: 1679622890.222067
[03/23 21:54:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:54:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    248s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.011, REAL:0.006, MEM:3733.4M, EPOCH TIME: 1679622890.228354
[03/23 21:54:50    248s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.210, REAL:0.143, MEM:3733.4M, EPOCH TIME: 1679622890.228493
[03/23 21:54:50    248s] {MMLU 0 25 2689}
[03/23 21:54:50    248s] ### Creating LA Mngr. totSessionCpu=0:04:09 mem=3733.4M
[03/23 21:54:50    248s] ### Creating LA Mngr, finished. totSessionCpu=0:04:09 mem=3733.4M
[03/23 21:54:50    248s] Default Rule : ""
[03/23 21:54:50    248s] Non Default Rules :
[03/23 21:54:50    248s] Worst Slack : 0.001 ns
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] Start Layer Assignment ...
[03/23 21:54:50    248s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] Select 15 cadidates out of 2691.
[03/23 21:54:50    248s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[03/23 21:54:50    248s] GigaOpt: setting up router preferences
[03/23 21:54:50    248s] GigaOpt: 1 nets assigned router directives
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] Start Assign Priority Nets ...
[03/23 21:54:50    248s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 21:54:50    248s] Existing Priority Nets 0 (0.0%)
[03/23 21:54:50    248s] Total Assign Priority Nets 79 (3.0%)
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] Set Prefer Layer Routing Effort ...
[03/23 21:54:50    248s] Total Net(2689) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] {MMLU 0 25 2689}
[03/23 21:54:50    248s] ### Creating LA Mngr. totSessionCpu=0:04:09 mem=3752.4M
[03/23 21:54:50    248s] ### Creating LA Mngr, finished. totSessionCpu=0:04:09 mem=3752.4M
[03/23 21:54:50    248s] #optDebug: Start CG creation (mem=3752.4M)
[03/23 21:54:50    248s]  ...initializing CG  maxDriveDist 1613.203000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.320000 
[03/23 21:54:50    248s] (cpu=0:00:00.1, mem=3783.7M)
[03/23 21:54:50    248s]  ...processing cgPrt (cpu=0:00:00.1, mem=3783.7M)
[03/23 21:54:50    248s]  ...processing cgEgp (cpu=0:00:00.1, mem=3783.7M)
[03/23 21:54:50    248s]  ...processing cgPbk (cpu=0:00:00.1, mem=3783.7M)
[03/23 21:54:50    248s]  ...processing cgNrb(cpu=0:00:00.1, mem=3783.7M)
[03/23 21:54:50    248s]  ...processing cgObs (cpu=0:00:00.1, mem=3783.7M)
[03/23 21:54:50    248s]  ...processing cgCon (cpu=0:00:00.1, mem=3783.7M)
[03/23 21:54:50    248s]  ...processing cgPdm (cpu=0:00:00.1, mem=3783.7M)
[03/23 21:54:50    248s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3783.7M)
[03/23 21:54:50    248s] Default Rule : ""
[03/23 21:54:50    248s] Non Default Rules :
[03/23 21:54:50    248s] Worst Slack : 0.000 ns
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] Start Layer Assignment ...
[03/23 21:54:50    248s] WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] Select 66 cadidates out of 2691.
[03/23 21:54:50    248s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 21:54:50    248s] GigaOpt: setting up router preferences
[03/23 21:54:50    248s] GigaOpt: 0 nets assigned router directives
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s] Start Assign Priority Nets ...
[03/23 21:54:50    248s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 21:54:50    248s] Existing Priority Nets 0 (0.0%)
[03/23 21:54:50    248s] Total Assign Priority Nets 79 (3.0%)
[03/23 21:54:50    248s] {MMLU 0 25 2689}
[03/23 21:54:50    248s] ### Creating LA Mngr. totSessionCpu=0:04:09 mem=3783.7M
[03/23 21:54:50    248s] ### Creating LA Mngr, finished. totSessionCpu=0:04:09 mem=3783.7M
[03/23 21:54:50    248s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3783.7M, EPOCH TIME: 1679622890.424603
[03/23 21:54:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    248s] 
[03/23 21:54:50    248s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:50    248s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3783.7M, EPOCH TIME: 1679622890.450095
[03/23 21:54:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    249s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.051  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3889.0M, EPOCH TIME: 1679622890.529565
[03/23 21:54:50    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    249s] 
[03/23 21:54:50    249s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:50    249s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:3890.5M, EPOCH TIME: 1679622890.545618
[03/23 21:54:50    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:50    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:50    249s] Density: 31.570%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 2667.3M, totSessionCpu=0:04:09 **
[03/23 21:54:50    249s] **INFO: flowCheckPoint #14 GlobalDetailRoute
[03/23 21:54:50    249s] -routeWithEco false                       # bool, default=false
[03/23 21:54:50    249s] -routeSelectedNetOnly false               # bool, default=false
[03/23 21:54:50    249s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 21:54:50    249s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 21:54:50    249s] Existing Dirty Nets : 0
[03/23 21:54:50    249s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 21:54:50    249s] Reset Dirty Nets : 0
[03/23 21:54:50    249s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:04:09.1/0:05:14.1 (0.8), mem = 3704.5M
[03/23 21:54:50    249s] 
[03/23 21:54:50    249s] globalDetailRoute
[03/23 21:54:50    249s] 
[03/23 21:54:50    249s] #Start globalDetailRoute on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### Time Record (globalDetailRoute) is installed.
[03/23 21:54:50    249s] ### Time Record (Pre Callback) is installed.
[03/23 21:54:50    249s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_MUPxfF.rcdb.d/PE_top.rcdb.d': 5367 access done (mem: 3704.520M)
[03/23 21:54:50    249s] ### Time Record (Pre Callback) is uninstalled.
[03/23 21:54:50    249s] ### Time Record (DB Import) is installed.
[03/23 21:54:50    249s] ### Time Record (Timing Data Generation) is installed.
[03/23 21:54:50    249s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 21:54:50    249s] ### Net info: total nets: 2691
[03/23 21:54:50    249s] ### Net info: dirty nets: 0
[03/23 21:54:50    249s] ### Net info: marked as disconnected nets: 0
[03/23 21:54:50    249s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:54:50    249s] #num needed restored net=0
[03/23 21:54:50    249s] #need_extraction net=0 (total=2691)
[03/23 21:54:50    249s] ### Net info: fully routed nets: 2689
[03/23 21:54:50    249s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:54:50    249s] ### Net info: unrouted nets: 0
[03/23 21:54:50    249s] ### Net info: re-extraction nets: 0
[03/23 21:54:50    249s] ### Net info: ignored nets: 0
[03/23 21:54:50    249s] ### Net info: skip routing nets: 0
[03/23 21:54:50    249s] ### import design signature (79): route=2049867196 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1126370455 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:54:50    249s] ### Time Record (DB Import) is uninstalled.
[03/23 21:54:50    249s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 21:54:50    249s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/23 21:54:50    249s] #       85b6bfbe9b500a29e9aef1b8f3ec3bebb3a38be5fb660b8c30c4643562a472846c4b1471
[03/23 21:54:50    249s] #       922be4a49e08735b7a7b66f78be5cbeb0ee314308cce0f0455d317e611a6510f306a63ea
[03/23 21:54:50    249s] #       eef8f0c3250855d18c1a827ddf37571952fc92293fbba2ad0f50eaaa981af307e7b10033
[03/23 21:54:50    249s] #       4cae442e13605ddf6906c168065bb88a8908819d3b7bb838f67514f650acd5653db5ee2c
[03/23 21:54:50    249s] #       291408c5134e2286a0ee8c3eeae12aa9440a6c38e46d5fea26dcd79d3b5829e5358d4897
[03/23 21:54:50    249s] #       eedca6f1747b37e137a5a7d6005128fc43c46dddfb6e1cf90c48ccb02424015b67bb4d96
[03/23 21:54:50    249s] #       ad775bb776140a81dc3769193e6f3a50a277b8514a9b369aa22b8ba1b479ba9bdaff48f1
[03/23 21:54:50    249s] #       fb1d382815797b2a2e7d0c45887e46a65e0629b2b68a0fb72a429e40e2164f2866b4b33a
[03/23 21:54:50    249s] #       bd8c55c44e90e74c44f68f129abab56b7955373ab75b7994d8a52a3c7efdbbfbee1be805
[03/23 21:54:50    249s] #       b183
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Skip comparing routing design signature in db-snapshot flow
[03/23 21:54:50    249s] ### Time Record (Data Preparation) is installed.
[03/23 21:54:50    249s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/23 21:54:50    249s] #       8903db7efddc32061d9d9dfa683d7e25bf92bd58be6fb6c008434c5623462a47c8b64411
[03/23 21:54:50    249s] #       27b9424eea8930b7a1b76776bf58bebcee304e01c3e8bc20a89abe308f308d7a80511b53
[03/23 21:54:50    249s] #       77c7871f2e41a88a66d410ecfbbeb9ca90e2974cf9d9156d7d805257c5d4983f388f0598
[03/23 21:54:50    249s] #       617229729900ebfa4e33084633d8c0554c4408ec9cd9c3c5b12fa3b045b15697f5d4bab5
[03/23 21:54:50    249s] #       a45020144f38891882ba33faa887aba41229b0e190b77da99b705f776e61a594d76944ba
[03/23 21:54:50    249s] #       f4ceed349eba77137e937a6a1d200a857f88b88d7befc691cf80c40c97842460eb6cb7c9
[03/23 21:54:50    249s] #       b2f56eebb61d85422077272dc3e74d074af40e374a69d5465374653194564f7753fb1f29
[03/23 21:54:50    249s] #       7edf8183529137a72239eba9a0e2d2274611a29f91a997418aacadc587bb24429e40e2ee
[03/23 21:54:50    249s] #       10a19891cefaee65ac97ec04796a22b25f4f68ead6eee555dde8dc1ee55162b7aaf0f8f5
[03/23 21:54:50    249s] #       efe9bb6f5ca4be3b
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:54:50    249s] ### Time Record (Global Routing) is installed.
[03/23 21:54:50    249s] ### Time Record (Global Routing) is uninstalled.
[03/23 21:54:50    249s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 21:54:50    249s] #Total number of routable nets = 2689.
[03/23 21:54:50    249s] #Total number of nets in the design = 2691.
[03/23 21:54:50    249s] #3 routable nets do not have any wires.
[03/23 21:54:50    249s] #2686 routable nets have routed wires.
[03/23 21:54:50    249s] #3 nets will be global routed.
[03/23 21:54:50    249s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:54:50    249s] #36 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:54:50    249s] #Using multithreading with 6 threads.
[03/23 21:54:50    249s] ### Time Record (Data Preparation) is installed.
[03/23 21:54:50    249s] #Start routing data preparation on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:54:50    249s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:54:50    249s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:54:50    249s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:54:50    249s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:54:50    249s] #Build and mark too close pins for the same net.
[03/23 21:54:50    249s] ### Time Record (Cell Pin Access) is installed.
[03/23 21:54:50    249s] #Initial pin access analysis.
[03/23 21:54:50    249s] #Detail pin access analysis.
[03/23 21:54:50    249s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 21:54:50    249s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:54:50    249s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:50    249s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:50    249s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:50    249s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:50    249s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:50    249s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:54:50    249s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:54:50    249s] #Processed 1/0 dirty instance, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 6 insts, 0 nets marked need extraction)
[03/23 21:54:50    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2679.47 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #Regenerating Ggrids automatically.
[03/23 21:54:50    249s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:54:50    249s] #Using automatically generated G-grids.
[03/23 21:54:50    249s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:54:50    249s] #Done routing data preparation.
[03/23 21:54:50    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.27 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #Found 0 nets for post-route si or timing fixing.
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Finished routing data preparation on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Cpu time = 00:00:00
[03/23 21:54:50    249s] #Elapsed time = 00:00:00
[03/23 21:54:50    249s] #Increased memory = 5.91 (MB)
[03/23 21:54:50    249s] #Total memory = 2681.27 (MB)
[03/23 21:54:50    249s] #Peak memory = 2955.45 (MB)
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:54:50    249s] ### Time Record (Global Routing) is installed.
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Start global routing on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Start global routing initialization on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Number of eco nets is 3
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Start global routing data preparation on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 21:54:50 2023 with memory = 2681.27 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.04 [6]--
[03/23 21:54:50    249s] #Start routing resource analysis on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### init_is_bin_blocked starts on Thu Mar 23 21:54:50 2023 with memory = 2681.27 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 21:54:50 2023 with memory = 2681.53 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --3.90 [6]--
[03/23 21:54:50    249s] ### adjust_flow_cap starts on Thu Mar 23 21:54:50 2023 with memory = 2680.94 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.14 [6]--
[03/23 21:54:50    249s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### set_via_blocked starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.14 [6]--
[03/23 21:54:50    249s] ### copy_flow starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.32 [6]--
[03/23 21:54:50    249s] #Routing resource analysis is done on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### report_flow_cap starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #  Resource Analysis:
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 21:54:50    249s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 21:54:50    249s] #  --------------------------------------------------------------
[03/23 21:54:50    249s] #  M2             V         298         451        1850     3.78%
[03/23 21:54:50    249s] #  M3             H         259         740        1850    57.08%
[03/23 21:54:50    249s] #  M4             V         236         513        1850    54.86%
[03/23 21:54:50    249s] #  --------------------------------------------------------------
[03/23 21:54:50    249s] #  Total                    794      67.53%        5550    38.58%
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #  34 nets (1.26%) with 1 preferred extra spacing.
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.11 [6]--
[03/23 21:54:50    249s] ### analyze_m2_tracks starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### report_initial_resource starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### mark_pg_pins_accessibility starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### set_net_region starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.98 [6]--
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Global routing data preparation is done on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### prepare_level starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### init level 1 starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### Level 1 hgrid = 37 X 50
[03/23 21:54:50    249s] ### prepare_level_flow starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Global routing initialization is done on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #start global routing iteration 1...
[03/23 21:54:50    249s] ### init_flow_edge starts on Thu Mar 23 21:54:50 2023 with memory = 2681.56 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.09 [6]--
[03/23 21:54:50    249s] ### routing at level 1 (topmost level) iter 0
[03/23 21:54:50    249s] ### measure_qor starts on Thu Mar 23 21:54:50 2023 with memory = 2681.81 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### measure_congestion starts on Thu Mar 23 21:54:50 2023 with memory = 2681.81 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.44 [6]--
[03/23 21:54:50    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.81 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### route_end starts on Thu Mar 23 21:54:50 2023 with memory = 2681.81 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 21:54:50    249s] #Total number of routable nets = 2689.
[03/23 21:54:50    249s] #Total number of nets in the design = 2691.
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #2689 routable nets have routed wires.
[03/23 21:54:50    249s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:54:50    249s] #36 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Routed nets constraints summary:
[03/23 21:54:50    249s] #------------------------------------------------
[03/23 21:54:50    249s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 21:54:50    249s] #------------------------------------------------
[03/23 21:54:50    249s] #      Default                  1               2  
[03/23 21:54:50    249s] #------------------------------------------------
[03/23 21:54:50    249s] #        Total                  1               2  
[03/23 21:54:50    249s] #------------------------------------------------
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Routing constraints summary of the whole design:
[03/23 21:54:50    249s] #---------------------------------------------------------------
[03/23 21:54:50    249s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[03/23 21:54:50    249s] #---------------------------------------------------------------
[03/23 21:54:50    249s] #      Default                 34              3            2652  
[03/23 21:54:50    249s] #---------------------------------------------------------------
[03/23 21:54:50    249s] #        Total                 34              3            2652  
[03/23 21:54:50    249s] #---------------------------------------------------------------
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 21:54:50 2023 with memory = 2681.81 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.01 [6]--
[03/23 21:54:50    249s] ### cal_base_flow starts on Thu Mar 23 21:54:50 2023 with memory = 2681.81 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### init_flow_edge starts on Thu Mar 23 21:54:50 2023 with memory = 2681.81 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.08 [6]--
[03/23 21:54:50    249s] ### cal_flow starts on Thu Mar 23 21:54:50 2023 with memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.05 [6]--
[03/23 21:54:50    249s] ### report_overcon starts on Thu Mar 23 21:54:50 2023 with memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #                 OverCon          
[03/23 21:54:50    249s] #                  #Gcell    %Gcell
[03/23 21:54:50    249s] #     Layer           (1)   OverCon  Flow/Cap
[03/23 21:54:50    249s] #  ----------------------------------------------
[03/23 21:54:50    249s] #  M2            0(0.00%)   (0.00%)     0.59  
[03/23 21:54:50    249s] #  M3            0(0.00%)   (0.00%)     0.68  
[03/23 21:54:50    249s] #  M4            0(0.00%)   (0.00%)     0.60  
[03/23 21:54:50    249s] #  ----------------------------------------------
[03/23 21:54:50    249s] #     Total      0(0.00%)   (0.00%)
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/23 21:54:50    249s] #  Overflow after GR: 0.00% H + 0.00% V
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### cal_base_flow starts on Thu Mar 23 21:54:50 2023 with memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### init_flow_edge starts on Thu Mar 23 21:54:50 2023 with memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.17 [6]--
[03/23 21:54:50    249s] ### cal_flow starts on Thu Mar 23 21:54:50 2023 with memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.07 [6]--
[03/23 21:54:50    249s] ### generate_cong_map_content starts on Thu Mar 23 21:54:50 2023 with memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.18 [6]--
[03/23 21:54:50    249s] ### update starts on Thu Mar 23 21:54:50 2023 with memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #Complete Global Routing.
[03/23 21:54:50    249s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:54:50    249s] #Total wire length = 87077 um.
[03/23 21:54:50    249s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M3 = 26873 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M4 = 10661 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:50    249s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:50    249s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:50    249s] #Total number of vias = 22515
[03/23 21:54:50    249s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:54:50    249s] #Total number of single cut vias = 14450 ( 64.2%)
[03/23 21:54:50    249s] #Up-Via Summary (total 22515):
[03/23 21:54:50    249s] #                   single-cut          multi-cut      Total
[03/23 21:54:50    249s] #-----------------------------------------------------------
[03/23 21:54:50    249s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:54:50    249s] # M2              5093 ( 54.3%)      4287 ( 45.7%)       9380
[03/23 21:54:50    249s] # M3              1760 ( 48.0%)      1904 ( 52.0%)       3664
[03/23 21:54:50    249s] #-----------------------------------------------------------
[03/23 21:54:50    249s] #                14450 ( 64.2%)      8065 ( 35.8%)      22515 
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### update cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### report_overcon starts on Thu Mar 23 21:54:50 2023 with memory = 2684.65 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### report_overcon starts on Thu Mar 23 21:54:50 2023 with memory = 2684.65 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #Max overcon = 0 track.
[03/23 21:54:50    249s] #Total overcon = 0.00%.
[03/23 21:54:50    249s] #Worst layer Gcell overcon rate = 0.00%.
[03/23 21:54:50    249s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 21:54:50    249s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.03 [6]--
[03/23 21:54:50    249s] ### global_route design signature (82): route=52795737 net_attr=1606373796
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Global routing statistics:
[03/23 21:54:50    249s] #Cpu time = 00:00:00
[03/23 21:54:50    249s] #Elapsed time = 00:00:00
[03/23 21:54:50    249s] #Increased memory = 0.55 (MB)
[03/23 21:54:50    249s] #Total memory = 2681.82 (MB)
[03/23 21:54:50    249s] #Peak memory = 2955.45 (MB)
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #Finished global routing on Thu Mar 23 21:54:50 2023
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### Time Record (Global Routing) is uninstalled.
[03/23 21:54:50    249s] ### Time Record (Data Preparation) is installed.
[03/23 21:54:50    249s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:54:50    249s] ### track-assign external-init starts on Thu Mar 23 21:54:50 2023 with memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### Time Record (Track Assignment) is installed.
[03/23 21:54:50    249s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:54:50    249s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.47 [6]--
[03/23 21:54:50    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### track-assign engine-init starts on Thu Mar 23 21:54:50 2023 with memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] ### Time Record (Track Assignment) is installed.
[03/23 21:54:50    249s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.25 [6]--
[03/23 21:54:50    249s] ### track-assign core-engine starts on Thu Mar 23 21:54:50 2023 with memory = 2681.82 (MB), peak = 2955.45 (MB)
[03/23 21:54:50    249s] #Start Track Assignment.
[03/23 21:54:50    249s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/23 21:54:50    249s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/23 21:54:50    249s] #Complete Track Assignment.
[03/23 21:54:50    249s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:54:50    249s] #Total wire length = 87077 um.
[03/23 21:54:50    249s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M3 = 26873 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M4 = 10661 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:50    249s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:50    249s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:50    249s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:50    249s] #Total number of vias = 22515
[03/23 21:54:50    249s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:54:50    249s] #Total number of single cut vias = 14450 ( 64.2%)
[03/23 21:54:50    249s] #Up-Via Summary (total 22515):
[03/23 21:54:50    249s] #                   single-cut          multi-cut      Total
[03/23 21:54:50    249s] #-----------------------------------------------------------
[03/23 21:54:50    249s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:54:50    249s] # M2              5093 ( 54.3%)      4287 ( 45.7%)       9380
[03/23 21:54:50    249s] # M3              1760 ( 48.0%)      1904 ( 52.0%)       3664
[03/23 21:54:50    249s] #-----------------------------------------------------------
[03/23 21:54:50    249s] #                14450 ( 64.2%)      8065 ( 35.8%)      22515 
[03/23 21:54:50    249s] #
[03/23 21:54:50    249s] ### track_assign design signature (85): route=52795737
[03/23 21:54:50    249s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.34 [6]--
[03/23 21:54:50    249s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:54:51    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.23 (MB), peak = 2955.45 (MB)
[03/23 21:54:51    249s] #
[03/23 21:54:51    249s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 21:54:51    249s] #Cpu time = 00:00:00
[03/23 21:54:51    249s] #Elapsed time = 00:00:00
[03/23 21:54:51    249s] #Increased memory = 5.87 (MB)
[03/23 21:54:51    249s] #Total memory = 2681.23 (MB)
[03/23 21:54:51    249s] #Peak memory = 2955.45 (MB)
[03/23 21:54:51    249s] #Using multithreading with 6 threads.
[03/23 21:54:51    249s] ### Time Record (Detail Routing) is installed.
[03/23 21:54:51    249s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:54:51    249s] #
[03/23 21:54:51    249s] #Start Detail Routing..
[03/23 21:54:51    249s] #start initial detail routing ...
[03/23 21:54:51    249s] ### Design has 0 dirty nets, 1 dirty-area)
[03/23 21:54:51    249s] # ECO: 0.0% of the total area was rechecked for DRC, and 2.1% required routing.
[03/23 21:54:51    249s] #   number of violations = 0
[03/23 21:54:51    249s] #1 out of 2622 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[03/23 21:54:51    249s] #0.0% of the total area is being checked for drcs
[03/23 21:54:51    249s] #0.0% of the total area was checked
[03/23 21:54:51    249s] ### Routing stats: routing = 2.65% dirty-area = 0.11%
[03/23 21:54:51    249s] #   number of violations = 0
[03/23 21:54:51    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.26 (MB), peak = 2955.45 (MB)
[03/23 21:54:51    249s] #Complete Detail Routing.
[03/23 21:54:51    249s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:54:51    249s] #Total wire length = 87080 um.
[03/23 21:54:51    249s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:54:51    249s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:51    249s] #Total wire length on LAYER M2 = 49544 um.
[03/23 21:54:51    249s] #Total wire length on LAYER M3 = 26876 um.
[03/23 21:54:51    249s] #Total wire length on LAYER M4 = 10660 um.
[03/23 21:54:51    249s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:51    249s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:51    249s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:51    249s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:51    249s] #Total number of vias = 22520
[03/23 21:54:51    249s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:54:51    249s] #Total number of single cut vias = 14455 ( 64.2%)
[03/23 21:54:51    249s] #Up-Via Summary (total 22520):
[03/23 21:54:51    249s] #                   single-cut          multi-cut      Total
[03/23 21:54:51    249s] #-----------------------------------------------------------
[03/23 21:54:51    249s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:54:51    249s] # M2              5096 ( 54.3%)      4287 ( 45.7%)       9383
[03/23 21:54:51    249s] # M3              1762 ( 48.1%)      1904 ( 51.9%)       3666
[03/23 21:54:51    249s] #-----------------------------------------------------------
[03/23 21:54:51    249s] #                14455 ( 64.2%)      8065 ( 35.8%)      22520 
[03/23 21:54:51    249s] #
[03/23 21:54:51    249s] #Total number of DRC violations = 0
[03/23 21:54:51    249s] ### Time Record (Detail Routing) is uninstalled.
[03/23 21:54:51    249s] #Cpu time = 00:00:00
[03/23 21:54:51    249s] #Elapsed time = 00:00:00
[03/23 21:54:51    249s] #Increased memory = 0.03 (MB)
[03/23 21:54:51    249s] #Total memory = 2681.26 (MB)
[03/23 21:54:51    249s] #Peak memory = 2955.45 (MB)
[03/23 21:54:51    249s] ### Time Record (Antenna Fixing) is installed.
[03/23 21:54:51    249s] #
[03/23 21:54:51    249s] #start routing for process antenna violation fix ...
[03/23 21:54:51    249s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:54:51    250s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:54:51    250s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2680.81 (MB), peak = 2955.45 (MB)
[03/23 21:54:51    250s] #
[03/23 21:54:51    250s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:54:51    250s] #Total wire length = 87080 um.
[03/23 21:54:51    250s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:54:51    250s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:51    250s] #Total wire length on LAYER M2 = 49544 um.
[03/23 21:54:51    250s] #Total wire length on LAYER M3 = 26876 um.
[03/23 21:54:51    250s] #Total wire length on LAYER M4 = 10660 um.
[03/23 21:54:51    250s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:51    250s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:51    250s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:51    250s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:51    250s] #Total number of vias = 22520
[03/23 21:54:51    250s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:54:51    250s] #Total number of single cut vias = 14455 ( 64.2%)
[03/23 21:54:51    250s] #Up-Via Summary (total 22520):
[03/23 21:54:51    250s] #                   single-cut          multi-cut      Total
[03/23 21:54:51    250s] #-----------------------------------------------------------
[03/23 21:54:51    250s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:54:51    250s] # M2              5096 ( 54.3%)      4287 ( 45.7%)       9383
[03/23 21:54:51    250s] # M3              1762 ( 48.1%)      1904 ( 51.9%)       3666
[03/23 21:54:51    250s] #-----------------------------------------------------------
[03/23 21:54:51    250s] #                14455 ( 64.2%)      8065 ( 35.8%)      22520 
[03/23 21:54:51    250s] #
[03/23 21:54:51    250s] #Total number of DRC violations = 0
[03/23 21:54:51    250s] #Total number of process antenna violations = 0
[03/23 21:54:51    250s] #Total number of net violated process antenna rule = 0
[03/23 21:54:51    250s] #
[03/23 21:54:51    250s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:54:51    250s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:54:51    251s] #
[03/23 21:54:51    251s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:54:51    251s] #Total wire length = 87080 um.
[03/23 21:54:51    251s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M2 = 49544 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M3 = 26876 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M4 = 10660 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:51    251s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:51    251s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:51    251s] #Total number of vias = 22520
[03/23 21:54:51    251s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:54:51    251s] #Total number of single cut vias = 14455 ( 64.2%)
[03/23 21:54:51    251s] #Up-Via Summary (total 22520):
[03/23 21:54:51    251s] #                   single-cut          multi-cut      Total
[03/23 21:54:51    251s] #-----------------------------------------------------------
[03/23 21:54:51    251s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:54:51    251s] # M2              5096 ( 54.3%)      4287 ( 45.7%)       9383
[03/23 21:54:51    251s] # M3              1762 ( 48.1%)      1904 ( 51.9%)       3666
[03/23 21:54:51    251s] #-----------------------------------------------------------
[03/23 21:54:51    251s] #                14455 ( 64.2%)      8065 ( 35.8%)      22520 
[03/23 21:54:51    251s] #
[03/23 21:54:51    251s] #Total number of DRC violations = 0
[03/23 21:54:51    251s] #Total number of process antenna violations = 0
[03/23 21:54:51    251s] #Total number of net violated process antenna rule = 0
[03/23 21:54:51    251s] #
[03/23 21:54:51    251s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 21:54:51    251s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 21:54:51    251s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:54:51    251s] #
[03/23 21:54:51    251s] #Start Post Route via swapping..
[03/23 21:54:51    251s] #2.65% of area are rerouted by ECO routing.
[03/23 21:54:51    251s] #   number of violations = 0
[03/23 21:54:51    251s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2680.71 (MB), peak = 2955.45 (MB)
[03/23 21:54:51    251s] #CELL_VIEW PE_top,init has no DRC violation.
[03/23 21:54:51    251s] #Total number of DRC violations = 0
[03/23 21:54:51    251s] #Total number of process antenna violations = 0
[03/23 21:54:51    251s] #Total number of net violated process antenna rule = 0
[03/23 21:54:51    251s] #No via is swapped.
[03/23 21:54:51    251s] #Post Route via swapping is done.
[03/23 21:54:51    251s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 21:54:51    251s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:54:51    251s] #Total wire length = 87080 um.
[03/23 21:54:51    251s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M2 = 49544 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M3 = 26876 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M4 = 10660 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:54:51    251s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:54:51    251s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:54:51    251s] #Total wire length on LAYER LM = 0 um.
[03/23 21:54:51    251s] #Total number of vias = 22520
[03/23 21:54:51    251s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:54:51    251s] #Total number of single cut vias = 14455 ( 64.2%)
[03/23 21:54:51    251s] #Up-Via Summary (total 22520):
[03/23 21:54:51    251s] #                   single-cut          multi-cut      Total
[03/23 21:54:51    251s] #-----------------------------------------------------------
[03/23 21:54:51    251s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:54:51    251s] # M2              5096 ( 54.3%)      4287 ( 45.7%)       9383
[03/23 21:54:51    251s] # M3              1762 ( 48.1%)      1904 ( 51.9%)       3666
[03/23 21:54:51    251s] #-----------------------------------------------------------
[03/23 21:54:51    251s] #                14455 ( 64.2%)      8065 ( 35.8%)      22520 
[03/23 21:54:51    251s] #
[03/23 21:54:51    251s] #detailRoute Statistics:
[03/23 21:54:51    251s] #Cpu time = 00:00:01
[03/23 21:54:51    251s] #Elapsed time = 00:00:00
[03/23 21:54:51    251s] #Increased memory = -0.51 (MB)
[03/23 21:54:51    251s] #Total memory = 2680.71 (MB)
[03/23 21:54:51    251s] #Peak memory = 2955.45 (MB)
[03/23 21:54:51    251s] #Skip updating routing design signature in db-snapshot flow
[03/23 21:54:51    251s] ### global_detail_route design signature (98): route=1004633275 flt_obj=0 vio=1905142130 shield_wire=1
[03/23 21:54:51    251s] ### Time Record (DB Export) is installed.
[03/23 21:54:51    251s] ### export design design signature (99): route=1004633275 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1961943543 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:54:51    251s] #	no debugging net set
[03/23 21:54:51    251s] ### Time Record (DB Export) is uninstalled.
[03/23 21:54:51    251s] ### Time Record (Post Callback) is installed.
[03/23 21:54:51    251s] ### Time Record (Post Callback) is uninstalled.
[03/23 21:54:51    251s] #
[03/23 21:54:51    251s] #globalDetailRoute statistics:
[03/23 21:54:51    251s] #Cpu time = 00:00:02
[03/23 21:54:51    251s] #Elapsed time = 00:00:01
[03/23 21:54:51    251s] #Increased memory = -196.64 (MB)
[03/23 21:54:51    251s] #Total memory = 2470.64 (MB)
[03/23 21:54:51    251s] #Peak memory = 2955.45 (MB)
[03/23 21:54:51    251s] #Number of warnings = 3
[03/23 21:54:51    251s] #Total number of warnings = 30
[03/23 21:54:51    251s] #Number of fails = 0
[03/23 21:54:51    251s] #Total number of fails = 0
[03/23 21:54:51    251s] #Complete globalDetailRoute on Thu Mar 23 21:54:51 2023
[03/23 21:54:51    251s] #
[03/23 21:54:51    251s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 21:54:51    251s] ### 
[03/23 21:54:51    251s] ###   Scalability Statistics
[03/23 21:54:51    251s] ### 
[03/23 21:54:51    251s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:54:51    251s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 21:54:51    251s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:54:51    251s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[03/23 21:54:51    251s] ###   Entire Command                |        00:00:02|        00:00:01|             2.1|
[03/23 21:54:51    251s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:54:51    251s] ### 
[03/23 21:54:51    251s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:02.2/0:00:01.1 (2.0), totSession cpu/real = 0:04:11.4/0:05:15.2 (0.8), mem = 3548.1M
[03/23 21:54:51    251s] 
[03/23 21:54:51    251s] =============================================================================================
[03/23 21:54:51    251s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   21.14-s109_1
[03/23 21:54:51    251s] =============================================================================================
[03/23 21:54:51    251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:51    251s] ---------------------------------------------------------------------------------------------
[03/23 21:54:51    251s] [ GlobalRoute            ]      1   0:00:00.1  (  11.4 % )     0:00:00.1 /  0:00:00.2    1.6
[03/23 21:54:51    251s] [ DetailRoute            ]      1   0:00:00.2  (  13.6 % )     0:00:00.2 /  0:00:00.2    1.4
[03/23 21:54:51    251s] [ MISC                   ]          0:00:00.8  (  75.0 % )     0:00:00.8 /  0:00:01.8    2.2
[03/23 21:54:51    251s] ---------------------------------------------------------------------------------------------
[03/23 21:54:51    251s]  EcoRoute #1 TOTAL                  0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:02.2    2.0
[03/23 21:54:51    251s] ---------------------------------------------------------------------------------------------
[03/23 21:54:51    251s] 
[03/23 21:54:51    251s] **optDesign ... cpu = 0:00:11, real = 0:00:08, mem = 2463.0M, totSessionCpu=0:04:11 **
[03/23 21:54:51    251s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 21:54:51    251s] **INFO: flowCheckPoint #15 PostEcoSummary
[03/23 21:54:51    251s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 21:54:51    251s] 
[03/23 21:54:51    251s] Trim Metal Layers:
[03/23 21:54:51    251s] LayerId::1 widthSet size::1
[03/23 21:54:51    251s] LayerId::2 widthSet size::1
[03/23 21:54:51    251s] LayerId::3 widthSet size::1
[03/23 21:54:51    251s] LayerId::4 widthSet size::1
[03/23 21:54:51    251s] LayerId::5 widthSet size::1
[03/23 21:54:51    251s] LayerId::6 widthSet size::1
[03/23 21:54:51    251s] LayerId::7 widthSet size::1
[03/23 21:54:51    251s] LayerId::8 widthSet size::1
[03/23 21:54:51    251s] eee: pegSigSF::1.070000
[03/23 21:54:51    251s] Initializing multi-corner resistance tables ...
[03/23 21:54:51    251s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:54:51    251s] eee: l::2 avDens::0.159762 usedTrk::1394.725834 availTrk::8730.000000 sigTrk::1394.725834
[03/23 21:54:51    251s] eee: l::3 avDens::0.090538 usedTrk::880.030550 availTrk::9720.000000 sigTrk::880.030550
[03/23 21:54:51    251s] eee: l::4 avDens::0.033680 usedTrk::327.366666 availTrk::9720.000000 sigTrk::327.366666
[03/23 21:54:51    251s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:54:51    251s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:54:51    251s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:54:51    251s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:54:51    251s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.094464 aWlH=0.000000 lMod=0 pMax=0.832600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 21:54:51    251s] ### Net info: total nets: 2691
[03/23 21:54:51    251s] ### Net info: dirty nets: 0
[03/23 21:54:51    251s] ### Net info: marked as disconnected nets: 0
[03/23 21:54:51    251s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:54:51    251s] #num needed restored net=0
[03/23 21:54:51    251s] #need_extraction net=0 (total=2691)
[03/23 21:54:51    251s] ### Net info: fully routed nets: 2689
[03/23 21:54:51    251s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:54:51    251s] ### Net info: unrouted nets: 0
[03/23 21:54:51    251s] ### Net info: re-extraction nets: 0
[03/23 21:54:51    251s] ### Net info: ignored nets: 0
[03/23 21:54:51    251s] ### Net info: skip routing nets: 0
[03/23 21:54:51    251s] ### import design signature (100): route=162343442 fixed_route=162343442 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1075904798 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:54:51    251s] #Extract in post route mode
[03/23 21:54:51    251s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 21:54:51    251s] #Fast data preparation for tQuantus.
[03/23 21:54:51    251s] #Start routing data preparation on Thu Mar 23 21:54:51 2023
[03/23 21:54:51    251s] #
[03/23 21:54:51    251s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:54:51    251s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:51    251s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:51    251s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:51    251s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:51    251s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:54:51    251s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:54:51    251s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:54:51    251s] #Regenerating Ggrids automatically.
[03/23 21:54:51    251s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:54:51    251s] #Using automatically generated G-grids.
[03/23 21:54:51    251s] #Done routing data preparation.
[03/23 21:54:51    251s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2471.66 (MB), peak = 2955.45 (MB)
[03/23 21:54:51    251s] #Start routing data preparation on Thu Mar 23 21:54:51 2023
[03/23 21:54:51    251s] #
[03/23 21:54:51    251s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:54:51    251s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:54:51    251s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:54:51    251s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:54:51    251s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:54:51    251s] #Build and mark too close pins for the same net.
[03/23 21:54:51    251s] #Regenerating Ggrids automatically.
[03/23 21:54:51    251s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:54:51    251s] #Using automatically generated G-grids.
[03/23 21:54:51    251s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:54:51    251s] #Done routing data preparation.
[03/23 21:54:51    251s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2477.43 (MB), peak = 2955.45 (MB)
[03/23 21:54:51    251s] #
[03/23 21:54:51    251s] #Start tQuantus RC extraction...
[03/23 21:54:51    251s] #Start building rc corner(s)...
[03/23 21:54:51    251s] #Number of RC Corner = 1
[03/23 21:54:51    251s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:54:51    251s] #M1 -> M1 (1)
[03/23 21:54:51    251s] #M2 -> M2 (2)
[03/23 21:54:51    251s] #M3 -> M3 (3)
[03/23 21:54:51    251s] #M4 -> M4 (4)
[03/23 21:54:51    251s] #M5 -> M5 (5)
[03/23 21:54:51    251s] #M6 -> M6 (6)
[03/23 21:54:51    251s] #MQ -> MQ (7)
[03/23 21:54:51    251s] #LM -> LM (8)
[03/23 21:54:51    251s] #SADV-On
[03/23 21:54:51    251s] # Corner(s) : 
[03/23 21:54:51    251s] #rc-typ [25.00]
[03/23 21:54:52    252s] # Corner id: 0
[03/23 21:54:52    252s] # Layout Scale: 1.000000
[03/23 21:54:52    252s] # Has Metal Fill model: yes
[03/23 21:54:52    252s] # Temperature was set
[03/23 21:54:52    252s] # Temperature : 25.000000
[03/23 21:54:52    252s] # Ref. Temp   : 25.000000
[03/23 21:54:52    252s] #SADV-Off
[03/23 21:54:52    252s] #total pattern=120 [8, 324]
[03/23 21:54:52    252s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:54:52    252s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:54:52    252s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:54:52    252s] #number model r/c [1,1] [8,324] read
[03/23 21:54:52    252s] #0 rcmodel(s) requires rebuild
[03/23 21:54:52    252s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2478.96 (MB), peak = 2955.45 (MB)
[03/23 21:54:52    252s] #Start building rc corner(s)...
[03/23 21:54:52    252s] #Number of RC Corner = 1
[03/23 21:54:52    252s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:54:52    252s] #M1 -> M1 (1)
[03/23 21:54:52    252s] #M2 -> M2 (2)
[03/23 21:54:52    252s] #M3 -> M3 (3)
[03/23 21:54:52    252s] #M4 -> M4 (4)
[03/23 21:54:52    252s] #M5 -> M5 (5)
[03/23 21:54:52    252s] #M6 -> M6 (6)
[03/23 21:54:52    252s] #MQ -> MQ (7)
[03/23 21:54:52    252s] #LM -> LM (8)
[03/23 21:54:52    252s] #SADV-On
[03/23 21:54:52    252s] # Corner(s) : 
[03/23 21:54:52    252s] #rc-typ [25.00]
[03/23 21:54:53    252s] # Corner id: 0
[03/23 21:54:53    252s] # Layout Scale: 1.000000
[03/23 21:54:53    252s] # Has Metal Fill model: yes
[03/23 21:54:53    252s] # Temperature was set
[03/23 21:54:53    252s] # Temperature : 25.000000
[03/23 21:54:53    252s] # Ref. Temp   : 25.000000
[03/23 21:54:53    252s] #SADV-Off
[03/23 21:54:53    252s] #total pattern=120 [8, 324]
[03/23 21:54:53    252s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:54:53    252s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:54:53    252s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:54:53    252s] #number model r/c [1,1] [8,324] read
[03/23 21:54:53    252s] #0 rcmodel(s) requires rebuild
[03/23 21:54:53    252s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2479.32 (MB), peak = 2955.45 (MB)
[03/23 21:54:53    252s] #Finish check_net_pin_list step Enter extract
[03/23 21:54:53    252s] #Start init net ripin tree building
[03/23 21:54:53    252s] #Finish init net ripin tree building
[03/23 21:54:53    252s] #Cpu time = 00:00:00
[03/23 21:54:53    252s] #Elapsed time = 00:00:00
[03/23 21:54:53    252s] #Increased memory = 0.00 (MB)
[03/23 21:54:53    252s] #Total memory = 2479.32 (MB)
[03/23 21:54:53    252s] #Peak memory = 2955.45 (MB)
[03/23 21:54:53    252s] #Using multithreading with 6 threads.
[03/23 21:54:53    252s] #begin processing metal fill model file
[03/23 21:54:53    252s] #end processing metal fill model file
[03/23 21:54:53    252s] #Length limit = 200 pitches
[03/23 21:54:53    252s] #opt mode = 2
[03/23 21:54:53    252s] #Finish check_net_pin_list step Fix net pin list
[03/23 21:54:53    252s] #Start generate extraction boxes.
[03/23 21:54:53    252s] #
[03/23 21:54:53    252s] #Extract using 30 x 30 Hboxes
[03/23 21:54:53    252s] #3x4 initial hboxes
[03/23 21:54:53    252s] #Use area based hbox pruning.
[03/23 21:54:53    252s] #0/0 hboxes pruned.
[03/23 21:54:53    252s] #Complete generating extraction boxes.
[03/23 21:54:53    252s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.05GHz 12288KB Cache 12CPU...
[03/23 21:54:53    252s] #Process 0 special clock nets for rc extraction
[03/23 21:54:53    252s] #Total 2689 nets were built. 73 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 21:54:53    253s] #Run Statistics for Extraction:
[03/23 21:54:53    253s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/23 21:54:53    253s] #   Increased memory =    84.92 (MB), total memory =  2564.86 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:53    253s] #Register nets and terms for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d
[03/23 21:54:54    254s] #Finish registering nets and terms for rcdb.
[03/23 21:54:54    254s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2506.05 (MB), peak = 2955.45 (MB)
[03/23 21:54:54    254s] #RC Statistics: 14264 Res, 7436 Ground Cap, 3118 XCap (Edge to Edge)
[03/23 21:54:54    254s] #RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1834.38 (6340), Avg L-Edge Length: 10546.70 (4541)
[03/23 21:54:54    254s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d.
[03/23 21:54:54    254s] #Start writing RC data.
[03/23 21:54:54    254s] #Finish writing RC data
[03/23 21:54:54    254s] #Finish writing rcdb with 16954 nodes, 14265 edges, and 6692 xcaps
[03/23 21:54:54    254s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2502.17 (MB), peak = 2955.45 (MB)
[03/23 21:54:54    254s] Restoring parasitic data from file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d' ...
[03/23 21:54:54    254s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d' for reading (mem: 3601.770M)
[03/23 21:54:54    254s] Reading RCDB with compressed RC data.
[03/23 21:54:54    254s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d' for content verification (mem: 3601.770M)
[03/23 21:54:54    254s] Reading RCDB with compressed RC data.
[03/23 21:54:54    254s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d': 0 access done (mem: 3601.770M)
[03/23 21:54:54    254s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d': 0 access done (mem: 3601.770M)
[03/23 21:54:54    254s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3601.770M)
[03/23 21:54:54    254s] Following multi-corner parasitics specified:
[03/23 21:54:54    254s] 	/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d (rcdb)
[03/23 21:54:54    254s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d' for reading (mem: 3601.770M)
[03/23 21:54:54    254s] Reading RCDB with compressed RC data.
[03/23 21:54:54    254s] 		Cell PE_top has rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d specified
[03/23 21:54:54    254s] Cell PE_top, hinst 
[03/23 21:54:54    254s] processing rcdb (/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 21:54:54    254s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_81SuXk.rcdb.d': 0 access done (mem: 3617.770M)
[03/23 21:54:54    254s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3601.770M)
[03/23 21:54:54    254s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_ddxSyz.rcdb.d/PE_top.rcdb.d' for reading (mem: 3601.770M)
[03/23 21:54:54    254s] Reading RCDB with compressed RC data.
[03/23 21:54:54    254s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_ddxSyz.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3601.770M)
[03/23 21:54:54    254s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=3601.770M)
[03/23 21:54:54    254s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 3601.770M)
[03/23 21:54:54    254s] #
[03/23 21:54:54    254s] #Restore RCDB.
[03/23 21:54:54    254s] #
[03/23 21:54:54    254s] #Complete tQuantus RC extraction.
[03/23 21:54:54    254s] #Cpu time = 00:00:03
[03/23 21:54:54    254s] #Elapsed time = 00:00:03
[03/23 21:54:54    254s] #Increased memory = 24.48 (MB)
[03/23 21:54:54    254s] #Total memory = 2501.90 (MB)
[03/23 21:54:54    254s] #Peak memory = 2955.45 (MB)
[03/23 21:54:54    254s] #
[03/23 21:54:54    254s] #73 inserted nodes are removed
[03/23 21:54:54    254s] ### export design design signature (102): route=1668098310 fixed_route=1668098310 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1017080431 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:54:54    254s] #	no debugging net set
[03/23 21:54:54    254s] #Start Inst Signature in MT(0)
[03/23 21:54:54    254s] #Start Net Signature in MT(11139537)
[03/23 21:54:54    254s] #Calculate SNet Signature in MT (76005802)
[03/23 21:54:54    254s] #Run time and memory report for RC extraction:
[03/23 21:54:54    254s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 21:54:54    254s] #Run Statistics for snet signature:
[03/23 21:54:54    254s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.36/6, scale score = 0.23.
[03/23 21:54:54    254s] #    Increased memory =    -0.02 (MB), total memory =  2483.45 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:54    254s] #Run Statistics for Net Final Signature:
[03/23 21:54:54    254s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:54:54    254s] #   Increased memory =     0.00 (MB), total memory =  2483.46 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:54    254s] #Run Statistics for Net launch:
[03/23 21:54:54    254s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.67/6, scale score = 0.78.
[03/23 21:54:54    254s] #    Increased memory =     0.02 (MB), total memory =  2483.46 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:54    254s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:54:54    254s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:54:54    254s] #   Increased memory =     0.00 (MB), total memory =  2483.45 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:54    254s] #Run Statistics for net signature:
[03/23 21:54:54    254s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.18/6, scale score = 0.53.
[03/23 21:54:54    254s] #    Increased memory =     0.02 (MB), total memory =  2483.46 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:54    254s] #Run Statistics for inst signature:
[03/23 21:54:54    254s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.82/6, scale score = 0.30.
[03/23 21:54:54    254s] #    Increased memory =    -0.38 (MB), total memory =  2483.45 (MB), peak memory =  2955.45 (MB)
[03/23 21:54:54    254s] **optDesign ... cpu = 0:00:14, real = 0:00:11, mem = 2483.4M, totSessionCpu=0:04:15 **
[03/23 21:54:54    254s] Starting delay calculation for Setup views
[03/23 21:54:54    254s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:54:54    254s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 21:54:54    254s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:54:55    255s] #################################################################################
[03/23 21:54:55    255s] # Design Stage: PostRoute
[03/23 21:54:55    255s] # Design Name: PE_top
[03/23 21:54:55    255s] # Design Mode: 130nm
[03/23 21:54:55    255s] # Analysis Mode: MMMC OCV 
[03/23 21:54:55    255s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:54:55    255s] # Signoff Settings: SI On 
[03/23 21:54:55    255s] #################################################################################
[03/23 21:54:55    255s] Topological Sorting (REAL = 0:00:00.0, MEM = 3593.4M, InitMEM = 3592.4M)
[03/23 21:54:55    255s] Setting infinite Tws ...
[03/23 21:54:55    255s] First Iteration Infinite Tw... 
[03/23 21:54:55    255s] Calculate early delays in OCV mode...
[03/23 21:54:55    255s] Calculate late delays in OCV mode...
[03/23 21:54:55    255s] Start delay calculation (fullDC) (6 T). (MEM=3594.43)
[03/23 21:54:55    255s] End AAE Lib Interpolated Model. (MEM=3606.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:55    255s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_ddxSyz.rcdb.d/PE_top.rcdb.d' for reading (mem: 3606.043M)
[03/23 21:54:55    255s] Reading RCDB with compressed RC data.
[03/23 21:54:55    255s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3608.0M)
[03/23 21:54:55    255s] AAE_INFO: 6 threads acquired from CTE.
[03/23 21:54:55    256s] Total number of fetched objects 2689
[03/23 21:54:55    256s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:54:55    256s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:55    256s] End delay calculation. (MEM=3878.21 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 21:54:55    256s] End delay calculation (fullDC). (MEM=3878.21 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 21:54:55    256s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 3878.2M) ***
[03/23 21:54:55    256s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3870.2M)
[03/23 21:54:55    256s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:54:55    256s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3870.2M)
[03/23 21:54:55    256s] Starting SI iteration 2
[03/23 21:54:55    256s] Calculate early delays in OCV mode...
[03/23 21:54:55    256s] Calculate late delays in OCV mode...
[03/23 21:54:55    256s] Start delay calculation (fullDC) (6 T). (MEM=3710.37)
[03/23 21:54:55    256s] End AAE Lib Interpolated Model. (MEM=3710.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:55    256s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:54:55    256s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:54:55    256s] Total number of fetched objects 2689
[03/23 21:54:55    256s] AAE_INFO-618: Total number of nets in the design is 2691,  4.8 percent of the nets selected for SI analysis
[03/23 21:54:55    256s] End delay calculation. (MEM=3979.5 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:54:55    256s] End delay calculation (fullDC). (MEM=3979.5 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:54:55    256s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3979.5M) ***
[03/23 21:54:55    257s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:04:17 mem=3985.5M)
[03/23 21:54:55    257s] End AAE Lib Interpolated Model. (MEM=3985.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:54:55    257s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3985.5M, EPOCH TIME: 1679622895.846180
[03/23 21:54:55    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:55    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:55    257s] 
[03/23 21:54:55    257s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:55    257s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.020, MEM:4017.5M, EPOCH TIME: 1679622895.866099
[03/23 21:54:55    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:55    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:55    257s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.051  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4016.0M, EPOCH TIME: 1679622895.948655
[03/23 21:54:55    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:55    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:55    257s] 
[03/23 21:54:55    257s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:55    257s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:4017.5M, EPOCH TIME: 1679622895.964404
[03/23 21:54:55    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:55    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:55    257s] Density: 31.570%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:12, mem = 2711.8M, totSessionCpu=0:04:17 **
[03/23 21:54:55    257s] Executing marking Critical Nets1
[03/23 21:54:55    257s] **INFO: flowCheckPoint #16 OptimizationRecovery
[03/23 21:54:55    257s] *** Timing Is met
[03/23 21:54:55    257s] *** Check timing (0:00:00.0)
[03/23 21:54:55    257s] Running postRoute recovery in postEcoRoute mode
[03/23 21:54:55    257s] **optDesign ... cpu = 0:00:17, real = 0:00:12, mem = 2711.8M, totSessionCpu=0:04:17 **
[03/23 21:54:56    257s]   Timing/DRV Snapshot: (TGT)
[03/23 21:54:56    257s]      Weighted WNS: 0.000
[03/23 21:54:56    257s]       All  PG WNS: 0.000
[03/23 21:54:56    257s]       High PG WNS: 0.000
[03/23 21:54:56    257s]       All  PG TNS: 0.000
[03/23 21:54:56    257s]       High PG TNS: 0.000
[03/23 21:54:56    257s]       Low  PG TNS: 0.000
[03/23 21:54:56    257s]          Tran DRV: 0 (0)
[03/23 21:54:56    257s]           Cap DRV: 0 (0)
[03/23 21:54:56    257s]        Fanout DRV: 0 (17)
[03/23 21:54:56    257s]            Glitch: 0 (0)
[03/23 21:54:56    257s]    Category Slack: { [L, 0.000] [H, 0.001] }
[03/23 21:54:56    257s] 
[03/23 21:54:56    257s] Checking setup slack degradation ...
[03/23 21:54:56    257s] 
[03/23 21:54:56    257s] Recovery Manager:
[03/23 21:54:56    257s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/23 21:54:56    257s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/23 21:54:56    257s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/23 21:54:56    257s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/23 21:54:56    257s] 
[03/23 21:54:56    257s] Checking DRV degradation...
[03/23 21:54:56    257s] 
[03/23 21:54:56    257s] Recovery Manager:
[03/23 21:54:56    257s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:54:56    257s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:54:56    257s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:54:56    257s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:54:56    257s] 
[03/23 21:54:56    257s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 21:54:56    257s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=3761.57M, totSessionCpu=0:04:17).
[03/23 21:54:56    257s] **optDesign ... cpu = 0:00:17, real = 0:00:13, mem = 2711.8M, totSessionCpu=0:04:17 **
[03/23 21:54:56    257s] 
[03/23 21:54:56    257s] Latch borrow mode reset to max_borrow
[03/23 21:54:56    257s] **INFO: flowCheckPoint #17 FinalSummary
[03/23 21:54:56    257s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/23 21:54:56    257s] **optDesign ... cpu = 0:00:17, real = 0:00:13, mem = 2708.4M, totSessionCpu=0:04:18 **
[03/23 21:54:56    257s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3724.1M, EPOCH TIME: 1679622896.190379
[03/23 21:54:56    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:56    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:56    257s] 
[03/23 21:54:56    257s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:56    257s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:3756.1M, EPOCH TIME: 1679622896.213107
[03/23 21:54:56    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:56    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:58    258s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.051  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3763.1M, EPOCH TIME: 1679622898.822799
[03/23 21:54:58    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:58    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:58    258s] 
[03/23 21:54:58    258s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:58    258s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:3764.6M, EPOCH TIME: 1679622898.838702
[03/23 21:54:58    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:58    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:58    258s] Density: 31.570%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3764.6M, EPOCH TIME: 1679622898.844811
[03/23 21:54:58    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:58    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:58    258s] 
[03/23 21:54:58    258s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:58    258s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:3764.6M, EPOCH TIME: 1679622898.866880
[03/23 21:54:58    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:58    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:58    258s] **optDesign ... cpu = 0:00:18, real = 0:00:15, mem = 2714.2M, totSessionCpu=0:04:18 **
[03/23 21:54:58    258s]  ReSet Options after AAE Based Opt flow 
[03/23 21:54:58    258s] 
[03/23 21:54:58    258s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:54:58    258s] Deleting Lib Analyzer.
[03/23 21:54:58    258s] 
[03/23 21:54:58    258s] TimeStamp Deleting Cell Server End ...
[03/23 21:54:58    258s] *** Finished optDesign ***
[03/23 21:54:58    258s] 
[03/23 21:54:58    258s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.9 real=0:00:15.5)
[03/23 21:54:58    258s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:58    258s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.5 real=0:00:03.2)
[03/23 21:54:58    258s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.5 real=0:00:00.3)
[03/23 21:54:58    258s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:58    258s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.7 real=0:00:01.4)
[03/23 21:54:58    258s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.6 real=0:00:01.5)
[03/23 21:54:58    258s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:02.8 real=0:00:02.4)
[03/23 21:54:58    258s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[03/23 21:54:58    258s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.3 real=0:00:01.1)
[03/23 21:54:58    258s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.4 real=0:00:01.1)
[03/23 21:54:58    258s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:58    258s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[03/23 21:54:58    258s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:54:58    258s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:54:58    258s] Info: Destroy the CCOpt slew target map.
[03/23 21:54:58    258s] clean pInstBBox. size 0
[03/23 21:54:58    258s] All LLGs are deleted
[03/23 21:54:58    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:58    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:58    258s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3756.6M, EPOCH TIME: 1679622898.943645
[03/23 21:54:58    258s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3756.6M, EPOCH TIME: 1679622898.943755
[03/23 21:54:58    258s] Info: pop threads available for lower-level modules during optimization.
[03/23 21:54:58    258s] *** optDesign #5 [finish] : cpu/real = 0:00:17.7/0:00:15.4 (1.1), totSession cpu/real = 0:04:18.4/0:05:22.5 (0.8), mem = 3756.6M
[03/23 21:54:58    258s] 
[03/23 21:54:58    258s] =============================================================================================
[03/23 21:54:58    258s]  Final TAT Report : optDesign #5                                                21.14-s109_1
[03/23 21:54:58    258s] =============================================================================================
[03/23 21:54:58    258s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:54:58    258s] ---------------------------------------------------------------------------------------------
[03/23 21:54:58    258s] [ InitOpt                ]      1   0:00:01.0  (   6.4 % )     0:00:01.1 /  0:00:01.3    1.2
[03/23 21:54:58    258s] [ WnsOpt                 ]      1   0:00:01.4  (   9.4 % )     0:00:01.4 /  0:00:01.7    1.2
[03/23 21:54:58    258s] [ DrvOpt                 ]      1   0:00:01.3  (   8.3 % )     0:00:01.3 /  0:00:01.4    1.1
[03/23 21:54:58    258s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:54:58    258s] [ LayerAssignment        ]      2   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 21:54:58    258s] [ OptSummaryReport       ]      5   0:00:00.4  (   2.3 % )     0:00:03.2 /  0:00:01.4    0.4
[03/23 21:54:58    258s] [ DrvReport              ]      9   0:00:02.5  (  16.5 % )     0:00:02.5 /  0:00:00.6    0.2
[03/23 21:54:58    258s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:54:58    258s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:54:58    258s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 21:54:58    258s] [ RefinePlace            ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 21:54:58    258s] [ ClockDrv               ]      1   0:00:01.4  (   8.8 % )     0:00:01.4 /  0:00:01.6    1.2
[03/23 21:54:58    258s] [ EcoRoute               ]      1   0:00:01.1  (   7.2 % )     0:00:01.1 /  0:00:02.2    2.0
[03/23 21:54:58    258s] [ ExtractRC              ]      2   0:00:03.2  (  20.6 % )     0:00:03.2 /  0:00:03.5    1.1
[03/23 21:54:58    258s] [ TimingUpdate           ]     20   0:00:00.9  (   6.1 % )     0:00:01.3 /  0:00:03.2    2.4
[03/23 21:54:58    258s] [ FullDelayCalc          ]      2   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:01.3    3.3
[03/23 21:54:58    258s] [ TimingReport           ]      5   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.3    2.0
[03/23 21:54:58    258s] [ GenerateReports        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 21:54:58    258s] [ MISC                   ]          0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.3    0.9
[03/23 21:54:58    258s] ---------------------------------------------------------------------------------------------
[03/23 21:54:58    258s]  optDesign #5 TOTAL                 0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:17.7    1.1
[03/23 21:54:58    258s] ---------------------------------------------------------------------------------------------
[03/23 21:54:58    258s] 
[03/23 21:54:58    258s] <CMD> optDesign -postRoute -setup -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/23 21:54:58    258s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2702.5M, totSessionCpu=0:04:18 **
[03/23 21:54:58    258s] *** optDesign #6 [begin] : totSession cpu/real = 0:04:18.4/0:05:22.5 (0.8), mem = 3750.6M
[03/23 21:54:58    258s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:54:58    258s] GigaOpt running with 6 threads.
[03/23 21:54:58    258s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:04:18.4/0:05:22.5 (0.8), mem = 3750.6M
[03/23 21:54:58    258s] **INFO: User settings:
[03/23 21:54:58    258s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 21:54:58    258s] setNanoRouteMode -drouteAutoStop                                false
[03/23 21:54:58    258s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 21:54:58    258s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 21:54:58    258s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 21:54:58    258s] setNanoRouteMode -drouteStartIteration                          0
[03/23 21:54:58    258s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 21:54:58    258s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 21:54:58    258s] setNanoRouteMode -extractDesignSignature                        86363802
[03/23 21:54:58    258s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 21:54:58    258s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 21:54:58    258s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 21:54:58    258s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 21:54:58    258s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 21:54:58    258s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 21:54:58    258s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 21:54:58    258s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 21:54:58    258s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 21:54:58    258s] setNanoRouteMode -routeSiEffort                                 max
[03/23 21:54:58    258s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 21:54:58    258s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 21:54:58    258s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 21:54:58    258s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 21:54:58    258s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 21:54:58    258s] setNanoRouteMode -timingEngine                                  .timing_file_219604.tif.gz
[03/23 21:54:58    258s] setDesignMode -process                                          130
[03/23 21:54:58    258s] setExtractRCMode -coupled                                       true
[03/23 21:54:58    258s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 21:54:58    258s] setExtractRCMode -effortLevel                                   medium
[03/23 21:54:58    258s] setExtractRCMode -engine                                        postRoute
[03/23 21:54:58    258s] setExtractRCMode -noCleanRCDB                                   true
[03/23 21:54:58    258s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 21:54:58    258s] setExtractRCMode -relative_c_th                                 1
[03/23 21:54:58    258s] setExtractRCMode -total_c_th                                    0
[03/23 21:54:58    258s] setDelayCalMode -enable_high_fanout                             true
[03/23 21:54:58    258s] setDelayCalMode -engine                                         aae
[03/23 21:54:58    258s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 21:54:58    258s] setDelayCalMode -reportOutBound                                 true
[03/23 21:54:58    258s] setDelayCalMode -SIAware                                        true
[03/23 21:54:58    258s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 21:54:58    258s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 21:54:58    258s] setOptMode -addInst                                             true
[03/23 21:54:58    258s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 21:54:58    258s] setOptMode -allEndPoints                                        true
[03/23 21:54:58    258s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 21:54:58    258s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 21:54:58    258s] setOptMode -deleteInst                                          true
[03/23 21:54:58    258s] setOptMode -drcMargin                                           0.1
[03/23 21:54:58    258s] setOptMode -effort                                              high
[03/23 21:54:58    258s] setOptMode -fixDrc                                              true
[03/23 21:54:58    258s] setOptMode -fixFanoutLoad                                       true
[03/23 21:54:58    258s] setOptMode -holdTargetSlack                                     0.05
[03/23 21:54:58    258s] setOptMode -maxLength                                           1000
[03/23 21:54:58    258s] setOptMode -optimizeFF                                          true
[03/23 21:54:58    258s] setOptMode -preserveAllSequential                               false
[03/23 21:54:58    258s] setOptMode -restruct                                            false
[03/23 21:54:58    258s] setOptMode -setupTargetSlack                                    0.05
[03/23 21:54:58    258s] setOptMode -usefulSkew                                          false
[03/23 21:54:58    258s] setOptMode -usefulSkewCTS                                       true
[03/23 21:54:58    258s] setSIMode -separate_delta_delay_on_data                         true
[03/23 21:54:58    258s] setPlaceMode -place_global_max_density                          0.8
[03/23 21:54:58    258s] setPlaceMode -place_global_uniform_density                      true
[03/23 21:54:58    258s] setPlaceMode -timingDriven                                      true
[03/23 21:54:58    258s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 21:54:58    258s] setAnalysisMode -checkType                                      setup
[03/23 21:54:58    258s] setAnalysisMode -clkSrcPath                                     true
[03/23 21:54:58    258s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 21:54:58    258s] setAnalysisMode -cppr                                           both
[03/23 21:54:58    258s] 
[03/23 21:54:58    258s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 21:54:59    258s] 
[03/23 21:54:59    258s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:54:59    258s] Summary for sequential cells identification: 
[03/23 21:54:59    258s]   Identified SBFF number: 112
[03/23 21:54:59    258s]   Identified MBFF number: 0
[03/23 21:54:59    258s]   Identified SB Latch number: 0
[03/23 21:54:59    258s]   Identified MB Latch number: 0
[03/23 21:54:59    258s]   Not identified SBFF number: 8
[03/23 21:54:59    258s]   Not identified MBFF number: 0
[03/23 21:54:59    258s]   Not identified SB Latch number: 0
[03/23 21:54:59    258s]   Not identified MB Latch number: 0
[03/23 21:54:59    258s]   Number of sequential cells which are not FFs: 34
[03/23 21:54:59    258s]  Visiting view : setupAnalysis
[03/23 21:54:59    258s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:59    258s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:59    258s]  Visiting view : holdAnalysis
[03/23 21:54:59    258s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:54:59    258s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:54:59    258s] TLC MultiMap info (StdDelay):
[03/23 21:54:59    258s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:59    258s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:59    258s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:54:59    258s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:54:59    258s]  Setting StdDelay to: 22.7ps
[03/23 21:54:59    258s] 
[03/23 21:54:59    258s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:54:59    258s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 21:54:59    258s] OPERPROF: Starting DPlace-Init at level 1, MEM:3754.6M, EPOCH TIME: 1679622899.015509
[03/23 21:54:59    258s] Processing tracks to init pin-track alignment.
[03/23 21:54:59    258s] z: 2, totalTracks: 1
[03/23 21:54:59    258s] z: 4, totalTracks: 1
[03/23 21:54:59    258s] z: 6, totalTracks: 1
[03/23 21:54:59    258s] z: 8, totalTracks: 1
[03/23 21:54:59    258s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:59    258s] All LLGs are deleted
[03/23 21:54:59    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    258s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3754.6M, EPOCH TIME: 1679622899.018515
[03/23 21:54:59    258s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3754.6M, EPOCH TIME: 1679622899.018762
[03/23 21:54:59    258s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3754.6M, EPOCH TIME: 1679622899.019329
[03/23 21:54:59    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    258s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3818.6M, EPOCH TIME: 1679622899.021623
[03/23 21:54:59    258s] Max number of tech site patterns supported in site array is 256.
[03/23 21:54:59    258s] Core basic site is IBM13SITE
[03/23 21:54:59    258s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3818.6M, EPOCH TIME: 1679622899.031619
[03/23 21:54:59    258s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:54:59    258s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:54:59    258s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.004, MEM:3850.6M, EPOCH TIME: 1679622899.036091
[03/23 21:54:59    258s] Fast DP-INIT is on for default
[03/23 21:54:59    258s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:54:59    258s] Atter site array init, number of instance map data is 0.
[03/23 21:54:59    258s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.016, MEM:3850.6M, EPOCH TIME: 1679622899.037765
[03/23 21:54:59    258s] 
[03/23 21:54:59    258s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:59    258s] OPERPROF:     Starting CMU at level 3, MEM:3850.6M, EPOCH TIME: 1679622899.038350
[03/23 21:54:59    258s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3850.6M, EPOCH TIME: 1679622899.042247
[03/23 21:54:59    258s] 
[03/23 21:54:59    258s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:54:59    258s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:3754.6M, EPOCH TIME: 1679622899.043487
[03/23 21:54:59    258s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3754.6M, EPOCH TIME: 1679622899.043569
[03/23 21:54:59    258s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3754.6M, EPOCH TIME: 1679622899.045745
[03/23 21:54:59    258s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3754.6MB).
[03/23 21:54:59    258s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.031, MEM:3754.6M, EPOCH TIME: 1679622899.046930
[03/23 21:54:59    258s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3754.6M, EPOCH TIME: 1679622899.047063
[03/23 21:54:59    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:59    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    258s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.004, MEM:3750.6M, EPOCH TIME: 1679622899.051470
[03/23 21:54:59    258s] 
[03/23 21:54:59    258s] Creating Lib Analyzer ...
[03/23 21:54:59    258s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:54:59    258s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:54:59    258s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:54:59    258s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:54:59    258s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:54:59    258s] 
[03/23 21:54:59    258s] {RT rc-typ 0 4 4 0}
[03/23 21:54:59    259s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:19 mem=3756.6M
[03/23 21:54:59    259s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:19 mem=3756.6M
[03/23 21:54:59    259s] Creating Lib Analyzer, finished. 
[03/23 21:54:59    259s] Effort level <high> specified for reg2reg path_group
[03/23 21:54:59    259s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2711.2M, totSessionCpu=0:04:20 **
[03/23 21:54:59    259s] Existing Dirty Nets : 0
[03/23 21:54:59    259s] New Signature Flow (optDesignCheckOptions) ....
[03/23 21:54:59    259s] #Taking db snapshot
[03/23 21:54:59    259s] #Taking db snapshot ... done
[03/23 21:54:59    259s] OPERPROF: Starting checkPlace at level 1, MEM:3734.6M, EPOCH TIME: 1679622899.911157
[03/23 21:54:59    259s] Processing tracks to init pin-track alignment.
[03/23 21:54:59    259s] z: 2, totalTracks: 1
[03/23 21:54:59    259s] z: 4, totalTracks: 1
[03/23 21:54:59    259s] z: 6, totalTracks: 1
[03/23 21:54:59    259s] z: 8, totalTracks: 1
[03/23 21:54:59    259s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:54:59    259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3734.6M, EPOCH TIME: 1679622899.913410
[03/23 21:54:59    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    259s] 
[03/23 21:54:59    259s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:59    259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.020, MEM:3766.6M, EPOCH TIME: 1679622899.933896
[03/23 21:54:59    259s] Begin checking placement ... (start mem=3734.6M, init mem=3766.6M)
[03/23 21:54:59    259s] Begin checking exclusive groups violation ...
[03/23 21:54:59    259s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 21:54:59    259s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 21:54:59    259s] 
[03/23 21:54:59    259s] Running CheckPlace using 6 threads!...
[03/23 21:54:59    259s] 
[03/23 21:54:59    259s] ...checkPlace MT is done!
[03/23 21:54:59    259s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3766.6M, EPOCH TIME: 1679622899.953804
[03/23 21:54:59    259s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3766.6M, EPOCH TIME: 1679622899.955919
[03/23 21:54:59    259s] *info: Placed = 2622           (Fixed = 24)
[03/23 21:54:59    259s] *info: Unplaced = 0           
[03/23 21:54:59    259s] Placement Density:31.57%(34780/110167)
[03/23 21:54:59    259s] Placement Density (including fixed std cells):31.57%(34780/110167)
[03/23 21:54:59    259s] All LLGs are deleted
[03/23 21:54:59    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:54:59    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    259s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3766.6M, EPOCH TIME: 1679622899.957820
[03/23 21:54:59    259s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3766.6M, EPOCH TIME: 1679622899.958018
[03/23 21:54:59    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    259s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3766.6M)
[03/23 21:54:59    259s] OPERPROF: Finished checkPlace at level 1, CPU:0.074, REAL:0.048, MEM:3766.6M, EPOCH TIME: 1679622899.958891
[03/23 21:54:59    259s]  Initial DC engine is -> aae
[03/23 21:54:59    259s]  
[03/23 21:54:59    259s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 21:54:59    259s]  
[03/23 21:54:59    259s]  
[03/23 21:54:59    259s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 21:54:59    259s]  
[03/23 21:54:59    259s] Reset EOS DB
[03/23 21:54:59    259s] Ignoring AAE DB Resetting ...
[03/23 21:54:59    259s]  Set Options for AAE Based Opt flow 
[03/23 21:54:59    259s] *** optDesign -postRoute ***
[03/23 21:54:59    259s] DRC Margin: user margin 0.1; extra margin 0
[03/23 21:54:59    259s] Setup Target Slack: user slack 0.05
[03/23 21:54:59    259s] Hold Target Slack: user slack 0.05
[03/23 21:54:59    259s] All LLGs are deleted
[03/23 21:54:59    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    259s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3766.6M, EPOCH TIME: 1679622899.970304
[03/23 21:54:59    259s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3766.6M, EPOCH TIME: 1679622899.970567
[03/23 21:54:59    259s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3766.6M, EPOCH TIME: 1679622899.971154
[03/23 21:54:59    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:54:59    259s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3830.6M, EPOCH TIME: 1679622899.973503
[03/23 21:54:59    259s] Max number of tech site patterns supported in site array is 256.
[03/23 21:54:59    259s] Core basic site is IBM13SITE
[03/23 21:54:59    259s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3830.6M, EPOCH TIME: 1679622899.987556
[03/23 21:54:59    259s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:54:59    259s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:54:59    259s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:3862.6M, EPOCH TIME: 1679622899.992494
[03/23 21:54:59    259s] Fast DP-INIT is on for default
[03/23 21:54:59    259s] Atter site array init, number of instance map data is 0.
[03/23 21:54:59    259s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.021, MEM:3862.6M, EPOCH TIME: 1679622899.994538
[03/23 21:54:59    259s] 
[03/23 21:54:59    259s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:54:59    259s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.026, MEM:3766.6M, EPOCH TIME: 1679622899.997103
[03/23 21:54:59    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:54:59    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:00    259s] Multi-VT timing optimization disabled based on library information.
[03/23 21:55:00    259s] 
[03/23 21:55:00    259s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:00    259s] Deleting Lib Analyzer.
[03/23 21:55:00    259s] 
[03/23 21:55:00    259s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:00    259s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:55:00    259s] 
[03/23 21:55:00    259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:00    259s] Summary for sequential cells identification: 
[03/23 21:55:00    259s]   Identified SBFF number: 112
[03/23 21:55:00    259s]   Identified MBFF number: 0
[03/23 21:55:00    259s]   Identified SB Latch number: 0
[03/23 21:55:00    259s]   Identified MB Latch number: 0
[03/23 21:55:00    259s]   Not identified SBFF number: 8
[03/23 21:55:00    259s]   Not identified MBFF number: 0
[03/23 21:55:00    259s]   Not identified SB Latch number: 0
[03/23 21:55:00    259s]   Not identified MB Latch number: 0
[03/23 21:55:00    259s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:00    259s]  Visiting view : setupAnalysis
[03/23 21:55:00    259s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:00    259s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:00    259s]  Visiting view : holdAnalysis
[03/23 21:55:00    259s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:00    259s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:00    259s] TLC MultiMap info (StdDelay):
[03/23 21:55:00    259s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:00    259s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:00    259s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:00    259s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:00    259s]  Setting StdDelay to: 22.7ps
[03/23 21:55:00    259s] 
[03/23 21:55:00    259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:00    259s] 
[03/23 21:55:00    259s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:00    259s] 
[03/23 21:55:00    259s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:00    259s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.4/0:00:01.1 (1.2), totSession cpu/real = 0:04:19.7/0:05:23.6 (0.8), mem = 3766.6M
[03/23 21:55:00    259s] 
[03/23 21:55:00    259s] =============================================================================================
[03/23 21:55:00    259s]  Step TAT Report : InitOpt #1 / optDesign #6                                    21.14-s109_1
[03/23 21:55:00    259s] =============================================================================================
[03/23 21:55:00    259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:00    259s] ---------------------------------------------------------------------------------------------
[03/23 21:55:00    259s] [ CellServerInit         ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:55:00    259s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  66.8 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 21:55:00    259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:00    259s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:00    259s] [ CheckPlace             ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:55:00    259s] [ TimingUpdate           ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    4.4
[03/23 21:55:00    259s] [ MISC                   ]          0:00:00.3  (  24.0 % )     0:00:00.3 /  0:00:00.4    1.3
[03/23 21:55:00    259s] ---------------------------------------------------------------------------------------------
[03/23 21:55:00    259s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.4    1.2
[03/23 21:55:00    259s] ---------------------------------------------------------------------------------------------
[03/23 21:55:00    259s] 
[03/23 21:55:00    259s] ** INFO : this run is activating 'postRoute' automaton
[03/23 21:55:00    259s] **INFO: flowCheckPoint #18 InitialSummary
[03/23 21:55:00    259s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_ddxSyz.rcdb.d/PE_top.rcdb.d': 2689 access done (mem: 3766.582M)
[03/23 21:55:00    259s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 21:55:00    259s] #Start Inst Signature in MT(0)
[03/23 21:55:00    259s] #Start Net Signature in MT(11139537)
[03/23 21:55:00    259s] #Calculate SNet Signature in MT (76005802)
[03/23 21:55:00    259s] #Run time and memory report for RC extraction:
[03/23 21:55:00    259s] #RC extraction running on  Xeon 4.11GHz 12288KB Cache 12CPU.
[03/23 21:55:00    259s] #Run Statistics for snet signature:
[03/23 21:55:00    259s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.42/6, scale score = 0.24.
[03/23 21:55:00    259s] #    Increased memory =     0.02 (MB), total memory =  2705.07 (MB), peak memory =  2955.45 (MB)
[03/23 21:55:00    259s] #Run Statistics for Net Final Signature:
[03/23 21:55:00    259s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:55:00    259s] #   Increased memory =     0.00 (MB), total memory =  2705.05 (MB), peak memory =  2955.45 (MB)
[03/23 21:55:00    259s] #Run Statistics for Net launch:
[03/23 21:55:00    259s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.26/6, scale score = 0.71.
[03/23 21:55:00    259s] #    Increased memory =    -0.02 (MB), total memory =  2705.05 (MB), peak memory =  2955.45 (MB)
[03/23 21:55:00    259s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:55:00    259s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:55:00    259s] #   Increased memory =     0.00 (MB), total memory =  2705.07 (MB), peak memory =  2955.45 (MB)
[03/23 21:55:00    259s] #Run Statistics for net signature:
[03/23 21:55:00    259s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.08/6, scale score = 0.51.
[03/23 21:55:00    259s] #    Increased memory =    -0.02 (MB), total memory =  2705.05 (MB), peak memory =  2955.45 (MB)
[03/23 21:55:00    259s] #Run Statistics for inst signature:
[03/23 21:55:00    259s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.36/6, scale score = 0.23.
[03/23 21:55:00    259s] #    Increased memory =    -7.17 (MB), total memory =  2705.07 (MB), peak memory =  2955.45 (MB)
[03/23 21:55:00    259s] tQuantus: Original signature = 86363802, new signature = 86363802
[03/23 21:55:00    259s] tQuantus: Design is clean by design signature
[03/23 21:55:00    259s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_ddxSyz.rcdb.d/PE_top.rcdb.d' for reading (mem: 3758.582M)
[03/23 21:55:00    259s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_ddxSyz.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3758.582M)
[03/23 21:55:00    259s] The design is extracted. Skipping TQuantus.
[03/23 21:55:00    259s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_ddxSyz.rcdb.d/PE_top.rcdb.d' for reading (mem: 3758.582M)
[03/23 21:55:00    259s] Reading RCDB with compressed RC data.
[03/23 21:55:00    259s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3760.6M)
[03/23 21:55:00    259s] End AAE Lib Interpolated Model. (MEM=3760.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:00    259s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3760.6M, EPOCH TIME: 1679622900.136151
[03/23 21:55:00    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:00    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:00    259s] 
[03/23 21:55:00    259s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:00    259s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:3760.6M, EPOCH TIME: 1679622900.155354
[03/23 21:55:00    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:00    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:00    259s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.051  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3956.4M, EPOCH TIME: 1679622900.257748
[03/23 21:55:00    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:00    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:00    259s] 
[03/23 21:55:00    259s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:00    259s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:3957.9M, EPOCH TIME: 1679622900.280488
[03/23 21:55:00    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:00    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:00    260s] Density: 31.570%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2703.6M, totSessionCpu=0:04:20 **
[03/23 21:55:00    260s] OPTC: m1 20.0 20.0
[03/23 21:55:00    260s] Setting latch borrow mode to budget during optimization.
[03/23 21:55:00    260s] Info: Done creating the CCOpt slew target map.
[03/23 21:55:00    260s] **INFO: flowCheckPoint #19 OptimizationPass1
[03/23 21:55:00    260s] Glitch fixing enabled
[03/23 21:55:00    260s] *** ClockDrv #1 [begin] (optDesign #6) : totSession cpu/real = 0:04:20.3/0:05:24.0 (0.8), mem = 3727.9M
[03/23 21:55:00    260s] Running CCOpt-PRO on entire clock network
[03/23 21:55:00    260s] Net route status summary:
[03/23 21:55:00    260s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:55:00    260s]   Non-clock:  2666 (unrouted=2, trialRouted=0, noStatus=0, routed=2664, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:55:00    260s] Clock tree cells fixed by user: 0 out of 24 (0%)
[03/23 21:55:00    260s] PRO...
[03/23 21:55:00    260s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 21:55:00    260s] Initializing clock structures...
[03/23 21:55:00    260s]   Creating own balancer
[03/23 21:55:00    260s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 21:55:00    260s]   Removing CTS place status from clock tree and sinks.
[03/23 21:55:00    260s]   Removed CTS place status from 24 clock cells (out of 26 ) and 0 clock sinks (out of 0 ).
[03/23 21:55:00    260s]   Initializing legalizer
[03/23 21:55:00    260s]   Using cell based legalization.
[03/23 21:55:00    260s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 21:55:00    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:3727.9M, EPOCH TIME: 1679622900.442344
[03/23 21:55:00    260s] Processing tracks to init pin-track alignment.
[03/23 21:55:00    260s] z: 2, totalTracks: 1
[03/23 21:55:00    260s] z: 4, totalTracks: 1
[03/23 21:55:00    260s] z: 6, totalTracks: 1
[03/23 21:55:00    260s] z: 8, totalTracks: 1
[03/23 21:55:00    260s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:55:00    260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3727.9M, EPOCH TIME: 1679622900.447295
[03/23 21:55:00    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:00    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:00    260s] 
[03/23 21:55:00    260s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:00    260s] 
[03/23 21:55:00    260s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:55:00    260s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.020, MEM:3759.9M, EPOCH TIME: 1679622900.467724
[03/23 21:55:00    260s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3759.9M, EPOCH TIME: 1679622900.467833
[03/23 21:55:00    260s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.002, MEM:3759.9M, EPOCH TIME: 1679622900.470219
[03/23 21:55:00    260s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3759.9MB).
[03/23 21:55:00    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.029, MEM:3759.9M, EPOCH TIME: 1679622900.470977
[03/23 21:55:00    260s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:00    260s] (I)      Default pattern map key = PE_top_default.
[03/23 21:55:00    260s] (I)      Load db... (mem=3759.9M)
[03/23 21:55:00    260s] (I)      Read data from FE... (mem=3759.9M)
[03/23 21:55:00    260s] (I)      Number of ignored instance 0
[03/23 21:55:00    260s] (I)      Number of inbound cells 0
[03/23 21:55:00    260s] (I)      Number of opened ILM blockages 0
[03/23 21:55:00    260s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 21:55:00    260s] (I)      numMoveCells=1906, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 21:55:00    260s] (I)      cell height: 3600, count: 2622
[03/23 21:55:00    260s] (I)      Read rows... (mem=3759.9M)
[03/23 21:55:00    260s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 21:55:00    260s] (I)      rowRegion : (7000, 7000) - (293000, 392200)
[03/23 21:55:00    260s] (I)      coreBox   : (7000, 7000) - (293000, 393000)
[03/23 21:55:00    260s] (I)      Done Read rows (cpu=0.000s, mem=3759.9M)
[03/23 21:55:00    260s] (I)      Done Read data from FE (cpu=0.005s, mem=3759.9M)
[03/23 21:55:00    260s] (I)      Done Load db (cpu=0.005s, mem=3759.9M)
[03/23 21:55:00    260s] (I)      Constructing placeable region... (mem=3759.9M)
[03/23 21:55:00    260s] (I)      Constructing bin map
[03/23 21:55:00    260s] (I)      Initialize bin information with width=36000 height=36000
[03/23 21:55:00    260s] (I)      Done constructing bin map
[03/23 21:55:00    260s] (I)      Compute region effective width... (mem=3759.9M)
[03/23 21:55:00    260s] (I)      Done Compute region effective width (cpu=0.000s, mem=3759.9M)
[03/23 21:55:00    260s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3759.9M)
[03/23 21:55:00    260s]   Legalizer reserving space for clock trees
[03/23 21:55:00    260s]   Accumulated time to calculate placeable region: 0.107
[03/23 21:55:00    260s]   Accumulated time to calculate placeable region: 0.107
[03/23 21:55:00    260s]   Accumulated time to calculate placeable region: 0.107
[03/23 21:55:00    260s]   Accumulated time to calculate placeable region: 0.107
[03/23 21:55:00    260s]   Reconstructing clock tree datastructures, skew aware...
[03/23 21:55:00    260s]     Validating CTS configuration...
[03/23 21:55:00    260s]     Checking module port directions...
[03/23 21:55:00    260s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:00    260s]     Non-default CCOpt properties:
[03/23 21:55:00    260s]       Public non-default CCOpt properties:
[03/23 21:55:00    260s]         adjacent_rows_legal: true (default: false)
[03/23 21:55:00    260s]         cell_density is set for at least one object
[03/23 21:55:00    260s]         cell_halo_rows: 0 (default: 1)
[03/23 21:55:00    260s]         cell_halo_sites: 0 (default: 4)
[03/23 21:55:00    260s]         original_names is set for at least one object
[03/23 21:55:00    260s]         primary_delay_corner: worstDelay (default: )
[03/23 21:55:00    260s]         route_type is set for at least one object
[03/23 21:55:00    260s]         source_driver is set for at least one object
[03/23 21:55:00    260s]         target_insertion_delay is set for at least one object
[03/23 21:55:00    260s]         target_max_trans is set for at least one object
[03/23 21:55:00    260s]         target_max_trans_sdc is set for at least one object
[03/23 21:55:00    260s]         target_skew is set for at least one object
[03/23 21:55:00    260s]         target_skew_wire is set for at least one object
[03/23 21:55:00    260s]         use_inverters is set for at least one object
[03/23 21:55:00    260s]       Private non-default CCOpt properties:
[03/23 21:55:00    260s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 21:55:00    260s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 21:55:00    260s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 21:55:00    260s]         force_design_routing_status: 1 (default: auto)
[03/23 21:55:00    260s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 21:55:00    260s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 21:55:00    260s]         r2r_iterations: 5 (default: 1)
[03/23 21:55:00    260s]     Route type trimming info:
[03/23 21:55:00    260s]       No route type modifications were made.
[03/23 21:55:00    260s] End AAE Lib Interpolated Model. (MEM=3762.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.107
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.107
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.107
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.107
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.107
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.108
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.108
[03/23 21:55:00    260s] Accumulated time to calculate placeable region: 0.113
[03/23 21:55:00    260s] (I)      Initializing Steiner engine. 
[03/23 21:55:00    260s] (I)      ================== Layers ==================
[03/23 21:55:00    260s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:55:00    260s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:55:00    260s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:55:00    260s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:55:00    260s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:55:00    260s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:55:00    260s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:55:00    260s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:55:00    260s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:55:00    260s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:55:00    260s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:55:00    260s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:55:00    260s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:55:00    260s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:55:00    260s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:55:00    260s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:55:00    260s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:55:00    260s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:55:00    260s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:55:00    260s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:55:00    260s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:55:00    260s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:55:00    260s] Accumulated time to calculate placeable region: 0.113
[03/23 21:55:00    260s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 21:55:00    260s]     Original list had 8 cells:
[03/23 21:55:00    260s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:55:00    260s]     Library trimming was not able to trim any cells:
[03/23 21:55:00    260s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.113
[03/23 21:55:00    260s] Accumulated time to calculate placeable region: 0.113
[03/23 21:55:00    260s] Accumulated time to calculate placeable region: 0.123
[03/23 21:55:00    260s] Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 21:55:00    260s]     Original list had 9 cells:
[03/23 21:55:00    260s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 21:55:00    260s]     New trimmed list has 8 cells:
[03/23 21:55:00    260s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s] Accumulated time to calculate placeable region: 0.134
[03/23 21:55:00    260s]     Accumulated time to calculate placeable region: 0.134
[03/23 21:55:01    261s]     Clock tree balancer configuration for clock_tree clk:
[03/23 21:55:01    261s]     Non-default CCOpt properties:
[03/23 21:55:01    261s]       Public non-default CCOpt properties:
[03/23 21:55:01    261s]         cell_density: 1 (default: 0.75)
[03/23 21:55:01    261s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 21:55:01    261s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 21:55:01    261s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 21:55:01    261s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 21:55:01    261s]         use_inverters: true (default: auto)
[03/23 21:55:01    261s]       No private non-default CCOpt properties
[03/23 21:55:01    261s]     For power domain auto-default:
[03/23 21:55:01    261s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:55:01    261s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 21:55:01    261s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 21:55:01    261s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 21:55:01    261s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 110167.200um^2
[03/23 21:55:01    261s]     Top Routing info:
[03/23 21:55:01    261s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:55:01    261s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:55:01    261s]     Trunk Routing info:
[03/23 21:55:01    261s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:55:01    261s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:55:01    261s]     Leaf Routing info:
[03/23 21:55:01    261s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:55:01    261s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:55:01    261s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 21:55:01    261s]       Slew time target (leaf):    0.100ns
[03/23 21:55:01    261s]       Slew time target (trunk):   0.100ns
[03/23 21:55:01    261s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 21:55:01    261s]       Buffer unit delay: 0.084ns
[03/23 21:55:01    261s]       Buffer max distance: 540.378um
[03/23 21:55:01    261s]     Fastest wire driving cells and distances:
[03/23 21:55:01    261s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 21:55:01    261s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 21:55:01    261s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 21:55:01    261s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Logic Sizing Table:
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     ----------------------------------------------------------
[03/23 21:55:01    261s]     Cell    Instance count    Source    Eligible library cells
[03/23 21:55:01    261s]     ----------------------------------------------------------
[03/23 21:55:01    261s]       (empty table)
[03/23 21:55:01    261s]     ----------------------------------------------------------
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:55:01    261s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:55:01    261s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 21:55:01    261s]       Sources:                     pin clk
[03/23 21:55:01    261s]       Total number of sinks:       716
[03/23 21:55:01    261s]       Delay constrained sinks:     716
[03/23 21:55:01    261s]       Constrains:                  default
[03/23 21:55:01    261s]       Non-leaf sinks:              0
[03/23 21:55:01    261s]       Ignore pins:                 0
[03/23 21:55:01    261s]      Timing corner worstDelay:setup.late:
[03/23 21:55:01    261s]       Skew target:                 0.100ns
[03/23 21:55:01    261s]       Insertion delay target:      0.100ns
[03/23 21:55:01    261s]     Primary reporting skew groups are:
[03/23 21:55:01    261s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Clock DAG stats initial state:
[03/23 21:55:01    261s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:55:01    261s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:55:01    261s]       misc counts      : r=1, pp=0
[03/23 21:55:01    261s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:55:01    261s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:55:01    261s]     Clock DAG library cell distribution initial state {count}:
[03/23 21:55:01    261s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:55:01    261s]     Clock DAG hash initial state: 9043657580075338299 13391469031759418034
[03/23 21:55:01    261s]     CTS services accumulated run-time stats initial state:
[03/23 21:55:01    261s]       delay calculator: calls=44119, total_wall_time=1.661s, mean_wall_time=0.038ms
[03/23 21:55:01    261s]       legalizer: calls=2538, total_wall_time=0.071s, mean_wall_time=0.028ms
[03/23 21:55:01    261s]       steiner router: calls=34432, total_wall_time=3.225s, mean_wall_time=0.094ms
[03/23 21:55:01    261s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:55:01    261s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     --------------------------------------------------------------------
[03/23 21:55:01    261s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:55:01    261s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:55:01    261s]     --------------------------------------------------------------------
[03/23 21:55:01    261s]     M1       N            H          0.317         0.288         0.091
[03/23 21:55:01    261s]     M2       Y            V          0.186         0.327         0.061
[03/23 21:55:01    261s]     M3       Y            H          0.186         0.328         0.061
[03/23 21:55:01    261s]     M4       Y            V          0.186         0.327         0.061
[03/23 21:55:01    261s]     M5       N            H          0.186         0.328         0.061
[03/23 21:55:01    261s]     M6       N            V          0.181         0.323         0.058
[03/23 21:55:01    261s]     MQ       N            H          0.075         0.283         0.021
[03/23 21:55:01    261s]     LM       N            V          0.068         0.289         0.020
[03/23 21:55:01    261s]     --------------------------------------------------------------------
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:55:01    261s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Layer information for route type default_route_type_leaf:
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     --------------------------------------------------------------------
[03/23 21:55:01    261s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:55:01    261s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:55:01    261s]     --------------------------------------------------------------------
[03/23 21:55:01    261s]     M1       N            H          0.317         0.213         0.068
[03/23 21:55:01    261s]     M2       N            V          0.186         0.267         0.050
[03/23 21:55:01    261s]     M3       Y            H          0.186         0.265         0.049
[03/23 21:55:01    261s]     M4       Y            V          0.186         0.265         0.049
[03/23 21:55:01    261s]     M5       N            H          0.186         0.263         0.049
[03/23 21:55:01    261s]     M6       N            V          0.181         0.254         0.046
[03/23 21:55:01    261s]     MQ       N            H          0.075         0.240         0.018
[03/23 21:55:01    261s]     LM       N            V          0.068         0.231         0.016
[03/23 21:55:01    261s]     --------------------------------------------------------------------
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:55:01    261s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Layer information for route type default_route_type_nonleaf:
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     --------------------------------------------------------------------
[03/23 21:55:01    261s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:55:01    261s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:55:01    261s]     --------------------------------------------------------------------
[03/23 21:55:01    261s]     M1       N            H          0.317         0.213         0.068
[03/23 21:55:01    261s]     M2       N            V          0.186         0.267         0.050
[03/23 21:55:01    261s]     M3       Y            H          0.186         0.265         0.049
[03/23 21:55:01    261s]     M4       Y            V          0.186         0.265         0.049
[03/23 21:55:01    261s]     M5       N            H          0.186         0.263         0.049
[03/23 21:55:01    261s]     M6       N            V          0.181         0.254         0.046
[03/23 21:55:01    261s]     MQ       N            H          0.075         0.240         0.018
[03/23 21:55:01    261s]     LM       N            V          0.068         0.231         0.016
[03/23 21:55:01    261s]     --------------------------------------------------------------------
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Via selection for estimated routes (rule default):
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     ------------------------------------------------------------
[03/23 21:55:01    261s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 21:55:01    261s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 21:55:01    261s]     ------------------------------------------------------------
[03/23 21:55:01    261s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 21:55:01    261s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 21:55:01    261s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 21:55:01    261s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 21:55:01    261s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 21:55:01    261s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 21:55:01    261s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 21:55:01    261s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 21:55:01    261s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 21:55:01    261s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 21:55:01    261s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 21:55:01    261s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 21:55:01    261s]     ------------------------------------------------------------
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 21:55:01    261s]     No ideal or dont_touch nets found in the clock tree
[03/23 21:55:01    261s]     No dont_touch hnets found in the clock tree
[03/23 21:55:01    261s]     No dont_touch hpins found in the clock network.
[03/23 21:55:01    261s]     Checking for illegal sizes of clock logic instances...
[03/23 21:55:01    261s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Filtering reasons for cell type: buffer
[03/23 21:55:01    261s]     =======================================
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]     Clock trees    Power domain    Reason                         Library cells
[03/23 21:55:01    261s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 21:55:01    261s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Filtering reasons for cell type: inverter
[03/23 21:55:01    261s]     =========================================
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]     Clock trees    Power domain    Reason                         Library cells
[03/23 21:55:01    261s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 21:55:01    261s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 21:55:01    261s]                                                                     INVXLTR }
[03/23 21:55:01    261s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 21:55:01    261s]     CCOpt configuration status: all checks passed.
[03/23 21:55:01    261s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 21:55:01    261s] Initializing clock structures done.
[03/23 21:55:01    261s] PRO...
[03/23 21:55:01    261s]   PRO active optimizations:
[03/23 21:55:01    261s]    - DRV fixing with sizing
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   Detected clock skew data from CTS
[03/23 21:55:01    261s]   Clock DAG stats PRO initial state:
[03/23 21:55:01    261s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:55:01    261s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:55:01    261s]     misc counts      : r=1, pp=0
[03/23 21:55:01    261s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:55:01    261s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:55:01    261s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:55:01    261s]     wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:55:01    261s]     wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:55:01    261s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:55:01    261s]   Clock DAG net violations PRO initial state:
[03/23 21:55:01    261s]     Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:55:01    261s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 21:55:01    261s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:01    261s]     Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:01    261s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 21:55:01    261s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:55:01    261s]   Clock DAG hash PRO initial state: 9043657580075338299 13391469031759418034
[03/23 21:55:01    261s]   CTS services accumulated run-time stats PRO initial state:
[03/23 21:55:01    261s]     delay calculator: calls=44119, total_wall_time=1.661s, mean_wall_time=0.038ms
[03/23 21:55:01    261s]     legalizer: calls=2538, total_wall_time=0.071s, mean_wall_time=0.028ms
[03/23 21:55:01    261s]     steiner router: calls=34432, total_wall_time=3.225s, mean_wall_time=0.094ms
[03/23 21:55:01    261s]   Primary reporting skew groups PRO initial state:
[03/23 21:55:01    261s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:55:01    261s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:55:01    261s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:55:01    261s]   Skew group summary PRO initial state:
[03/23 21:55:01    261s]     skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312, avg=0.277, sd=0.020], skew [0.083 vs 0.100], 100% {0.229, 0.312} (wid=0.048 ws=0.035) (gid=0.269 gs=0.056)
[03/23 21:55:01    261s]   Recomputing CTS skew targets...
[03/23 21:55:01    261s]   Resolving skew group constraints...
[03/23 21:55:01    261s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 21:55:01    261s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.312ns.
[03/23 21:55:01    261s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Slackened skew group targets:
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     ---------------------------------------------------------------------
[03/23 21:55:01    261s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 21:55:01    261s]                              Target     Target       Target     Target
[03/23 21:55:01    261s]                              Max ID     Max ID       Skew       Skew
[03/23 21:55:01    261s]     ---------------------------------------------------------------------
[03/23 21:55:01    261s]     clk/typConstraintMode     0.150       0.312         -           -
[03/23 21:55:01    261s]     ---------------------------------------------------------------------
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]   Resolving skew group constraints done.
[03/23 21:55:01    261s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:55:01    261s]   PRO Fixing DRVs...
[03/23 21:55:01    261s]     Clock DAG hash before 'PRO Fixing DRVs': 9043657580075338299 13391469031759418034
[03/23 21:55:01    261s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 21:55:01    261s]       delay calculator: calls=44159, total_wall_time=1.661s, mean_wall_time=0.038ms
[03/23 21:55:01    261s]       legalizer: calls=2538, total_wall_time=0.071s, mean_wall_time=0.028ms
[03/23 21:55:01    261s]       steiner router: calls=34472, total_wall_time=3.225s, mean_wall_time=0.094ms
[03/23 21:55:01    261s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:55:01    261s]     CCOpt-PRO: considered: 25, tested: 25, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 21:55:01    261s]     =======================================
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Cell changes by Net Type:
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 21:55:01    261s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]     top                0                    0           0            0                    0                  0
[03/23 21:55:01    261s]     trunk              2 [20.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 21:55:01    261s]     leaf               8 [80.0%]            0           0            0                    0 (0.0%)           8 (100.0%)
[03/23 21:55:01    261s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]     Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[03/23 21:55:01    261s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
[03/23 21:55:01    261s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 21:55:01    261s]     
[03/23 21:55:01    261s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 21:55:01    261s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:55:01    261s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:55:01    261s]       misc counts      : r=1, pp=0
[03/23 21:55:01    261s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:55:01    261s]       cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:55:01    261s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:55:01    261s]       wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:55:01    261s]       wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:55:01    261s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:55:01    261s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 21:55:01    261s]       Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.011ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:55:01    261s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 21:55:01    261s]       Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:01    261s]       Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:01    261s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 21:55:01    261s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:55:01    261s]     Clock DAG hash after 'PRO Fixing DRVs': 9043657580075338299 13391469031759418034
[03/23 21:55:01    261s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 21:55:01    261s]       delay calculator: calls=44521, total_wall_time=1.687s, mean_wall_time=0.038ms
[03/23 21:55:01    261s]       legalizer: calls=2580, total_wall_time=0.072s, mean_wall_time=0.028ms
[03/23 21:55:01    261s]       steiner router: calls=34632, total_wall_time=3.226s, mean_wall_time=0.093ms
[03/23 21:55:01    261s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 21:55:01    261s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:55:01    261s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:55:01    261s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:55:01    261s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 21:55:01    261s]       skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312], skew [0.083 vs 0.100]
[03/23 21:55:01    261s]     Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:55:01    261s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   Slew Diagnostics: After DRV fixing
[03/23 21:55:01    261s]   ==================================
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   Global Causes:
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   -------------------------------------
[03/23 21:55:01    261s]   Cause
[03/23 21:55:01    261s]   -------------------------------------
[03/23 21:55:01    261s]   DRV fixing with buffering is disabled
[03/23 21:55:01    261s]   -------------------------------------
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   Top 5 overslews:
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]   Overslew    Causes                                        Driving Pin
[03/23 21:55:01    261s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]   0.023ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:55:01    261s]   0.023ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00018/Y
[03/23 21:55:01    261s]   0.017ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/23 21:55:01    261s]   0.011ns     Inst already optimally sized (CLKINVX16TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 21:55:01    261s]   0.007ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/Y
[03/23 21:55:01    261s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   Slew diagnostics counts from the 10 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   ------------------------------------------
[03/23 21:55:01    261s]   Cause                           Occurences
[03/23 21:55:01    261s]   ------------------------------------------
[03/23 21:55:01    261s]   Inst already optimally sized        10
[03/23 21:55:01    261s]   ------------------------------------------
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   Violation diagnostics counts from the 10 nodes that have violations:
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   ------------------------------------------
[03/23 21:55:01    261s]   Cause                           Occurences
[03/23 21:55:01    261s]   ------------------------------------------
[03/23 21:55:01    261s]   Inst already optimally sized        10
[03/23 21:55:01    261s]   ------------------------------------------
[03/23 21:55:01    261s]   
[03/23 21:55:01    261s]   Reconnecting optimized routes...
[03/23 21:55:01    261s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:01    261s]   Set dirty flag on 0 instances, 0 nets
[03/23 21:55:01    261s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:55:01    261s] End AAE Lib Interpolated Model. (MEM=4057.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:01    261s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:55:01    261s]   Clock DAG stats PRO final:
[03/23 21:55:01    261s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:55:01    261s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:55:01    261s]     misc counts      : r=1, pp=0
[03/23 21:55:01    261s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:55:01    261s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:55:01    261s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:55:01    261s]     wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:55:01    261s]     wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:55:01    261s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:55:01    261s]   Clock DAG net violations PRO final:
[03/23 21:55:01    261s]     Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:55:01    261s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 21:55:01    261s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:01    261s]     Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:01    261s]   Clock DAG library cell distribution PRO final {count}:
[03/23 21:55:01    261s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:55:01    261s]   Clock DAG hash PRO final: 9043657580075338299 13391469031759418034
[03/23 21:55:01    261s]   CTS services accumulated run-time stats PRO final:
[03/23 21:55:01    261s]     delay calculator: calls=44546, total_wall_time=1.690s, mean_wall_time=0.038ms
[03/23 21:55:01    261s]     legalizer: calls=2580, total_wall_time=0.072s, mean_wall_time=0.028ms
[03/23 21:55:01    261s]     steiner router: calls=34632, total_wall_time=3.226s, mean_wall_time=0.093ms
[03/23 21:55:01    261s]   Primary reporting skew groups PRO final:
[03/23 21:55:01    261s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:55:01    261s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:55:01    261s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:55:01    261s]   Skew group summary PRO final:
[03/23 21:55:01    261s]     skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312, avg=0.277, sd=0.020], skew [0.083 vs 0.100], 100% {0.229, 0.312} (wid=0.048 ws=0.035) (gid=0.269 gs=0.056)
[03/23 21:55:01    261s] PRO done.
[03/23 21:55:01    261s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 21:55:01    261s] numClockCells = 26, numClockCellsFixed = 0, numClockCellsRestored = 24, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 21:55:01    261s] Net route status summary:
[03/23 21:55:01    261s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:55:01    261s]   Non-clock:  2666 (unrouted=2, trialRouted=0, noStatus=0, routed=2664, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:55:01    261s] Updating delays...
[03/23 21:55:01    261s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:01    261s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:01    261s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:01    261s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:01    261s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:01    261s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:01    261s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:01    261s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:01    261s] Dumping Information for Job ...
[03/23 21:55:01    261s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 21:55:01    261s] Updating delays done.
[03/23 21:55:01    261s] PRO done. (took cpu=0:00:01.6 real=0:00:01.3)
[03/23 21:55:01    261s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:55:01    261s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4624.4M, EPOCH TIME: 1679622901.780561
[03/23 21:55:01    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 21:55:01    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:01    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:01    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:01    261s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.014, REAL:0.013, MEM:4119.1M, EPOCH TIME: 1679622901.793541
[03/23 21:55:01    261s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:01    261s] *** ClockDrv #1 [finish] (optDesign #6) : cpu/real = 0:00:01.6/0:00:01.4 (1.2), totSession cpu/real = 0:04:21.9/0:05:25.4 (0.8), mem = 4111.1M
[03/23 21:55:01    261s] 
[03/23 21:55:01    261s] =============================================================================================
[03/23 21:55:01    261s]  Step TAT Report : ClockDrv #1 / optDesign #6                                   21.14-s109_1
[03/23 21:55:01    261s] =============================================================================================
[03/23 21:55:01    261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:01    261s] ---------------------------------------------------------------------------------------------
[03/23 21:55:01    261s] [ OptimizationStep       ]      1   0:00:01.4  (  98.8 % )     0:00:01.4 /  0:00:01.6    1.2
[03/23 21:55:01    261s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.5
[03/23 21:55:01    261s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:01    261s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:01    261s] ---------------------------------------------------------------------------------------------
[03/23 21:55:01    261s]  ClockDrv #1 TOTAL                  0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.6    1.2
[03/23 21:55:01    261s] ---------------------------------------------------------------------------------------------
[03/23 21:55:01    261s] 
[03/23 21:55:01    262s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:55:01    262s] **INFO: Start fixing DRV (Mem = 3813.86M) ...
[03/23 21:55:01    262s] Begin: GigaOpt DRV Optimization
[03/23 21:55:01    262s] Glitch fixing enabled
[03/23 21:55:01    262s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 21:55:01    262s] *** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:04:22.0/0:05:25.4 (0.8), mem = 3813.9M
[03/23 21:55:01    262s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:55:01    262s] End AAE Lib Interpolated Model. (MEM=3813.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:01    262s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.29
[03/23 21:55:01    262s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:55:01    262s] ### Creating PhyDesignMc. totSessionCpu=0:04:22 mem=3813.9M
[03/23 21:55:01    262s] OPERPROF: Starting DPlace-Init at level 1, MEM:3813.9M, EPOCH TIME: 1679622901.869285
[03/23 21:55:01    262s] Processing tracks to init pin-track alignment.
[03/23 21:55:01    262s] z: 2, totalTracks: 1
[03/23 21:55:01    262s] z: 4, totalTracks: 1
[03/23 21:55:01    262s] z: 6, totalTracks: 1
[03/23 21:55:01    262s] z: 8, totalTracks: 1
[03/23 21:55:01    262s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:55:01    262s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3813.9M, EPOCH TIME: 1679622901.874134
[03/23 21:55:01    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:01    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:01    262s] 
[03/23 21:55:01    262s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:01    262s] 
[03/23 21:55:01    262s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:55:01    262s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:3782.9M, EPOCH TIME: 1679622901.900083
[03/23 21:55:01    262s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3782.9M, EPOCH TIME: 1679622901.900228
[03/23 21:55:01    262s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:3782.9M, EPOCH TIME: 1679622901.904117
[03/23 21:55:01    262s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3782.9MB).
[03/23 21:55:01    262s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3782.9M, EPOCH TIME: 1679622901.905027
[03/23 21:55:01    262s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:55:01    262s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:22 mem=3782.9M
[03/23 21:55:01    262s] #optDebug: Start CG creation (mem=3782.9M)
[03/23 21:55:01    262s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 21:55:01    262s] (cpu=0:00:00.1, mem=3859.5M)
[03/23 21:55:01    262s]  ...processing cgPrt (cpu=0:00:00.1, mem=3859.5M)
[03/23 21:55:01    262s]  ...processing cgEgp (cpu=0:00:00.1, mem=3859.5M)
[03/23 21:55:01    262s]  ...processing cgPbk (cpu=0:00:00.1, mem=3859.5M)
[03/23 21:55:01    262s]  ...processing cgNrb(cpu=0:00:00.1, mem=3859.5M)
[03/23 21:55:01    262s]  ...processing cgObs (cpu=0:00:00.1, mem=3859.5M)
[03/23 21:55:01    262s]  ...processing cgCon (cpu=0:00:00.1, mem=3859.5M)
[03/23 21:55:01    262s]  ...processing cgPdm (cpu=0:00:00.1, mem=3859.5M)
[03/23 21:55:01    262s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3859.5M)
[03/23 21:55:01    262s] ### Creating RouteCongInterface, started
[03/23 21:55:01    262s] {MMLU 0 25 2689}
[03/23 21:55:01    262s] ### Creating LA Mngr. totSessionCpu=0:04:22 mem=3859.5M
[03/23 21:55:01    262s] ### Creating LA Mngr, finished. totSessionCpu=0:04:22 mem=3859.5M
[03/23 21:55:02    262s] ### Creating RouteCongInterface, finished
[03/23 21:55:02    262s] 
[03/23 21:55:02    262s] Creating Lib Analyzer ...
[03/23 21:55:02    262s] 
[03/23 21:55:02    262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:02    262s] Summary for sequential cells identification: 
[03/23 21:55:02    262s]   Identified SBFF number: 112
[03/23 21:55:02    262s]   Identified MBFF number: 0
[03/23 21:55:02    262s]   Identified SB Latch number: 0
[03/23 21:55:02    262s]   Identified MB Latch number: 0
[03/23 21:55:02    262s]   Not identified SBFF number: 8
[03/23 21:55:02    262s]   Not identified MBFF number: 0
[03/23 21:55:02    262s]   Not identified SB Latch number: 0
[03/23 21:55:02    262s]   Not identified MB Latch number: 0
[03/23 21:55:02    262s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:02    262s]  Visiting view : setupAnalysis
[03/23 21:55:02    262s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:02    262s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:02    262s]  Visiting view : holdAnalysis
[03/23 21:55:02    262s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:02    262s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:02    262s] TLC MultiMap info (StdDelay):
[03/23 21:55:02    262s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:02    262s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:02    262s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:02    262s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:02    262s]  Setting StdDelay to: 22.7ps
[03/23 21:55:02    262s] 
[03/23 21:55:02    262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:02    262s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:02    262s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:02    262s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:02    262s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:55:02    262s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:02    262s] 
[03/23 21:55:02    262s] {RT rc-typ 0 4 4 0}
[03/23 21:55:02    262s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:23 mem=3859.5M
[03/23 21:55:02    263s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:23 mem=3859.5M
[03/23 21:55:02    263s] Creating Lib Analyzer, finished. 
[03/23 21:55:03    263s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 21:55:03    263s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 21:55:03    263s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 21:55:03    263s] [GPS-DRV] maxDensity (design): 0.95
[03/23 21:55:03    263s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 21:55:03    263s] [GPS-DRV] MaintainWNS: 1
[03/23 21:55:03    263s] [GPS-DRV] All active and enabled setup views
[03/23 21:55:03    263s] [GPS-DRV]     setupAnalysis
[03/23 21:55:03    263s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:55:03    263s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:55:03    263s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 21:55:03    263s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 21:55:03    263s] [GPS-DRV] timing-driven DRV settings
[03/23 21:55:03    263s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 21:55:03    263s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4101.8M, EPOCH TIME: 1679622903.017929
[03/23 21:55:03    263s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4101.8M, EPOCH TIME: 1679622903.018048
[03/23 21:55:03    263s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:55:03    263s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:55:03    263s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:55:03    263s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 21:55:03    263s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:55:03    263s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 21:55:03    263s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:55:03    263s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:55:03    263s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:55:03    263s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:55:03    263s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 31.57%|          |         |
[03/23 21:55:03    263s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:55:03    263s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:55:03    263s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:55:03    263s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 31.57%| 0:00:00.0|  4133.8M|
[03/23 21:55:03    263s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:55:03    263s] 
[03/23 21:55:03    263s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4133.8M) ***
[03/23 21:55:03    263s] 
[03/23 21:55:03    263s] Begin: glitch net info
[03/23 21:55:03    263s] glitch slack range: number of glitch nets
[03/23 21:55:03    263s] glitch slack < -0.32 : 0
[03/23 21:55:03    263s] -0.32 < glitch slack < -0.28 : 0
[03/23 21:55:03    263s] -0.28 < glitch slack < -0.24 : 0
[03/23 21:55:03    263s] -0.24 < glitch slack < -0.2 : 0
[03/23 21:55:03    263s] -0.2 < glitch slack < -0.16 : 0
[03/23 21:55:03    263s] -0.16 < glitch slack < -0.12 : 0
[03/23 21:55:03    263s] -0.12 < glitch slack < -0.08 : 0
[03/23 21:55:03    263s] -0.08 < glitch slack < -0.04 : 0
[03/23 21:55:03    263s] -0.04 < glitch slack : 0
[03/23 21:55:03    263s] End: glitch net info
[03/23 21:55:03    263s] Total-nets :: 2689, Stn-nets :: 0, ratio :: 0 %, Total-len 87079.9, Stn-len 0
[03/23 21:55:03    263s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3972.5M, EPOCH TIME: 1679622903.126845
[03/23 21:55:03    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:55:03    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.007, MEM:3827.2M, EPOCH TIME: 1679622903.133701
[03/23 21:55:03    263s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:55:03    263s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.29
[03/23 21:55:03    263s] *** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.4/0:00:01.3 (1.1), totSession cpu/real = 0:04:23.4/0:05:26.7 (0.8), mem = 3827.2M
[03/23 21:55:03    263s] 
[03/23 21:55:03    263s] =============================================================================================
[03/23 21:55:03    263s]  Step TAT Report : DrvOpt #1 / optDesign #6                                     21.14-s109_1
[03/23 21:55:03    263s] =============================================================================================
[03/23 21:55:03    263s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:03    263s] ---------------------------------------------------------------------------------------------
[03/23 21:55:03    263s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    2.0
[03/23 21:55:03    263s] [ CellServerInit         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 21:55:03    263s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  60.3 % )     0:00:00.8 /  0:00:00.8    1.1
[03/23 21:55:03    263s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:03    263s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 21:55:03    263s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:03    263s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 21:55:03    263s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 21:55:03    263s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 21:55:03    263s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.8
[03/23 21:55:03    263s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 21:55:03    263s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:03    263s] [ MISC                   ]          0:00:00.3  (  19.9 % )     0:00:00.3 /  0:00:00.2    0.9
[03/23 21:55:03    263s] ---------------------------------------------------------------------------------------------
[03/23 21:55:03    263s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.4    1.1
[03/23 21:55:03    263s] ---------------------------------------------------------------------------------------------
[03/23 21:55:03    263s] 
[03/23 21:55:03    263s] drv optimizer changes nothing and skips refinePlace
[03/23 21:55:03    263s] End: GigaOpt DRV Optimization
[03/23 21:55:03    263s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2751.5M, totSessionCpu=0:04:23 **
[03/23 21:55:03    263s] *info:
[03/23 21:55:03    263s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3827.23M).
[03/23 21:55:03    263s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3827.2M, EPOCH TIME: 1679622903.140839
[03/23 21:55:03    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] 
[03/23 21:55:03    263s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:03    263s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.046, MEM:3828.0M, EPOCH TIME: 1679622903.186730
[03/23 21:55:03    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:03    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=3827.2M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.051  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4016.4M, EPOCH TIME: 1679622903.267892
[03/23 21:55:03    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] 
[03/23 21:55:03    263s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:03    263s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:4017.9M, EPOCH TIME: 1679622903.289931
[03/23 21:55:03    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:03    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] Density: 31.570%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2751.2M, totSessionCpu=0:04:24 **
[03/23 21:55:03    263s]   DRV Snapshot: (REF)
[03/23 21:55:03    263s]          Tran DRV: 0 (0)
[03/23 21:55:03    263s]           Cap DRV: 0 (0)
[03/23 21:55:03    263s]        Fanout DRV: 0 (17)
[03/23 21:55:03    263s]            Glitch: 0 (0)
[03/23 21:55:03    263s] *** Timing NOT met, worst failing slack is 0.050
[03/23 21:55:03    263s] *** Check timing (0:00:00.0)
[03/23 21:55:03    263s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:55:03    263s] Deleting Lib Analyzer.
[03/23 21:55:03    263s] Begin: GigaOpt Optimization in WNS mode
[03/23 21:55:03    263s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/23 21:55:03    263s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:55:03    263s] End AAE Lib Interpolated Model. (MEM=3959.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:03    263s] *** WnsOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:04:23.7/0:05:26.9 (0.8), mem = 3959.9M
[03/23 21:55:03    263s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.30
[03/23 21:55:03    263s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:55:03    263s] ### Creating PhyDesignMc. totSessionCpu=0:04:24 mem=3959.9M
[03/23 21:55:03    263s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:55:03    263s] OPERPROF: Starting DPlace-Init at level 1, MEM:3959.9M, EPOCH TIME: 1679622903.339690
[03/23 21:55:03    263s] Processing tracks to init pin-track alignment.
[03/23 21:55:03    263s] z: 2, totalTracks: 1
[03/23 21:55:03    263s] z: 4, totalTracks: 1
[03/23 21:55:03    263s] z: 6, totalTracks: 1
[03/23 21:55:03    263s] z: 8, totalTracks: 1
[03/23 21:55:03    263s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:55:03    263s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3959.9M, EPOCH TIME: 1679622903.343377
[03/23 21:55:03    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:03    263s] 
[03/23 21:55:03    263s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:03    263s] 
[03/23 21:55:03    263s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:55:03    263s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:3961.4M, EPOCH TIME: 1679622903.367600
[03/23 21:55:03    263s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3961.4M, EPOCH TIME: 1679622903.367748
[03/23 21:55:03    263s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:3961.4M, EPOCH TIME: 1679622903.371551
[03/23 21:55:03    263s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3961.4MB).
[03/23 21:55:03    263s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.033, MEM:3961.4M, EPOCH TIME: 1679622903.372435
[03/23 21:55:03    263s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:55:03    263s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:24 mem=3961.4M
[03/23 21:55:03    263s] ### Creating RouteCongInterface, started
[03/23 21:55:03    263s] ### Creating RouteCongInterface, finished
[03/23 21:55:03    263s] 
[03/23 21:55:03    263s] Creating Lib Analyzer ...
[03/23 21:55:03    263s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:03    263s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:03    263s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:03    263s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:55:03    263s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:03    263s] 
[03/23 21:55:03    263s] {RT rc-typ 0 4 4 0}
[03/23 21:55:04    264s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:25 mem=3961.4M
[03/23 21:55:04    264s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:25 mem=3961.4M
[03/23 21:55:04    264s] Creating Lib Analyzer, finished. 
[03/23 21:55:04    264s] *info: 25 clock nets excluded
[03/23 21:55:04    264s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.219604.5
[03/23 21:55:04    264s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 21:55:04    264s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:55:04    264s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:55:04    264s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 31.57
[03/23 21:55:04    264s] Optimizer WNS Pass 0
[03/23 21:55:04    264s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.050|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+

[03/23 21:55:04    264s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4140.3M, EPOCH TIME: 1679622904.613327
[03/23 21:55:04    264s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4140.3M, EPOCH TIME: 1679622904.613429
[03/23 21:55:04    264s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 21:55:04    265s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 21:55:04    265s] Active Path Group: default 
[03/23 21:55:04    265s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:55:04    265s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 21:55:04    265s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:55:04    265s] |   0.050|    0.050|   0.000|    0.000|   31.57%|   0:00:00.0| 4140.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 21:55:04    265s] |        |         |        |         |         |            |        |             |         | _r_REG333_S1/D                                     |
[03/23 21:55:04    265s] |   0.050|    0.051|   0.000|    0.000|   31.57%|   0:00:00.0| 4307.2M|           NA|       NA| NA                                                 |
[03/23 21:55:04    265s] |   0.050|    0.051|   0.000|    0.000|   31.57%|   0:00:00.0| 4307.2M|setupAnalysis|       NA| NA                                                 |
[03/23 21:55:04    265s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 21:55:04    265s] 
[03/23 21:55:04    265s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4307.2M) ***
[03/23 21:55:04    265s] 
[03/23 21:55:04    265s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=4307.2M) ***
[03/23 21:55:04    265s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.056|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

[03/23 21:55:04    265s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 31.57
[03/23 21:55:04    265s] Update Timing Windows (Threshold 0.023) ...
[03/23 21:55:04    265s] Re Calculate Delays on 0 Nets
[03/23 21:55:04    265s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.056|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

[03/23 21:55:04    265s] 
[03/23 21:55:04    265s] *** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4307.2M) ***
[03/23 21:55:04    265s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.219604.5
[03/23 21:55:04    265s] Total-nets :: 2689, Stn-nets :: 0, ratio :: 0 %, Total-len 87079.9, Stn-len 0
[03/23 21:55:04    265s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4145.9M, EPOCH TIME: 1679622904.793440
[03/23 21:55:04    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:55:04    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:04    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:04    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:04    265s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.013, MEM:3866.7M, EPOCH TIME: 1679622904.806490
[03/23 21:55:04    265s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:55:04    265s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.30
[03/23 21:55:04    265s] *** WnsOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.7/0:00:01.5 (1.1), totSession cpu/real = 0:04:25.4/0:05:28.4 (0.8), mem = 3866.7M
[03/23 21:55:04    265s] 
[03/23 21:55:04    265s] =============================================================================================
[03/23 21:55:04    265s]  Step TAT Report : WnsOpt #1 / optDesign #6                                     21.14-s109_1
[03/23 21:55:04    265s] =============================================================================================
[03/23 21:55:04    265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:04    265s] ---------------------------------------------------------------------------------------------
[03/23 21:55:04    265s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:55:04    265s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  50.1 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 21:55:04    265s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:55:04    265s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:55:04    265s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ TransformInit          ]      1   0:00:00.4  (  28.3 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 21:55:04    265s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:55:04    265s] [ OptimizationStep       ]      1   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.2    2.0
[03/23 21:55:04    265s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    2.3
[03/23 21:55:04    265s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ OptEval                ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    2.6
[03/23 21:55:04    265s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:04    265s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:55:04    265s] [ MISC                   ]          0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 21:55:04    265s] ---------------------------------------------------------------------------------------------
[03/23 21:55:04    265s]  WnsOpt #1 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.7    1.1
[03/23 21:55:04    265s] ---------------------------------------------------------------------------------------------
[03/23 21:55:04    265s] 
[03/23 21:55:04    265s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 21:55:04    265s] End: GigaOpt Optimization in WNS mode
[03/23 21:55:04    265s] Skipping post route harden opt
[03/23 21:55:04    265s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:55:04    265s] Deleting Lib Analyzer.
[03/23 21:55:04    265s] GigaOpt: target slack met, skip TNS optimization
[03/23 21:55:04    265s]   Timing Snapshot: (REF)
[03/23 21:55:04    265s]      Weighted WNS: 0.000
[03/23 21:55:04    265s]       All  PG WNS: 0.000
[03/23 21:55:04    265s]       High PG WNS: 0.000
[03/23 21:55:04    265s]       All  PG TNS: 0.000
[03/23 21:55:04    265s]       High PG TNS: 0.000
[03/23 21:55:04    265s]       Low  PG TNS: 0.000
[03/23 21:55:04    265s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/23 21:55:04    265s] 
[03/23 21:55:04    265s] 
[03/23 21:55:04    265s] Creating Lib Analyzer ...
[03/23 21:55:04    265s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:04    265s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:04    265s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:04    265s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:55:04    265s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:04    265s] 
[03/23 21:55:04    265s] {RT rc-typ 0 4 4 0}
[03/23 21:55:05    266s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:26 mem=3869.4M
[03/23 21:55:05    266s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:26 mem=3869.4M
[03/23 21:55:05    266s] Creating Lib Analyzer, finished. 
[03/23 21:55:05    266s] **INFO: flowCheckPoint #20 OptimizationHold
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:05    266s] Deleting Lib Analyzer.
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:05    266s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:05    266s] Summary for sequential cells identification: 
[03/23 21:55:05    266s]   Identified SBFF number: 112
[03/23 21:55:05    266s]   Identified MBFF number: 0
[03/23 21:55:05    266s]   Identified SB Latch number: 0
[03/23 21:55:05    266s]   Identified MB Latch number: 0
[03/23 21:55:05    266s]   Not identified SBFF number: 8
[03/23 21:55:05    266s]   Not identified MBFF number: 0
[03/23 21:55:05    266s]   Not identified SB Latch number: 0
[03/23 21:55:05    266s]   Not identified MB Latch number: 0
[03/23 21:55:05    266s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:05    266s]  Visiting view : setupAnalysis
[03/23 21:55:05    266s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:05    266s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:05    266s]  Visiting view : holdAnalysis
[03/23 21:55:05    266s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:05    266s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:05    266s] TLC MultiMap info (StdDelay):
[03/23 21:55:05    266s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:05    266s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:05    266s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:05    266s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:05    266s]  Setting StdDelay to: 22.7ps
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:05    266s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3869.4M, EPOCH TIME: 1679622905.598849
[03/23 21:55:05    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:05    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:05    266s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:3869.4M, EPOCH TIME: 1679622905.621268
[03/23 21:55:05    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:05    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:05    266s] GigaOpt Hold Optimizer is used
[03/23 21:55:05    266s] End AAE Lib Interpolated Model. (MEM=3869.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s] Creating Lib Analyzer ...
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:05    266s] Summary for sequential cells identification: 
[03/23 21:55:05    266s]   Identified SBFF number: 112
[03/23 21:55:05    266s]   Identified MBFF number: 0
[03/23 21:55:05    266s]   Identified SB Latch number: 0
[03/23 21:55:05    266s]   Identified MB Latch number: 0
[03/23 21:55:05    266s]   Not identified SBFF number: 8
[03/23 21:55:05    266s]   Not identified MBFF number: 0
[03/23 21:55:05    266s]   Not identified SB Latch number: 0
[03/23 21:55:05    266s]   Not identified MB Latch number: 0
[03/23 21:55:05    266s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:05    266s]  Visiting view : setupAnalysis
[03/23 21:55:05    266s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:05    266s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:05    266s]  Visiting view : holdAnalysis
[03/23 21:55:05    266s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:05    266s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:05    266s] TLC MultiMap info (StdDelay):
[03/23 21:55:05    266s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:05    266s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:05    266s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:05    266s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:05    266s]  Setting StdDelay to: 22.7ps
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:05    266s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:05    266s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:05    266s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:05    266s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:55:05    266s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:05    266s] 
[03/23 21:55:05    266s] {RT rc-typ 0 4 4 0}
[03/23 21:55:06    266s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:27 mem=3869.4M
[03/23 21:55:06    266s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:27 mem=3869.4M
[03/23 21:55:06    266s] Creating Lib Analyzer, finished. 
[03/23 21:55:06    266s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:27 mem=3869.4M ***
[03/23 21:55:06    266s] *** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:04:26.9/0:05:29.9 (0.8), mem = 3869.4M
[03/23 21:55:06    266s] Saving timing graph ...
[03/23 21:55:06    267s] Done save timing graph
[03/23 21:55:06    267s] Latch borrow mode reset to max_borrow
[03/23 21:55:06    267s] 
[03/23 21:55:06    267s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:06    267s] Deleting Lib Analyzer.
[03/23 21:55:06    267s] 
[03/23 21:55:06    267s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:06    267s] Starting delay calculation for Hold views
[03/23 21:55:06    267s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:55:06    267s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 21:55:06    267s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:55:07    267s] #################################################################################
[03/23 21:55:07    267s] # Design Stage: PostRoute
[03/23 21:55:07    267s] # Design Name: PE_top
[03/23 21:55:07    267s] # Design Mode: 130nm
[03/23 21:55:07    267s] # Analysis Mode: MMMC OCV 
[03/23 21:55:07    267s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:55:07    267s] # Signoff Settings: SI On 
[03/23 21:55:07    267s] #################################################################################
[03/23 21:55:07    267s] Topological Sorting (REAL = 0:00:00.0, MEM = 3919.3M, InitMEM = 3919.3M)
[03/23 21:55:07    267s] Setting infinite Tws ...
[03/23 21:55:07    267s] First Iteration Infinite Tw... 
[03/23 21:55:07    267s] Calculate late delays in OCV mode...
[03/23 21:55:07    267s] Calculate early delays in OCV mode...
[03/23 21:55:07    267s] Start delay calculation (fullDC) (6 T). (MEM=3919.32)
[03/23 21:55:07    267s] End AAE Lib Interpolated Model. (MEM=3930.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:07    268s] Total number of fetched objects 2689
[03/23 21:55:07    268s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:55:07    268s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:07    268s] End delay calculation. (MEM=4010.32 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 21:55:07    268s] End delay calculation (fullDC). (MEM=4010.32 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 21:55:07    268s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 4010.3M) ***
[03/23 21:55:07    268s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4002.3M)
[03/23 21:55:07    268s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:55:07    268s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4002.3M)
[03/23 21:55:07    268s] 
[03/23 21:55:07    268s] Executing IPO callback for view pruning ..
[03/23 21:55:07    268s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:55:07    268s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:55:07    268s] 
[03/23 21:55:07    268s] Active hold views:
[03/23 21:55:07    268s]  holdAnalysis
[03/23 21:55:07    268s]   Dominating endpoints: 0
[03/23 21:55:07    268s]   Dominating TNS: -0.000
[03/23 21:55:07    268s] 
[03/23 21:55:07    268s] Starting SI iteration 2
[03/23 21:55:07    269s] Calculate late delays in OCV mode...
[03/23 21:55:07    269s] Calculate early delays in OCV mode...
[03/23 21:55:07    269s] Start delay calculation (fullDC) (6 T). (MEM=3849)
[03/23 21:55:07    269s] End AAE Lib Interpolated Model. (MEM=3849 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:07    269s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:55:07    269s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:55:07    269s] Total number of fetched objects 2689
[03/23 21:55:07    269s] AAE_INFO-618: Total number of nets in the design is 2691,  0.0 percent of the nets selected for SI analysis
[03/23 21:55:07    269s] End delay calculation. (MEM=4051.44 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:55:07    269s] End delay calculation (fullDC). (MEM=4051.44 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:55:07    269s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4051.4M) ***
[03/23 21:55:07    269s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:04:29 mem=4057.4M)
[03/23 21:55:07    269s] Done building cte hold timing graph (fixHold) cpu=0:00:02.6 real=0:00:01.0 totSessionCpu=0:04:29 mem=4057.4M ***
[03/23 21:55:07    269s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.7 real=0:00:01.0 totSessionCpu=0:04:30 mem=4088.0M ***
[03/23 21:55:07    269s] Restoring timing graph ...
[03/23 21:55:08    270s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 21:55:08    270s] Done restore timing graph
[03/23 21:55:08    270s] Done building cte setup timing graph (fixHold) cpu=0:00:03.2 real=0:00:02.0 totSessionCpu=0:04:30 mem=4222.6M ***
[03/23 21:55:08    270s] *info: category slack lower bound [L 0.0] default
[03/23 21:55:08    270s] *info: category slack lower bound [H 0.0] reg2reg 
[03/23 21:55:08    270s] --------------------------------------------------- 
[03/23 21:55:08    270s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 21:55:08    270s] --------------------------------------------------- 
[03/23 21:55:08    270s]          WNS    reg2regWNS
[03/23 21:55:08    270s]     0.001 ns      0.001 ns
[03/23 21:55:08    270s] --------------------------------------------------- 
[03/23 21:55:08    270s] OPTC: m1 20.0 20.0
[03/23 21:55:08    270s] Setting latch borrow mode to budget during optimization.
[03/23 21:55:08    270s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:55:08    270s] 
[03/23 21:55:08    270s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:08    270s] Summary for sequential cells identification: 
[03/23 21:55:08    270s]   Identified SBFF number: 112
[03/23 21:55:08    270s]   Identified MBFF number: 0
[03/23 21:55:08    270s]   Identified SB Latch number: 0
[03/23 21:55:08    270s]   Identified MB Latch number: 0
[03/23 21:55:08    270s]   Not identified SBFF number: 8
[03/23 21:55:08    270s]   Not identified MBFF number: 0
[03/23 21:55:08    270s]   Not identified SB Latch number: 0
[03/23 21:55:08    270s]   Not identified MB Latch number: 0
[03/23 21:55:08    270s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:08    270s]  Visiting view : setupAnalysis
[03/23 21:55:08    270s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:08    270s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:08    270s]  Visiting view : holdAnalysis
[03/23 21:55:08    270s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:08    270s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:08    270s] TLC MultiMap info (StdDelay):
[03/23 21:55:08    270s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:08    270s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:08    270s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:08    270s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:08    270s]  Setting StdDelay to: 22.7ps
[03/23 21:55:08    270s] 
[03/23 21:55:08    270s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:08    270s] 
[03/23 21:55:08    270s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:08    270s] 
[03/23 21:55:08    270s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:08    270s] 
[03/23 21:55:08    270s] Creating Lib Analyzer ...
[03/23 21:55:08    270s] 
[03/23 21:55:08    270s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:08    270s] Summary for sequential cells identification: 
[03/23 21:55:08    270s]   Identified SBFF number: 112
[03/23 21:55:08    270s]   Identified MBFF number: 0
[03/23 21:55:08    270s]   Identified SB Latch number: 0
[03/23 21:55:08    270s]   Identified MB Latch number: 0
[03/23 21:55:08    270s]   Not identified SBFF number: 8
[03/23 21:55:08    270s]   Not identified MBFF number: 0
[03/23 21:55:08    270s]   Not identified SB Latch number: 0
[03/23 21:55:08    270s]   Not identified MB Latch number: 0
[03/23 21:55:08    270s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:08    270s]  Visiting view : setupAnalysis
[03/23 21:55:08    270s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:08    270s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:08    270s]  Visiting view : holdAnalysis
[03/23 21:55:08    270s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:08    270s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:08    270s] TLC MultiMap info (StdDelay):
[03/23 21:55:08    270s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:08    270s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:08    270s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:08    270s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:08    270s]  Setting StdDelay to: 22.7ps
[03/23 21:55:08    270s] 
[03/23 21:55:08    270s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:08    270s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:08    270s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:08    270s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:08    270s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:55:08    270s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:08    270s] 
[03/23 21:55:08    270s] {RT rc-typ 0 4 4 0}
[03/23 21:55:09    270s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:31 mem=4232.1M
[03/23 21:55:09    270s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:31 mem=4232.1M
[03/23 21:55:09    270s] Creating Lib Analyzer, finished. 
[03/23 21:55:09    270s] 
[03/23 21:55:09    270s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 21:55:09    270s] *Info: worst delay setup view: setupAnalysis
[03/23 21:55:09    270s] Footprint list for hold buffering (delay unit: ps)
[03/23 21:55:09    270s] =================================================================
[03/23 21:55:09    270s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 21:55:09    270s] ------------------------------------------------------------------
[03/23 21:55:09    270s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 21:55:09    270s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 21:55:09    270s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 21:55:09    270s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 21:55:09    270s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 21:55:09    270s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 21:55:09    270s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 21:55:09    270s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 21:55:09    270s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 21:55:09    270s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 21:55:09    270s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 21:55:09    270s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 21:55:09    270s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 21:55:09    270s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 21:55:09    270s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 21:55:09    270s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 21:55:09    270s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 21:55:09    270s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 21:55:09    270s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 21:55:09    270s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 21:55:09    270s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 21:55:09    270s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 21:55:09    270s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 21:55:09    270s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 21:55:09    270s] =================================================================
[03/23 21:55:09    270s] Hold Timer stdDelay = 22.7ps
[03/23 21:55:09    270s]  Visiting view : holdAnalysis
[03/23 21:55:09    270s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:09    270s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:09    270s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 21:55:09    270s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4232.1M, EPOCH TIME: 1679622909.156876
[03/23 21:55:09    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:09    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:09    270s] 
[03/23 21:55:09    270s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:09    270s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.018, MEM:4232.1M, EPOCH TIME: 1679622909.174450
[03/23 21:55:09    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:09    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:09    271s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.175  |  0.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4230.6M, EPOCH TIME: 1679622909.241275
[03/23 21:55:09    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:09    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:09    271s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:4232.1M, EPOCH TIME: 1679622909.264416
[03/23 21:55:09    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:09    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:09    271s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:11, mem = 2763.0M, totSessionCpu=0:04:31 **
[03/23 21:55:09    271s] *** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:04.2/0:00:03.0 (1.4), totSession cpu/real = 0:04:31.1/0:05:32.8 (0.8), mem = 3850.1M
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] =============================================================================================
[03/23 21:55:09    271s]  Step TAT Report : BuildHoldData #1 / optDesign #6                              21.14-s109_1
[03/23 21:55:09    271s] =============================================================================================
[03/23 21:55:09    271s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:09    271s] ---------------------------------------------------------------------------------------------
[03/23 21:55:09    271s] [ ViewPruning            ]     10   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 21:55:09    271s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 21:55:09    271s] [ DrvReport              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 21:55:09    271s] [ SlackTraversorInit     ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 21:55:09    271s] [ CellServerInit         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:55:09    271s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  23.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:55:09    271s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:09    271s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:09    271s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:09    271s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:55:09    271s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:09    271s] [ TimingUpdate           ]      6   0:00:00.7  (  23.3 % )     0:00:01.0 /  0:00:01.9    2.0
[03/23 21:55:09    271s] [ FullDelayCalc          ]      3   0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.9    3.6
[03/23 21:55:09    271s] [ TimingReport           ]      2   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.9
[03/23 21:55:09    271s] [ SaveTimingGraph        ]      1   0:00:00.3  (   8.9 % )     0:00:00.3 /  0:00:00.4    1.4
[03/23 21:55:09    271s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 21:55:09    271s] [ MISC                   ]          0:00:00.6  (  18.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 21:55:09    271s] ---------------------------------------------------------------------------------------------
[03/23 21:55:09    271s]  BuildHoldData #1 TOTAL             0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:04.2    1.4
[03/23 21:55:09    271s] ---------------------------------------------------------------------------------------------
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] *** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:04:31.1/0:05:32.9 (0.8), mem = 3850.1M
[03/23 21:55:09    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.31
[03/23 21:55:09    271s] HoldSingleBuffer minRootGain=0.000
[03/23 21:55:09    271s] HoldSingleBuffer minRootGain=0.000
[03/23 21:55:09    271s] HoldSingleBuffer minRootGain=0.000
[03/23 21:55:09    271s] HoldSingleBuffer minRootGain=0.000
[03/23 21:55:09    271s] *info: Run optDesign holdfix with 6 threads.
[03/23 21:55:09    271s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:55:09    271s] --------------------------------------------------- 
[03/23 21:55:09    271s]    Hold Timing Summary  - Initial 
[03/23 21:55:09    271s] --------------------------------------------------- 
[03/23 21:55:09    271s]  Target slack:       0.0500 ns
[03/23 21:55:09    271s]  View: holdAnalysis 
[03/23 21:55:09    271s]    WNS:       0.1108  >>>  WNS:       0.0608 with TargetSlack
[03/23 21:55:09    271s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 21:55:09    271s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 21:55:09    271s]    Worst hold path end point: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/D
[03/23 21:55:09    271s] --------------------------------------------------- 
[03/23 21:55:09    271s] *** Hold timing is met. Hold fixing is not needed 
[03/23 21:55:09    271s] **INFO: total 0 insts, 0 nets marked don't touch
[03/23 21:55:09    271s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/23 21:55:09    271s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] Capturing REF for hold ...
[03/23 21:55:09    271s]    Hold Timing Snapshot: (REF)
[03/23 21:55:09    271s]              All PG WNS: 0.000
[03/23 21:55:09    271s]              All PG TNS: 0.000
[03/23 21:55:09    271s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.31
[03/23 21:55:09    271s] *** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.0/0:00:00.0 (1.3), totSession cpu/real = 0:04:31.1/0:05:32.9 (0.8), mem = 3982.1M
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] =============================================================================================
[03/23 21:55:09    271s]  Step TAT Report : HoldOpt #1 / optDesign #6                                    21.14-s109_1
[03/23 21:55:09    271s] =============================================================================================
[03/23 21:55:09    271s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:09    271s] ---------------------------------------------------------------------------------------------
[03/23 21:55:09    271s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:09    271s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:09    271s] [ MISC                   ]          0:00:00.0  (  98.9 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 21:55:09    271s] ---------------------------------------------------------------------------------------------
[03/23 21:55:09    271s]  HoldOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 21:55:09    271s] ---------------------------------------------------------------------------------------------
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:09    271s] Deleting Lib Analyzer.
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:09    271s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:09    271s] Summary for sequential cells identification: 
[03/23 21:55:09    271s]   Identified SBFF number: 112
[03/23 21:55:09    271s]   Identified MBFF number: 0
[03/23 21:55:09    271s]   Identified SB Latch number: 0
[03/23 21:55:09    271s]   Identified MB Latch number: 0
[03/23 21:55:09    271s]   Not identified SBFF number: 8
[03/23 21:55:09    271s]   Not identified MBFF number: 0
[03/23 21:55:09    271s]   Not identified SB Latch number: 0
[03/23 21:55:09    271s]   Not identified MB Latch number: 0
[03/23 21:55:09    271s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:09    271s]  Visiting view : setupAnalysis
[03/23 21:55:09    271s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:09    271s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:09    271s]  Visiting view : holdAnalysis
[03/23 21:55:09    271s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:09    271s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:09    271s] TLC MultiMap info (StdDelay):
[03/23 21:55:09    271s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:09    271s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:09    271s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:09    271s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:09    271s]  Setting StdDelay to: 22.7ps
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:09    271s] **INFO: flowCheckPoint #21 OptimizationPreEco
[03/23 21:55:09    271s] Running postRoute recovery in preEcoRoute mode
[03/23 21:55:09    271s] **optDesign ... cpu = 0:00:13, real = 0:00:11, mem = 2758.8M, totSessionCpu=0:04:31 **
[03/23 21:55:09    271s]   DRV Snapshot: (TGT)
[03/23 21:55:09    271s]          Tran DRV: 0 (0)
[03/23 21:55:09    271s]           Cap DRV: 0 (0)
[03/23 21:55:09    271s]        Fanout DRV: 0 (17)
[03/23 21:55:09    271s]            Glitch: 0 (0)
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] Creating Lib Analyzer ...
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:09    271s] Summary for sequential cells identification: 
[03/23 21:55:09    271s]   Identified SBFF number: 112
[03/23 21:55:09    271s]   Identified MBFF number: 0
[03/23 21:55:09    271s]   Identified SB Latch number: 0
[03/23 21:55:09    271s]   Identified MB Latch number: 0
[03/23 21:55:09    271s]   Not identified SBFF number: 8
[03/23 21:55:09    271s]   Not identified MBFF number: 0
[03/23 21:55:09    271s]   Not identified SB Latch number: 0
[03/23 21:55:09    271s]   Not identified MB Latch number: 0
[03/23 21:55:09    271s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:09    271s]  Visiting view : setupAnalysis
[03/23 21:55:09    271s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:09    271s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:09    271s]  Visiting view : holdAnalysis
[03/23 21:55:09    271s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:09    271s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:09    271s] TLC MultiMap info (StdDelay):
[03/23 21:55:09    271s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:09    271s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:09    271s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:09    271s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:09    271s]  Setting StdDelay to: 22.7ps
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:09    271s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:09    271s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:09    271s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:09    271s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:55:09    271s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:09    271s] 
[03/23 21:55:09    271s] {RT rc-typ 0 4 4 0}
[03/23 21:55:10    271s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:32 mem=3977.2M
[03/23 21:55:10    271s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:32 mem=3977.2M
[03/23 21:55:10    271s] Creating Lib Analyzer, finished. 
[03/23 21:55:10    271s] Checking DRV degradation...
[03/23 21:55:10    271s] 
[03/23 21:55:10    271s] Recovery Manager:
[03/23 21:55:10    271s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:10    271s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:10    271s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:10    271s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:10    271s] 
[03/23 21:55:10    271s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 21:55:10    271s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3850.15M, totSessionCpu=0:04:32).
[03/23 21:55:10    271s] **optDesign ... cpu = 0:00:14, real = 0:00:12, mem = 2764.8M, totSessionCpu=0:04:32 **
[03/23 21:55:10    271s] 
[03/23 21:55:10    272s]   DRV Snapshot: (REF)
[03/23 21:55:10    272s]          Tran DRV: 0 (0)
[03/23 21:55:10    272s]           Cap DRV: 0 (0)
[03/23 21:55:10    272s]        Fanout DRV: 0 (17)
[03/23 21:55:10    272s]            Glitch: 0 (0)
[03/23 21:55:10    272s] Skipping post route harden opt
[03/23 21:55:10    272s] Running refinePlace -preserveRouting true -hardFence false
[03/23 21:55:10    272s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3982.2M, EPOCH TIME: 1679622910.146132
[03/23 21:55:10    272s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3982.2M, EPOCH TIME: 1679622910.146221
[03/23 21:55:10    272s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3982.2M, EPOCH TIME: 1679622910.146338
[03/23 21:55:10    272s] Processing tracks to init pin-track alignment.
[03/23 21:55:10    272s] z: 2, totalTracks: 1
[03/23 21:55:10    272s] z: 4, totalTracks: 1
[03/23 21:55:10    272s] z: 6, totalTracks: 1
[03/23 21:55:10    272s] z: 8, totalTracks: 1
[03/23 21:55:10    272s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:55:10    272s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3982.2M, EPOCH TIME: 1679622910.150534
[03/23 21:55:10    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:55:10    272s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.027, MEM:3983.7M, EPOCH TIME: 1679622910.177156
[03/23 21:55:10    272s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3983.7M, EPOCH TIME: 1679622910.177303
[03/23 21:55:10    272s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:3983.7M, EPOCH TIME: 1679622910.179882
[03/23 21:55:10    272s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3983.7MB).
[03/23 21:55:10    272s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.034, REAL:0.034, MEM:3983.7M, EPOCH TIME: 1679622910.180608
[03/23 21:55:10    272s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.034, REAL:0.034, MEM:3983.7M, EPOCH TIME: 1679622910.180701
[03/23 21:55:10    272s] TDRefine: refinePlace mode is spiral
[03/23 21:55:10    272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.219604.18
[03/23 21:55:10    272s] OPERPROF:   Starting RefinePlace at level 2, MEM:3983.7M, EPOCH TIME: 1679622910.180837
[03/23 21:55:10    272s] *** Starting refinePlace (0:04:32 mem=3983.7M) ***
[03/23 21:55:10    272s] Total net bbox length = 6.760e+04 (3.081e+04 3.678e+04) (ext = 2.949e+03)
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:10    272s] (I)      Default pattern map key = PE_top_default.
[03/23 21:55:10    272s] (I)      Default pattern map key = PE_top_default.
[03/23 21:55:10    272s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3983.7M, EPOCH TIME: 1679622910.188753
[03/23 21:55:10    272s] Starting refinePlace ...
[03/23 21:55:10    272s] (I)      Default pattern map key = PE_top_default.
[03/23 21:55:10    272s] One DDP V2 for no tweak run.
[03/23 21:55:10    272s] (I)      Default pattern map key = PE_top_default.
[03/23 21:55:10    272s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4047.7M, EPOCH TIME: 1679622910.201462
[03/23 21:55:10    272s] DDP initSite1 nrRow 107 nrJob 107
[03/23 21:55:10    272s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4047.7M, EPOCH TIME: 1679622910.201666
[03/23 21:55:10    272s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4047.7M, EPOCH TIME: 1679622910.201829
[03/23 21:55:10    272s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4047.7M, EPOCH TIME: 1679622910.201940
[03/23 21:55:10    272s] DDP markSite nrRow 107 nrJob 107
[03/23 21:55:10    272s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:4047.7M, EPOCH TIME: 1679622910.202238
[03/23 21:55:10    272s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4047.7M, EPOCH TIME: 1679622910.202324
[03/23 21:55:10    272s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 21:55:10    272s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3983.7MB) @(0:04:32 - 0:04:32).
[03/23 21:55:10    272s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:55:10    272s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] Running Spiral MT with 6 threads  fetchWidth=15 
[03/23 21:55:10    272s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 21:55:10    272s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 21:55:10    272s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 21:55:10    272s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3983.7MB) @(0:04:32 - 0:04:32).
[03/23 21:55:10    272s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 21:55:10    272s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 21:55:10    272s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3983.7MB
[03/23 21:55:10    272s] Statistics of distance of Instance movement in refine placement:
[03/23 21:55:10    272s]   maximum (X+Y) =         0.00 um
[03/23 21:55:10    272s]   mean    (X+Y) =         0.00 um
[03/23 21:55:10    272s] Summary Report:
[03/23 21:55:10    272s] Instances move: 0 (out of 2598 movable)
[03/23 21:55:10    272s] Instances flipped: 0
[03/23 21:55:10    272s] Mean displacement: 0.00 um
[03/23 21:55:10    272s] Max displacement: 0.00 um 
[03/23 21:55:10    272s] Total instances moved : 0
[03/23 21:55:10    272s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.158, REAL:0.086, MEM:3983.7M, EPOCH TIME: 1679622910.274339
[03/23 21:55:10    272s] Total net bbox length = 6.760e+04 (3.081e+04 3.678e+04) (ext = 2.949e+03)
[03/23 21:55:10    272s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3983.7MB
[03/23 21:55:10    272s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3983.7MB) @(0:04:32 - 0:04:32).
[03/23 21:55:10    272s] *** Finished refinePlace (0:04:32 mem=3983.7M) ***
[03/23 21:55:10    272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.219604.18
[03/23 21:55:10    272s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.167, REAL:0.095, MEM:3983.7M, EPOCH TIME: 1679622910.275720
[03/23 21:55:10    272s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3983.7M, EPOCH TIME: 1679622910.275796
[03/23 21:55:10    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:55:10    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.011, REAL:0.009, MEM:3850.7M, EPOCH TIME: 1679622910.284746
[03/23 21:55:10    272s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.212, REAL:0.139, MEM:3850.7M, EPOCH TIME: 1679622910.284868
[03/23 21:55:10    272s] {MMLU 0 25 2689}
[03/23 21:55:10    272s] ### Creating LA Mngr. totSessionCpu=0:04:32 mem=3850.7M
[03/23 21:55:10    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:32 mem=3850.7M
[03/23 21:55:10    272s] Default Rule : ""
[03/23 21:55:10    272s] Non Default Rules :
[03/23 21:55:10    272s] Worst Slack : 0.001 ns
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] Start Layer Assignment ...
[03/23 21:55:10    272s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] Select 15 cadidates out of 2691.
[03/23 21:55:10    272s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[03/23 21:55:10    272s] GigaOpt: setting up router preferences
[03/23 21:55:10    272s] GigaOpt: 0 nets assigned router directives
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] Start Assign Priority Nets ...
[03/23 21:55:10    272s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 21:55:10    272s] Existing Priority Nets 0 (0.0%)
[03/23 21:55:10    272s] Total Assign Priority Nets 79 (3.0%)
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] Set Prefer Layer Routing Effort ...
[03/23 21:55:10    272s] Total Net(2689) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] {MMLU 0 25 2689}
[03/23 21:55:10    272s] ### Creating LA Mngr. totSessionCpu=0:04:32 mem=3869.8M
[03/23 21:55:10    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:32 mem=3869.8M
[03/23 21:55:10    272s] #optDebug: Start CG creation (mem=3869.8M)
[03/23 21:55:10    272s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 21:55:10    272s] (cpu=0:00:00.1, mem=3901.0M)
[03/23 21:55:10    272s]  ...processing cgPrt (cpu=0:00:00.1, mem=3901.0M)
[03/23 21:55:10    272s]  ...processing cgEgp (cpu=0:00:00.1, mem=3901.0M)
[03/23 21:55:10    272s]  ...processing cgPbk (cpu=0:00:00.1, mem=3901.0M)
[03/23 21:55:10    272s]  ...processing cgNrb(cpu=0:00:00.1, mem=3901.0M)
[03/23 21:55:10    272s]  ...processing cgObs (cpu=0:00:00.1, mem=3901.0M)
[03/23 21:55:10    272s]  ...processing cgCon (cpu=0:00:00.1, mem=3901.0M)
[03/23 21:55:10    272s]  ...processing cgPdm (cpu=0:00:00.1, mem=3901.0M)
[03/23 21:55:10    272s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3901.0M)
[03/23 21:55:10    272s] Default Rule : ""
[03/23 21:55:10    272s] Non Default Rules :
[03/23 21:55:10    272s] Worst Slack : 0.001 ns
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] Start Layer Assignment ...
[03/23 21:55:10    272s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] Select 66 cadidates out of 2691.
[03/23 21:55:10    272s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 21:55:10    272s] GigaOpt: setting up router preferences
[03/23 21:55:10    272s] GigaOpt: 0 nets assigned router directives
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] Start Assign Priority Nets ...
[03/23 21:55:10    272s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 21:55:10    272s] Existing Priority Nets 0 (0.0%)
[03/23 21:55:10    272s] Total Assign Priority Nets 79 (3.0%)
[03/23 21:55:10    272s] {MMLU 0 25 2689}
[03/23 21:55:10    272s] ### Creating LA Mngr. totSessionCpu=0:04:32 mem=3901.0M
[03/23 21:55:10    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:32 mem=3901.0M
[03/23 21:55:10    272s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3901.0M, EPOCH TIME: 1679622910.488072
[03/23 21:55:10    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:10    272s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:3901.0M, EPOCH TIME: 1679622910.510151
[03/23 21:55:10    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:10    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4006.4M, EPOCH TIME: 1679622910.584070
[03/23 21:55:10    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:10    272s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.017, MEM:4007.9M, EPOCH TIME: 1679622910.601456
[03/23 21:55:10    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:10    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:10    272s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:12, mem = 2728.3M, totSessionCpu=0:04:33 **
[03/23 21:55:10    272s] **INFO: flowCheckPoint #22 GlobalDetailRoute
[03/23 21:55:10    272s] -routeWithEco false                       # bool, default=false
[03/23 21:55:10    272s] -routeSelectedNetOnly false               # bool, default=false
[03/23 21:55:10    272s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 21:55:10    272s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 21:55:10    272s] Existing Dirty Nets : 0
[03/23 21:55:10    272s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 21:55:10    272s] Reset Dirty Nets : 0
[03/23 21:55:10    272s] *** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 0:04:32.6/0:05:34.2 (0.8), mem = 3817.9M
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] globalDetailRoute
[03/23 21:55:10    272s] 
[03/23 21:55:10    272s] #Start globalDetailRoute on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] ### Time Record (globalDetailRoute) is installed.
[03/23 21:55:10    272s] ### Time Record (Pre Callback) is installed.
[03/23 21:55:10    272s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_ddxSyz.rcdb.d/PE_top.rcdb.d': 5367 access done (mem: 3817.863M)
[03/23 21:55:10    272s] ### Time Record (Pre Callback) is uninstalled.
[03/23 21:55:10    272s] ### Time Record (DB Import) is installed.
[03/23 21:55:10    272s] ### Time Record (Timing Data Generation) is installed.
[03/23 21:55:10    272s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 21:55:10    272s] ### Net info: total nets: 2691
[03/23 21:55:10    272s] ### Net info: dirty nets: 0
[03/23 21:55:10    272s] ### Net info: marked as disconnected nets: 0
[03/23 21:55:10    272s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:55:10    272s] #num needed restored net=0
[03/23 21:55:10    272s] #need_extraction net=0 (total=2691)
[03/23 21:55:10    272s] ### Net info: fully routed nets: 2689
[03/23 21:55:10    272s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:55:10    272s] ### Net info: unrouted nets: 0
[03/23 21:55:10    272s] ### Net info: re-extraction nets: 0
[03/23 21:55:10    272s] ### Net info: ignored nets: 0
[03/23 21:55:10    272s] ### Net info: skip routing nets: 0
[03/23 21:55:10    272s] ### import design signature (103): route=1833553773 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2090915583 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:55:10    272s] ### Time Record (DB Import) is uninstalled.
[03/23 21:55:10    272s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 21:55:10    272s] #RTESIG:78da95944d6b834010867beeaf1836395868eccea8fb714c21575b42daab98b806c10fd0
[03/23 21:55:10    272s] #       15dafefa6e4229a4a4aef1b8f3ec3bebb3a38be5fb660b8c30c4783520d71942ba25e282
[03/23 21:55:10    272s] #       d40a05e927c2cc95de9ed9fd62f9f2bac328010cf9f981a0acbbdc3ec238981e06636dd5
[03/23 21:55:10    272s] #       1e1f7eb818a1ccebc140b0efbafa2a435a5c32c5679b37d5010a53e6636dffe0229260fb
[03/23 21:55:10    272s] #       712a51a81858dbb5864130d8de15ae629223b073670f1745be8ed21d8a35a6a8c6663a4b
[03/23 21:55:10    272s] #       490d4a4422529c20a85a6b8ea6bf4a6a9900eb0f59d315a60ef7553b1dacb5f69a46a44b
[03/23 21:55:10    272s] #       77d3a6f1747b37e137a5273202a250fa8748b8baf7dd048a19909c61492a02b64e779b34
[03/23 21:55:10    272s] #       5defb6d3da516a04cf4d3a46cc9b0e54e81d6e54caa50d366f8bbc2f5c9e69c7e63f52fe
[03/23 21:55:10    272s] #       7e071394e6de9e5a281f431cd1cfa8c4cb2071672bff985645286288a7c513ca19ed9c4e
[03/23 21:55:10    272s] #       2fe314b113e4391391fba384b66adc5a5656b5c9dc56c163b75486c7af7f77df7d03c78f
[03/23 21:55:10    272s] #       b17b
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #Skip comparing routing design signature in db-snapshot flow
[03/23 21:55:10    272s] ### Time Record (Data Preparation) is installed.
[03/23 21:55:10    272s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac99a524fe3876d06b364ab76b481ba704f201
[03/23 21:55:10    272s] #       8903db7efddc32061d5d9cfa683d7e25bf92bd58be6fb6c008438c5703729d21a45b222e
[03/23 21:55:10    272s] #       48ad50907e22cc5ce8ed99dd2f962faf3b8c12c0909f170465dde5f611c6c1f430186bab
[03/23 21:55:10    272s] #       f6f8f0c3c508655e0f06827dd7d55719d2e292293edbbca90e5098321f6bfb07179104db
[03/23 21:55:10    272s] #       8f538a42c5c0daae350c82c1f62e7015931c819d337bb828f26594ae28d698a21a9b692d
[03/23 21:55:10    272s] #       2535281189487182a06aad399afe2aa96502ac3f644d57983adc57edb4b0d6daeb34225d
[03/23 21:55:10    272s] #       7a37ed349eba77137e937a2223200aa57f88848b7bef2650cc80e40c97a42260eb74b749
[03/23 21:55:10    272s] #       d3f56e3b6d3b4a8de0e9a463c4bce94085dee146a59cda60f3b6c8fbc2e999766cfe23e5
[03/23 21:55:10    272s] #       ef3b98a034f7e6d4a4663d15d442f9c48823fa1995781924ee6ccd3fa64b221431c4d31d
[03/23 21:55:10    272s] #       229433d239dfbd8cf3929d204f4d44eeeb096dd5b8bdacac6a93b9a382c76eab0c8f5fff
[03/23 21:55:10    272s] #       9ebefb063ae6be33
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:55:10    272s] ### Time Record (Global Routing) is installed.
[03/23 21:55:10    272s] ### Time Record (Global Routing) is uninstalled.
[03/23 21:55:10    272s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 21:55:10    272s] #Total number of routable nets = 2689.
[03/23 21:55:10    272s] #Total number of nets in the design = 2691.
[03/23 21:55:10    272s] #3 routable nets do not have any wires.
[03/23 21:55:10    272s] #2686 routable nets have routed wires.
[03/23 21:55:10    272s] #3 nets will be global routed.
[03/23 21:55:10    272s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:55:10    272s] #35 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:55:10    272s] #Using multithreading with 6 threads.
[03/23 21:55:10    272s] ### Time Record (Data Preparation) is installed.
[03/23 21:55:10    272s] #Start routing data preparation on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:55:10    272s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:55:10    272s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:55:10    272s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:55:10    272s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:55:10    272s] #Build and mark too close pins for the same net.
[03/23 21:55:10    272s] ### Time Record (Cell Pin Access) is installed.
[03/23 21:55:10    272s] #Initial pin access analysis.
[03/23 21:55:10    272s] #Detail pin access analysis.
[03/23 21:55:10    272s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 21:55:10    272s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:55:10    272s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:10    272s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:10    272s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:10    272s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:10    272s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:10    272s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:55:10    272s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:55:10    272s] #Processed 1/0 dirty instance, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 6 insts, 0 nets marked need extraction)
[03/23 21:55:10    272s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2738.40 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] #Regenerating Ggrids automatically.
[03/23 21:55:10    272s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:55:10    272s] #Using automatically generated G-grids.
[03/23 21:55:10    272s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:55:10    272s] #Done routing data preparation.
[03/23 21:55:10    272s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2740.20 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] #Found 0 nets for post-route si or timing fixing.
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #Finished routing data preparation on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #Cpu time = 00:00:00
[03/23 21:55:10    272s] #Elapsed time = 00:00:00
[03/23 21:55:10    272s] #Increased memory = 5.73 (MB)
[03/23 21:55:10    272s] #Total memory = 2740.20 (MB)
[03/23 21:55:10    272s] #Peak memory = 3108.80 (MB)
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:55:10    272s] ### Time Record (Global Routing) is installed.
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #Start global routing on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #Start global routing initialization on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #Number of eco nets is 3
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #Start global routing data preparation on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 21:55:10 2023 with memory = 2740.20 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.02 [6]--
[03/23 21:55:10    272s] #Start routing resource analysis on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] ### init_is_bin_blocked starts on Thu Mar 23 21:55:10 2023 with memory = 2740.20 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    272s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 21:55:10 2023 with memory = 2740.46 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --3.92 [6]--
[03/23 21:55:10    272s] ### adjust_flow_cap starts on Thu Mar 23 21:55:10 2023 with memory = 2739.87 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.16 [6]--
[03/23 21:55:10    272s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    272s] ### set_via_blocked starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.20 [6]--
[03/23 21:55:10    272s] ### copy_flow starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.32 [6]--
[03/23 21:55:10    272s] #Routing resource analysis is done on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] ### report_flow_cap starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] #  Resource Analysis:
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 21:55:10    272s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 21:55:10    272s] #  --------------------------------------------------------------
[03/23 21:55:10    272s] #  M2             V         299         450        1850     3.78%
[03/23 21:55:10    272s] #  M3             H         259         740        1850    57.08%
[03/23 21:55:10    272s] #  M4             V         236         513        1850    54.86%
[03/23 21:55:10    272s] #  --------------------------------------------------------------
[03/23 21:55:10    272s] #  Total                    795      67.51%        5550    38.58%
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #  34 nets (1.26%) with 1 preferred extra spacing.
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.07 [6]--
[03/23 21:55:10    272s] ### analyze_m2_tracks starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    272s] ### report_initial_resource starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    272s] ### mark_pg_pins_accessibility starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    272s] ### set_net_region starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #Global routing data preparation is done on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] ### prepare_level starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### init level 1 starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    272s] ### Level 1 hgrid = 37 X 50
[03/23 21:55:10    272s] ### prepare_level_flow starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    272s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.96 [6]--
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #Global routing initialization is done on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] #
[03/23 21:55:10    272s] #start global routing iteration 1...
[03/23 21:55:10    272s] ### init_flow_edge starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    272s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.95 [6]--
[03/23 21:55:10    273s] ### routing at level 1 (topmost level) iter 0
[03/23 21:55:10    273s] ### measure_qor starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### measure_congestion starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    273s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.82 [6]--
[03/23 21:55:10    273s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] ### route_end starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 21:55:10    273s] #Total number of routable nets = 2689.
[03/23 21:55:10    273s] #Total number of nets in the design = 2691.
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] #2689 routable nets have routed wires.
[03/23 21:55:10    273s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:55:10    273s] #35 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] #Routed net constraints summary:
[03/23 21:55:10    273s] #------------------------------------------------
[03/23 21:55:10    273s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 21:55:10    273s] #------------------------------------------------
[03/23 21:55:10    273s] #      Default                  2               1  
[03/23 21:55:10    273s] #------------------------------------------------
[03/23 21:55:10    273s] #        Total                  2               1  
[03/23 21:55:10    273s] #------------------------------------------------
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] #Routing constraints summary of the whole design:
[03/23 21:55:10    273s] #---------------------------------------------------------------
[03/23 21:55:10    273s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[03/23 21:55:10    273s] #---------------------------------------------------------------
[03/23 21:55:10    273s] #      Default                 34              3            2652  
[03/23 21:55:10    273s] #---------------------------------------------------------------
[03/23 21:55:10    273s] #        Total                 34              3            2652  
[03/23 21:55:10    273s] #---------------------------------------------------------------
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.02 [6]--
[03/23 21:55:10    273s] ### cal_base_flow starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### init_flow_edge starts on Thu Mar 23 21:55:10 2023 with memory = 2740.49 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.02 [6]--
[03/23 21:55:10    273s] ### cal_flow starts on Thu Mar 23 21:55:10 2023 with memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    273s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    273s] ### report_overcon starts on Thu Mar 23 21:55:10 2023 with memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] #                 OverCon          
[03/23 21:55:10    273s] #                  #Gcell    %Gcell
[03/23 21:55:10    273s] #     Layer           (1)   OverCon  Flow/Cap
[03/23 21:55:10    273s] #  ----------------------------------------------
[03/23 21:55:10    273s] #  M2            0(0.00%)   (0.00%)     0.58  
[03/23 21:55:10    273s] #  M3            0(0.00%)   (0.00%)     0.68  
[03/23 21:55:10    273s] #  M4            0(0.00%)   (0.00%)     0.60  
[03/23 21:55:10    273s] #  ----------------------------------------------
[03/23 21:55:10    273s] #     Total      0(0.00%)   (0.00%)
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/23 21:55:10    273s] #  Overflow after GR: 0.00% H + 0.00% V
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.97 [6]--
[03/23 21:55:10    273s] ### cal_base_flow starts on Thu Mar 23 21:55:10 2023 with memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### init_flow_edge starts on Thu Mar 23 21:55:10 2023 with memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.07 [6]--
[03/23 21:55:10    273s] ### cal_flow starts on Thu Mar 23 21:55:10 2023 with memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    273s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.03 [6]--
[03/23 21:55:10    273s] ### generate_cong_map_content starts on Thu Mar 23 21:55:10 2023 with memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.17 [6]--
[03/23 21:55:10    273s] ### update starts on Thu Mar 23 21:55:10 2023 with memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] #Complete Global Routing.
[03/23 21:55:10    273s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:55:10    273s] #Total wire length = 87080 um.
[03/23 21:55:10    273s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:55:10    273s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:55:10    273s] #Total wire length on LAYER M2 = 49544 um.
[03/23 21:55:10    273s] #Total wire length on LAYER M3 = 26876 um.
[03/23 21:55:10    273s] #Total wire length on LAYER M4 = 10660 um.
[03/23 21:55:10    273s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:55:10    273s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:55:10    273s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:55:10    273s] #Total wire length on LAYER LM = 0 um.
[03/23 21:55:10    273s] #Total number of vias = 22520
[03/23 21:55:10    273s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:55:10    273s] #Total number of single cut vias = 14455 ( 64.2%)
[03/23 21:55:10    273s] #Up-Via Summary (total 22520):
[03/23 21:55:10    273s] #                   single-cut          multi-cut      Total
[03/23 21:55:10    273s] #-----------------------------------------------------------
[03/23 21:55:10    273s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:55:10    273s] # M2              5096 ( 54.3%)      4287 ( 45.7%)       9383
[03/23 21:55:10    273s] # M3              1762 ( 48.1%)      1904 ( 51.9%)       3666
[03/23 21:55:10    273s] #-----------------------------------------------------------
[03/23 21:55:10    273s] #                14455 ( 64.2%)      8065 ( 35.8%)      22520 
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] ### update cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.35 [6]--
[03/23 21:55:10    273s] ### report_overcon starts on Thu Mar 23 21:55:10 2023 with memory = 2743.45 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [6]--
[03/23 21:55:10    273s] ### report_overcon starts on Thu Mar 23 21:55:10 2023 with memory = 2743.45 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] #Max overcon = 0 track.
[03/23 21:55:10    273s] #Total overcon = 0.00%.
[03/23 21:55:10    273s] #Worst layer Gcell overcon rate = 0.00%.
[03/23 21:55:10    273s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.99 [6]--
[03/23 21:55:10    273s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.07 [6]--
[03/23 21:55:10    273s] ### global_route design signature (106): route=1581448997 net_attr=1482740461
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] #Global routing statistics:
[03/23 21:55:10    273s] #Cpu time = 00:00:00
[03/23 21:55:10    273s] #Elapsed time = 00:00:00
[03/23 21:55:10    273s] #Increased memory = 0.42 (MB)
[03/23 21:55:10    273s] #Total memory = 2740.62 (MB)
[03/23 21:55:10    273s] #Peak memory = 3108.80 (MB)
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] #Finished global routing on Thu Mar 23 21:55:10 2023
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] #
[03/23 21:55:10    273s] ### Time Record (Global Routing) is uninstalled.
[03/23 21:55:10    273s] ### Time Record (Data Preparation) is installed.
[03/23 21:55:10    273s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:55:10    273s] ### track-assign external-init starts on Thu Mar 23 21:55:10 2023 with memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### Time Record (Track Assignment) is installed.
[03/23 21:55:10    273s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:55:10    273s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.74 [6]--
[03/23 21:55:10    273s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### track-assign engine-init starts on Thu Mar 23 21:55:10 2023 with memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] ### Time Record (Track Assignment) is installed.
[03/23 21:55:10    273s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.08 [6]--
[03/23 21:55:10    273s] ### track-assign core-engine starts on Thu Mar 23 21:55:10 2023 with memory = 2740.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:10    273s] #Start Track Assignment.
[03/23 21:55:10    273s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/23 21:55:10    273s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/23 21:55:10    273s] #Complete Track Assignment.
[03/23 21:55:11    273s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:55:11    273s] #Total wire length = 87080 um.
[03/23 21:55:11    273s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M2 = 49544 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M3 = 26876 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M4 = 10660 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER LM = 0 um.
[03/23 21:55:11    273s] #Total number of vias = 22520
[03/23 21:55:11    273s] #Total number of multi-cut vias = 8065 ( 35.8%)
[03/23 21:55:11    273s] #Total number of single cut vias = 14455 ( 64.2%)
[03/23 21:55:11    273s] #Up-Via Summary (total 22520):
[03/23 21:55:11    273s] #                   single-cut          multi-cut      Total
[03/23 21:55:11    273s] #-----------------------------------------------------------
[03/23 21:55:11    273s] # M1              7597 ( 80.2%)      1874 ( 19.8%)       9471
[03/23 21:55:11    273s] # M2              5096 ( 54.3%)      4287 ( 45.7%)       9383
[03/23 21:55:11    273s] # M3              1762 ( 48.1%)      1904 ( 51.9%)       3666
[03/23 21:55:11    273s] #-----------------------------------------------------------
[03/23 21:55:11    273s] #                14455 ( 64.2%)      8065 ( 35.8%)      22520 
[03/23 21:55:11    273s] #
[03/23 21:55:11    273s] ### track_assign design signature (109): route=1581448997
[03/23 21:55:11    273s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.47 [6]--
[03/23 21:55:11    273s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:55:11    273s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2740.01 (MB), peak = 3108.80 (MB)
[03/23 21:55:11    273s] #
[03/23 21:55:11    273s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 21:55:11    273s] #Cpu time = 00:00:00
[03/23 21:55:11    273s] #Elapsed time = 00:00:00
[03/23 21:55:11    273s] #Increased memory = 5.54 (MB)
[03/23 21:55:11    273s] #Total memory = 2740.01 (MB)
[03/23 21:55:11    273s] #Peak memory = 3108.80 (MB)
[03/23 21:55:11    273s] #Using multithreading with 6 threads.
[03/23 21:55:11    273s] ### Time Record (Detail Routing) is installed.
[03/23 21:55:11    273s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:55:11    273s] #
[03/23 21:55:11    273s] #Start Detail Routing..
[03/23 21:55:11    273s] #start initial detail routing ...
[03/23 21:55:11    273s] ### Design has 0 dirty nets, 1 dirty-area)
[03/23 21:55:11    273s] # ECO: 0.0% of the total area was rechecked for DRC, and 2.1% required routing.
[03/23 21:55:11    273s] #   number of violations = 0
[03/23 21:55:11    273s] #1 out of 2622 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[03/23 21:55:11    273s] #0.0% of the total area is being checked for drcs
[03/23 21:55:11    273s] #0.0% of the total area was checked
[03/23 21:55:11    273s] ### Routing stats: routing = 3.03% dirty-area = 0.11%
[03/23 21:55:11    273s] #   number of violations = 0
[03/23 21:55:11    273s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2739.77 (MB), peak = 3108.80 (MB)
[03/23 21:55:11    273s] #Complete Detail Routing.
[03/23 21:55:11    273s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:55:11    273s] #Total wire length = 87080 um.
[03/23 21:55:11    273s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M3 = 26879 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M4 = 10658 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER LM = 0 um.
[03/23 21:55:11    273s] #Total number of vias = 22522
[03/23 21:55:11    273s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 21:55:11    273s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 21:55:11    273s] #Up-Via Summary (total 22522):
[03/23 21:55:11    273s] #                   single-cut          multi-cut      Total
[03/23 21:55:11    273s] #-----------------------------------------------------------
[03/23 21:55:11    273s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 21:55:11    273s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 21:55:11    273s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 21:55:11    273s] #-----------------------------------------------------------
[03/23 21:55:11    273s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 21:55:11    273s] #
[03/23 21:55:11    273s] #Total number of DRC violations = 0
[03/23 21:55:11    273s] ### Time Record (Detail Routing) is uninstalled.
[03/23 21:55:11    273s] #Cpu time = 00:00:00
[03/23 21:55:11    273s] #Elapsed time = 00:00:00
[03/23 21:55:11    273s] #Increased memory = -0.24 (MB)
[03/23 21:55:11    273s] #Total memory = 2739.77 (MB)
[03/23 21:55:11    273s] #Peak memory = 3108.80 (MB)
[03/23 21:55:11    273s] ### Time Record (Antenna Fixing) is installed.
[03/23 21:55:11    273s] #
[03/23 21:55:11    273s] #start routing for process antenna violation fix ...
[03/23 21:55:11    273s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:55:11    273s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:55:11    273s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2738.72 (MB), peak = 3108.80 (MB)
[03/23 21:55:11    273s] #
[03/23 21:55:11    273s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:55:11    273s] #Total wire length = 87080 um.
[03/23 21:55:11    273s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M3 = 26879 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M4 = 10658 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:55:11    273s] #Total wire length on LAYER LM = 0 um.
[03/23 21:55:11    273s] #Total number of vias = 22522
[03/23 21:55:11    273s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 21:55:11    273s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 21:55:11    273s] #Up-Via Summary (total 22522):
[03/23 21:55:11    273s] #                   single-cut          multi-cut      Total
[03/23 21:55:11    273s] #-----------------------------------------------------------
[03/23 21:55:11    273s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 21:55:11    273s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 21:55:11    273s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 21:55:11    273s] #-----------------------------------------------------------
[03/23 21:55:11    273s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 21:55:11    273s] #
[03/23 21:55:11    273s] #Total number of DRC violations = 0
[03/23 21:55:11    273s] #Total number of process antenna violations = 0
[03/23 21:55:11    273s] #Total number of net violated process antenna rule = 0
[03/23 21:55:11    273s] #
[03/23 21:55:11    273s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:55:11    274s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:55:11    274s] #
[03/23 21:55:11    274s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:55:11    274s] #Total wire length = 87080 um.
[03/23 21:55:11    274s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M3 = 26879 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M4 = 10658 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:55:11    274s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:55:11    274s] #Total wire length on LAYER LM = 0 um.
[03/23 21:55:11    274s] #Total number of vias = 22522
[03/23 21:55:11    274s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 21:55:11    274s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 21:55:11    274s] #Up-Via Summary (total 22522):
[03/23 21:55:11    274s] #                   single-cut          multi-cut      Total
[03/23 21:55:11    274s] #-----------------------------------------------------------
[03/23 21:55:11    274s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 21:55:11    274s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 21:55:11    274s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 21:55:11    274s] #-----------------------------------------------------------
[03/23 21:55:11    274s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 21:55:11    274s] #
[03/23 21:55:11    274s] #Total number of DRC violations = 0
[03/23 21:55:11    274s] #Total number of process antenna violations = 0
[03/23 21:55:11    274s] #Total number of net violated process antenna rule = 0
[03/23 21:55:11    274s] #
[03/23 21:55:11    274s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 21:55:11    274s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 21:55:11    274s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:55:11    274s] #
[03/23 21:55:11    274s] #Start Post Route via swapping..
[03/23 21:55:11    274s] #3.03% of area are rerouted by ECO routing.
[03/23 21:55:11    274s] #   number of violations = 0
[03/23 21:55:11    274s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2739.80 (MB), peak = 3108.80 (MB)
[03/23 21:55:11    274s] #CELL_VIEW PE_top,init has no DRC violation.
[03/23 21:55:11    274s] #Total number of DRC violations = 0
[03/23 21:55:11    274s] #Total number of process antenna violations = 0
[03/23 21:55:11    274s] #Total number of net violated process antenna rule = 0
[03/23 21:55:11    274s] #No via is swapped.
[03/23 21:55:11    274s] #Post Route via swapping is done.
[03/23 21:55:11    274s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 21:55:11    274s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:55:11    274s] #Total wire length = 87080 um.
[03/23 21:55:11    274s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M3 = 26879 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M4 = 10658 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:55:11    274s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:55:11    274s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:55:11    274s] #Total wire length on LAYER LM = 0 um.
[03/23 21:55:11    274s] #Total number of vias = 22522
[03/23 21:55:11    274s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 21:55:11    274s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 21:55:11    274s] #Up-Via Summary (total 22522):
[03/23 21:55:11    274s] #                   single-cut          multi-cut      Total
[03/23 21:55:11    274s] #-----------------------------------------------------------
[03/23 21:55:11    274s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 21:55:11    274s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 21:55:11    274s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 21:55:11    274s] #-----------------------------------------------------------
[03/23 21:55:11    274s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 21:55:11    274s] #
[03/23 21:55:11    274s] #detailRoute Statistics:
[03/23 21:55:11    274s] #Cpu time = 00:00:01
[03/23 21:55:11    274s] #Elapsed time = 00:00:00
[03/23 21:55:11    274s] #Increased memory = -0.21 (MB)
[03/23 21:55:11    274s] #Total memory = 2739.80 (MB)
[03/23 21:55:11    274s] #Peak memory = 3108.80 (MB)
[03/23 21:55:11    274s] #Skip updating routing design signature in db-snapshot flow
[03/23 21:55:11    274s] ### global_detail_route design signature (122): route=959780068 flt_obj=0 vio=1905142130 shield_wire=1
[03/23 21:55:11    274s] ### Time Record (DB Export) is installed.
[03/23 21:55:11    274s] ### export design design signature (123): route=959780068 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2111601011 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:55:11    274s] #	no debugging net set
[03/23 21:55:11    274s] ### Time Record (DB Export) is uninstalled.
[03/23 21:55:11    274s] ### Time Record (Post Callback) is installed.
[03/23 21:55:11    274s] ### Time Record (Post Callback) is uninstalled.
[03/23 21:55:11    274s] #
[03/23 21:55:11    274s] #globalDetailRoute statistics:
[03/23 21:55:11    274s] #Cpu time = 00:00:02
[03/23 21:55:11    274s] #Elapsed time = 00:00:01
[03/23 21:55:11    274s] #Increased memory = -192.96 (MB)
[03/23 21:55:11    274s] #Total memory = 2535.30 (MB)
[03/23 21:55:11    274s] #Peak memory = 3108.80 (MB)
[03/23 21:55:11    274s] #Number of warnings = 3
[03/23 21:55:11    274s] #Total number of warnings = 33
[03/23 21:55:11    274s] #Number of fails = 0
[03/23 21:55:11    274s] #Total number of fails = 0
[03/23 21:55:11    274s] #Complete globalDetailRoute on Thu Mar 23 21:55:11 2023
[03/23 21:55:11    274s] #
[03/23 21:55:11    274s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 21:55:11    274s] ### 
[03/23 21:55:11    274s] ###   Scalability Statistics
[03/23 21:55:11    274s] ### 
[03/23 21:55:11    274s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:55:11    274s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 21:55:11    274s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:55:11    274s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:11    274s] ###   Entire Command                |        00:00:02|        00:00:01|             2.2|
[03/23 21:55:11    274s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:55:11    274s] ### 
[03/23 21:55:11    274s] *** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:02.2/0:00:01.1 (2.1), totSession cpu/real = 0:04:34.8/0:05:35.2 (0.8), mem = 3662.4M
[03/23 21:55:11    274s] 
[03/23 21:55:11    274s] =============================================================================================
[03/23 21:55:11    274s]  Step TAT Report : EcoRoute #1 / optDesign #6                                   21.14-s109_1
[03/23 21:55:11    274s] =============================================================================================
[03/23 21:55:11    274s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:11    274s] ---------------------------------------------------------------------------------------------
[03/23 21:55:11    274s] [ GlobalRoute            ]      1   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 21:55:11    274s] [ DetailRoute            ]      1   0:00:00.2  (  14.8 % )     0:00:00.2 /  0:00:00.2    1.3
[03/23 21:55:11    274s] [ MISC                   ]          0:00:00.8  (  74.1 % )     0:00:00.8 /  0:00:01.8    2.3
[03/23 21:55:11    274s] ---------------------------------------------------------------------------------------------
[03/23 21:55:11    274s]  EcoRoute #1 TOTAL                  0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:02.2    2.1
[03/23 21:55:11    274s] ---------------------------------------------------------------------------------------------
[03/23 21:55:11    274s] 
[03/23 21:55:11    274s] **optDesign ... cpu = 0:00:16, real = 0:00:13, mem = 2529.8M, totSessionCpu=0:04:35 **
[03/23 21:55:11    274s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 21:55:11    274s] **INFO: flowCheckPoint #23 PostEcoSummary
[03/23 21:55:11    274s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 21:55:11    274s] 
[03/23 21:55:11    274s] Trim Metal Layers:
[03/23 21:55:11    274s] LayerId::1 widthSet size::1
[03/23 21:55:11    274s] LayerId::2 widthSet size::1
[03/23 21:55:11    274s] LayerId::3 widthSet size::1
[03/23 21:55:11    274s] LayerId::4 widthSet size::1
[03/23 21:55:11    274s] LayerId::5 widthSet size::1
[03/23 21:55:11    274s] LayerId::6 widthSet size::1
[03/23 21:55:11    274s] LayerId::7 widthSet size::1
[03/23 21:55:11    274s] LayerId::8 widthSet size::1
[03/23 21:55:11    274s] eee: pegSigSF::1.070000
[03/23 21:55:11    274s] Initializing multi-corner resistance tables ...
[03/23 21:55:11    274s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:55:11    274s] eee: l::2 avDens::0.159757 usedTrk::1394.681389 availTrk::8730.000000 sigTrk::1394.681389
[03/23 21:55:11    274s] eee: l::3 avDens::0.090546 usedTrk::880.108328 availTrk::9720.000000 sigTrk::880.108328
[03/23 21:55:11    274s] eee: l::4 avDens::0.033676 usedTrk::327.333332 availTrk::9720.000000 sigTrk::327.333332
[03/23 21:55:11    274s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:55:11    274s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:55:11    274s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:55:11    274s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:55:11    274s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.094449 aWlH=0.000000 lMod=0 pMax=0.832600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 21:55:11    274s] ### Net info: total nets: 2691
[03/23 21:55:11    274s] ### Net info: dirty nets: 0
[03/23 21:55:11    274s] ### Net info: marked as disconnected nets: 0
[03/23 21:55:11    274s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:55:11    274s] #num needed restored net=0
[03/23 21:55:11    274s] #need_extraction net=0 (total=2691)
[03/23 21:55:11    274s] ### Net info: fully routed nets: 2689
[03/23 21:55:11    274s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:55:11    274s] ### Net info: unrouted nets: 0
[03/23 21:55:11    274s] ### Net info: re-extraction nets: 0
[03/23 21:55:11    274s] ### Net info: ignored nets: 0
[03/23 21:55:11    274s] ### Net info: skip routing nets: 0
[03/23 21:55:11    275s] ### import design signature (124): route=2810193 fixed_route=2810193 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1554033719 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:55:11    275s] #Extract in post route mode
[03/23 21:55:11    275s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 21:55:11    275s] #Fast data preparation for tQuantus.
[03/23 21:55:11    275s] #Start routing data preparation on Thu Mar 23 21:55:11 2023
[03/23 21:55:11    275s] #
[03/23 21:55:11    275s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:55:11    275s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:11    275s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:11    275s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:11    275s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:11    275s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:11    275s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:55:11    275s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:55:11    275s] #Regenerating Ggrids automatically.
[03/23 21:55:11    275s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:55:11    275s] #Using automatically generated G-grids.
[03/23 21:55:11    275s] #Done routing data preparation.
[03/23 21:55:11    275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2535.77 (MB), peak = 3108.80 (MB)
[03/23 21:55:11    275s] #Start routing data preparation on Thu Mar 23 21:55:11 2023
[03/23 21:55:11    275s] #
[03/23 21:55:11    275s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:55:11    275s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:55:11    275s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:55:11    275s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:55:11    275s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:55:11    275s] #Build and mark too close pins for the same net.
[03/23 21:55:11    275s] #Regenerating Ggrids automatically.
[03/23 21:55:11    275s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:55:11    275s] #Using automatically generated G-grids.
[03/23 21:55:11    275s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:55:11    275s] #Done routing data preparation.
[03/23 21:55:11    275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2541.34 (MB), peak = 3108.80 (MB)
[03/23 21:55:11    275s] #
[03/23 21:55:11    275s] #Start tQuantus RC extraction...
[03/23 21:55:11    275s] #Start building rc corner(s)...
[03/23 21:55:11    275s] #Number of RC Corner = 1
[03/23 21:55:11    275s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:55:11    275s] #M1 -> M1 (1)
[03/23 21:55:11    275s] #M2 -> M2 (2)
[03/23 21:55:11    275s] #M3 -> M3 (3)
[03/23 21:55:11    275s] #M4 -> M4 (4)
[03/23 21:55:11    275s] #M5 -> M5 (5)
[03/23 21:55:11    275s] #M6 -> M6 (6)
[03/23 21:55:11    275s] #MQ -> MQ (7)
[03/23 21:55:11    275s] #LM -> LM (8)
[03/23 21:55:11    275s] #SADV-On
[03/23 21:55:11    275s] # Corner(s) : 
[03/23 21:55:11    275s] #rc-typ [25.00]
[03/23 21:55:12    275s] # Corner id: 0
[03/23 21:55:12    275s] # Layout Scale: 1.000000
[03/23 21:55:12    275s] # Has Metal Fill model: yes
[03/23 21:55:12    275s] # Temperature was set
[03/23 21:55:12    275s] # Temperature : 25.000000
[03/23 21:55:12    275s] # Ref. Temp   : 25.000000
[03/23 21:55:12    275s] #SADV-Off
[03/23 21:55:12    275s] #total pattern=120 [8, 324]
[03/23 21:55:12    275s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:55:12    275s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:55:12    275s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:55:12    275s] #number model r/c [1,1] [8,324] read
[03/23 21:55:12    275s] #0 rcmodel(s) requires rebuild
[03/23 21:55:12    275s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2543.75 (MB), peak = 3108.80 (MB)
[03/23 21:55:12    275s] #Start building rc corner(s)...
[03/23 21:55:12    275s] #Number of RC Corner = 1
[03/23 21:55:12    275s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:55:12    275s] #M1 -> M1 (1)
[03/23 21:55:12    275s] #M2 -> M2 (2)
[03/23 21:55:12    275s] #M3 -> M3 (3)
[03/23 21:55:12    275s] #M4 -> M4 (4)
[03/23 21:55:12    275s] #M5 -> M5 (5)
[03/23 21:55:12    275s] #M6 -> M6 (6)
[03/23 21:55:12    275s] #MQ -> MQ (7)
[03/23 21:55:12    275s] #LM -> LM (8)
[03/23 21:55:12    275s] #SADV-On
[03/23 21:55:12    275s] # Corner(s) : 
[03/23 21:55:12    275s] #rc-typ [25.00]
[03/23 21:55:13    275s] # Corner id: 0
[03/23 21:55:13    275s] # Layout Scale: 1.000000
[03/23 21:55:13    275s] # Has Metal Fill model: yes
[03/23 21:55:13    275s] # Temperature was set
[03/23 21:55:13    275s] # Temperature : 25.000000
[03/23 21:55:13    275s] # Ref. Temp   : 25.000000
[03/23 21:55:13    275s] #SADV-Off
[03/23 21:55:13    275s] #total pattern=120 [8, 324]
[03/23 21:55:13    275s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:55:13    275s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:55:13    275s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:55:13    275s] #number model r/c [1,1] [8,324] read
[03/23 21:55:13    275s] #0 rcmodel(s) requires rebuild
[03/23 21:55:13    275s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2543.32 (MB), peak = 3108.80 (MB)
[03/23 21:55:13    275s] #Finish check_net_pin_list step Enter extract
[03/23 21:55:13    275s] #Start init net ripin tree building
[03/23 21:55:13    275s] #Finish init net ripin tree building
[03/23 21:55:13    275s] #Cpu time = 00:00:00
[03/23 21:55:13    275s] #Elapsed time = 00:00:00
[03/23 21:55:13    275s] #Increased memory = 0.00 (MB)
[03/23 21:55:13    275s] #Total memory = 2543.32 (MB)
[03/23 21:55:13    275s] #Peak memory = 3108.80 (MB)
[03/23 21:55:13    275s] #Using multithreading with 6 threads.
[03/23 21:55:13    275s] #begin processing metal fill model file
[03/23 21:55:13    275s] #end processing metal fill model file
[03/23 21:55:13    275s] #Length limit = 200 pitches
[03/23 21:55:13    275s] #opt mode = 2
[03/23 21:55:13    275s] #Finish check_net_pin_list step Fix net pin list
[03/23 21:55:13    275s] #Start generate extraction boxes.
[03/23 21:55:13    275s] #
[03/23 21:55:13    275s] #Extract using 30 x 30 Hboxes
[03/23 21:55:13    275s] #3x4 initial hboxes
[03/23 21:55:13    275s] #Use area based hbox pruning.
[03/23 21:55:13    275s] #0/0 hboxes pruned.
[03/23 21:55:13    275s] #Complete generating extraction boxes.
[03/23 21:55:13    275s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.00GHz 12288KB Cache 12CPU...
[03/23 21:55:13    275s] #Process 0 special clock nets for rc extraction
[03/23 21:55:13    276s] #Total 2689 nets were built. 73 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 21:55:13    277s] #Run Statistics for Extraction:
[03/23 21:55:13    277s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/23 21:55:13    277s] #   Increased memory =    88.82 (MB), total memory =  2632.77 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:13    277s] #Register nets and terms for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d
[03/23 21:55:14    277s] #Finish registering nets and terms for rcdb.
[03/23 21:55:14    277s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2578.99 (MB), peak = 3108.80 (MB)
[03/23 21:55:14    277s] #RC Statistics: 14264 Res, 7436 Ground Cap, 3119 XCap (Edge to Edge)
[03/23 21:55:14    277s] #RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1833.92 (6342), Avg L-Edge Length: 10546.44 (4541)
[03/23 21:55:14    277s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d.
[03/23 21:55:14    277s] #Start writing RC data.
[03/23 21:55:14    277s] #Finish writing RC data
[03/23 21:55:14    277s] #Finish writing rcdb with 16954 nodes, 14265 edges, and 6694 xcaps
[03/23 21:55:14    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2573.48 (MB), peak = 3108.80 (MB)
[03/23 21:55:14    277s] Restoring parasitic data from file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d' ...
[03/23 21:55:14    277s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d' for reading (mem: 3715.137M)
[03/23 21:55:14    277s] Reading RCDB with compressed RC data.
[03/23 21:55:14    277s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d' for content verification (mem: 3715.137M)
[03/23 21:55:14    277s] Reading RCDB with compressed RC data.
[03/23 21:55:14    277s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d': 0 access done (mem: 3715.137M)
[03/23 21:55:14    277s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d': 0 access done (mem: 3715.137M)
[03/23 21:55:14    277s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3715.137M)
[03/23 21:55:14    277s] Following multi-corner parasitics specified:
[03/23 21:55:14    277s] 	/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d (rcdb)
[03/23 21:55:14    277s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d' for reading (mem: 3715.137M)
[03/23 21:55:14    277s] Reading RCDB with compressed RC data.
[03/23 21:55:14    277s] 		Cell PE_top has rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d specified
[03/23 21:55:14    277s] Cell PE_top, hinst 
[03/23 21:55:14    277s] processing rcdb (/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 21:55:14    277s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_8ARCcc.rcdb.d': 0 access done (mem: 3731.137M)
[03/23 21:55:14    277s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3715.137M)
[03/23 21:55:14    277s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_u7o6wj.rcdb.d/PE_top.rcdb.d' for reading (mem: 3715.137M)
[03/23 21:55:14    277s] Reading RCDB with compressed RC data.
[03/23 21:55:14    278s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_u7o6wj.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3715.137M)
[03/23 21:55:14    278s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=3715.137M)
[03/23 21:55:14    278s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 3715.137M)
[03/23 21:55:14    278s] #
[03/23 21:55:14    278s] #Restore RCDB.
[03/23 21:55:14    278s] #
[03/23 21:55:14    278s] #Complete tQuantus RC extraction.
[03/23 21:55:14    278s] #Cpu time = 00:00:03
[03/23 21:55:14    278s] #Elapsed time = 00:00:03
[03/23 21:55:14    278s] #Increased memory = 32.17 (MB)
[03/23 21:55:14    278s] #Total memory = 2573.51 (MB)
[03/23 21:55:14    278s] #Peak memory = 3108.80 (MB)
[03/23 21:55:14    278s] #
[03/23 21:55:14    278s] #73 inserted nodes are removed
[03/23 21:55:14    278s] ### export design design signature (126): route=1877295363 fixed_route=1877295363 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2092680623 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:55:14    278s] #	no debugging net set
[03/23 21:55:14    278s] #Start Inst Signature in MT(0)
[03/23 21:55:14    278s] #Start Net Signature in MT(9219577)
[03/23 21:55:14    278s] #Calculate SNet Signature in MT (52295703)
[03/23 21:55:14    278s] #Run time and memory report for RC extraction:
[03/23 21:55:14    278s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 21:55:14    278s] #Run Statistics for snet signature:
[03/23 21:55:14    278s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.98/6, scale score = 0.16.
[03/23 21:55:14    278s] #    Increased memory =    -0.02 (MB), total memory =  2552.93 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:14    278s] #Run Statistics for Net Final Signature:
[03/23 21:55:14    278s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:55:14    278s] #   Increased memory =     0.00 (MB), total memory =  2552.95 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:14    278s] #Run Statistics for Net launch:
[03/23 21:55:14    278s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.67/6, scale score = 0.78.
[03/23 21:55:14    278s] #    Increased memory =     0.02 (MB), total memory =  2552.95 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:14    278s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:55:14    278s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:55:14    278s] #   Increased memory =     0.00 (MB), total memory =  2552.93 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:14    278s] #Run Statistics for net signature:
[03/23 21:55:14    278s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.03/6, scale score = 0.51.
[03/23 21:55:14    278s] #    Increased memory =     0.02 (MB), total memory =  2552.95 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:14    278s] #Run Statistics for inst signature:
[03/23 21:55:14    278s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.80/6, scale score = 0.30.
[03/23 21:55:14    278s] #    Increased memory =    -0.35 (MB), total memory =  2552.93 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:14    278s] **optDesign ... cpu = 0:00:20, real = 0:00:16, mem = 2552.9M, totSessionCpu=0:04:38 **
[03/23 21:55:14    278s] Starting delay calculation for Setup views
[03/23 21:55:14    278s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:55:14    278s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 21:55:14    278s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:55:15    278s] #################################################################################
[03/23 21:55:15    278s] # Design Stage: PostRoute
[03/23 21:55:15    278s] # Design Name: PE_top
[03/23 21:55:15    278s] # Design Mode: 130nm
[03/23 21:55:15    278s] # Analysis Mode: MMMC OCV 
[03/23 21:55:15    278s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:55:15    278s] # Signoff Settings: SI On 
[03/23 21:55:15    278s] #################################################################################
[03/23 21:55:15    278s] Topological Sorting (REAL = 0:00:00.0, MEM = 3701.5M, InitMEM = 3701.5M)
[03/23 21:55:15    278s] Setting infinite Tws ...
[03/23 21:55:15    278s] First Iteration Infinite Tw... 
[03/23 21:55:15    278s] Calculate early delays in OCV mode...
[03/23 21:55:15    278s] Calculate late delays in OCV mode...
[03/23 21:55:15    278s] Start delay calculation (fullDC) (6 T). (MEM=3701.54)
[03/23 21:55:15    278s] End AAE Lib Interpolated Model. (MEM=3713.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:15    278s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_u7o6wj.rcdb.d/PE_top.rcdb.d' for reading (mem: 3713.145M)
[03/23 21:55:15    278s] Reading RCDB with compressed RC data.
[03/23 21:55:15    278s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3713.1M)
[03/23 21:55:15    278s] AAE_INFO: 6 threads acquired from CTE.
[03/23 21:55:15    279s] Total number of fetched objects 2689
[03/23 21:55:15    279s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:55:15    279s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:15    279s] End delay calculation. (MEM=3954.7 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 21:55:15    279s] End delay calculation (fullDC). (MEM=3954.7 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 21:55:15    279s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 3954.7M) ***
[03/23 21:55:15    279s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3946.7M)
[03/23 21:55:15    279s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:55:15    279s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3946.7M)
[03/23 21:55:15    279s] Starting SI iteration 2
[03/23 21:55:15    279s] Calculate early delays in OCV mode...
[03/23 21:55:15    279s] Calculate late delays in OCV mode...
[03/23 21:55:15    279s] Start delay calculation (fullDC) (6 T). (MEM=3827.86)
[03/23 21:55:15    279s] End AAE Lib Interpolated Model. (MEM=3827.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:15    280s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:55:15    280s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:55:15    280s] Total number of fetched objects 2689
[03/23 21:55:15    280s] AAE_INFO-618: Total number of nets in the design is 2691,  4.6 percent of the nets selected for SI analysis
[03/23 21:55:15    280s] End delay calculation. (MEM=4094.97 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:55:15    280s] End delay calculation (fullDC). (MEM=4094.97 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:55:15    280s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4095.0M) ***
[03/23 21:55:15    280s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:04:41 mem=4101.0M)
[03/23 21:55:15    280s] End AAE Lib Interpolated Model. (MEM=4100.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:15    280s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4101.0M, EPOCH TIME: 1679622915.920725
[03/23 21:55:15    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:15    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:15    280s] 
[03/23 21:55:15    280s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:15    280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.016, MEM:4133.0M, EPOCH TIME: 1679622915.936246
[03/23 21:55:15    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:15    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:16    280s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4131.5M, EPOCH TIME: 1679622916.019481
[03/23 21:55:16    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:16    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:16    280s] 
[03/23 21:55:16    280s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:16    280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:4133.0M, EPOCH TIME: 1679622916.036988
[03/23 21:55:16    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:16    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:16    280s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:18, mem = 2792.7M, totSessionCpu=0:04:41 **
[03/23 21:55:16    280s] Executing marking Critical Nets1
[03/23 21:55:16    280s] **INFO: flowCheckPoint #24 OptimizationRecovery
[03/23 21:55:16    280s] *** Timing Is met
[03/23 21:55:16    280s] *** Check timing (0:00:00.0)
[03/23 21:55:16    280s] Running postRoute recovery in postEcoRoute mode
[03/23 21:55:16    280s] **optDesign ... cpu = 0:00:22, real = 0:00:18, mem = 2792.7M, totSessionCpu=0:04:41 **
[03/23 21:55:16    280s]   Timing/DRV Snapshot: (TGT)
[03/23 21:55:16    280s]      Weighted WNS: 0.000
[03/23 21:55:16    280s]       All  PG WNS: 0.000
[03/23 21:55:16    280s]       High PG WNS: 0.000
[03/23 21:55:16    280s]       All  PG TNS: 0.000
[03/23 21:55:16    280s]       High PG TNS: 0.000
[03/23 21:55:16    280s]       Low  PG TNS: 0.000
[03/23 21:55:16    280s]          Tran DRV: 0 (0)
[03/23 21:55:16    280s]           Cap DRV: 0 (0)
[03/23 21:55:16    280s]        Fanout DRV: 0 (17)
[03/23 21:55:16    280s]            Glitch: 0 (0)
[03/23 21:55:16    280s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/23 21:55:16    280s] 
[03/23 21:55:16    280s] Checking setup slack degradation ...
[03/23 21:55:16    280s] 
[03/23 21:55:16    280s] Recovery Manager:
[03/23 21:55:16    280s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/23 21:55:16    280s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/23 21:55:16    280s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/23 21:55:16    280s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/23 21:55:16    280s] 
[03/23 21:55:16    280s] Checking DRV degradation...
[03/23 21:55:16    280s] 
[03/23 21:55:16    280s] Recovery Manager:
[03/23 21:55:16    280s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:55:16    280s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:55:16    280s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:55:16    280s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:55:16    280s] 
[03/23 21:55:16    280s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 21:55:16    280s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3878.04M, totSessionCpu=0:04:41).
[03/23 21:55:16    280s] **optDesign ... cpu = 0:00:22, real = 0:00:18, mem = 2792.7M, totSessionCpu=0:04:41 **
[03/23 21:55:16    280s] 
[03/23 21:55:16    280s] Latch borrow mode reset to max_borrow
[03/23 21:55:16    281s] **INFO: flowCheckPoint #25 FinalSummary
[03/23 21:55:16    281s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/23 21:55:16    281s] **optDesign ... cpu = 0:00:23, real = 0:00:18, mem = 2788.1M, totSessionCpu=0:04:41 **
[03/23 21:55:16    281s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3840.5M, EPOCH TIME: 1679622916.249686
[03/23 21:55:16    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:16    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:16    281s] 
[03/23 21:55:16    281s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:16    281s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:3872.5M, EPOCH TIME: 1679622916.272498
[03/23 21:55:16    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:16    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:16    281s] Saving timing graph ...
[03/23 21:55:16    281s] Done save timing graph
[03/23 21:55:16    281s] 
[03/23 21:55:16    281s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:16    281s] 
[03/23 21:55:16    281s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:16    281s] Starting delay calculation for Hold views
[03/23 21:55:16    282s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:55:16    282s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 21:55:16    282s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:55:17    282s] #################################################################################
[03/23 21:55:17    282s] # Design Stage: PostRoute
[03/23 21:55:17    282s] # Design Name: PE_top
[03/23 21:55:17    282s] # Design Mode: 130nm
[03/23 21:55:17    282s] # Analysis Mode: MMMC OCV 
[03/23 21:55:17    282s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:55:17    282s] # Signoff Settings: SI On 
[03/23 21:55:17    282s] #################################################################################
[03/23 21:55:17    282s] Topological Sorting (REAL = 0:00:00.0, MEM = 3956.4M, InitMEM = 3956.4M)
[03/23 21:55:17    282s] Setting infinite Tws ...
[03/23 21:55:17    282s] First Iteration Infinite Tw... 
[03/23 21:55:17    282s] Calculate late delays in OCV mode...
[03/23 21:55:17    282s] Calculate early delays in OCV mode...
[03/23 21:55:17    282s] Start delay calculation (fullDC) (6 T). (MEM=3956.43)
[03/23 21:55:17    282s] End AAE Lib Interpolated Model. (MEM=3968.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:17    282s] Total number of fetched objects 2689
[03/23 21:55:17    282s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:55:17    283s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:17    283s] End delay calculation. (MEM=4033.28 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 21:55:17    283s] End delay calculation (fullDC). (MEM=4033.28 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 21:55:17    283s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4033.3M) ***
[03/23 21:55:17    283s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4025.3M)
[03/23 21:55:17    283s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:55:17    283s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4025.3M)
[03/23 21:55:17    283s] Starting SI iteration 2
[03/23 21:55:17    283s] Calculate late delays in OCV mode...
[03/23 21:55:17    283s] Calculate early delays in OCV mode...
[03/23 21:55:17    283s] Start delay calculation (fullDC) (6 T). (MEM=3852.43)
[03/23 21:55:17    283s] End AAE Lib Interpolated Model. (MEM=3852.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:17    283s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:55:17    283s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:55:17    283s] Total number of fetched objects 2689
[03/23 21:55:17    283s] AAE_INFO-618: Total number of nets in the design is 2691,  0.0 percent of the nets selected for SI analysis
[03/23 21:55:17    283s] End delay calculation. (MEM=4088.43 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:55:17    283s] End delay calculation (fullDC). (MEM=4088.43 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:55:17    283s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4088.4M) ***
[03/23 21:55:17    283s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:04:44 mem=4094.4M)
[03/23 21:55:17    284s] Restoring timing graph ...
[03/23 21:55:18    284s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 21:55:18    284s] Done restore timing graph
[03/23 21:55:20    284s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.175  |  0.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:55:20    284s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3873.7M, EPOCH TIME: 1679622920.860700
[03/23 21:55:20    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:20    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:20    284s] 
[03/23 21:55:20    284s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:20    284s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:3875.2M, EPOCH TIME: 1679622920.880839
[03/23 21:55:20    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:20    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:20    284s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3875.2M, EPOCH TIME: 1679622920.889416
[03/23 21:55:20    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:20    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:20    284s] 
[03/23 21:55:20    284s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:20    284s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:3875.2M, EPOCH TIME: 1679622920.910066
[03/23 21:55:20    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:20    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:20    284s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3875.2M, EPOCH TIME: 1679622920.915481
[03/23 21:55:20    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:20    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:20    284s] 
[03/23 21:55:20    284s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:20    284s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:3875.2M, EPOCH TIME: 1679622920.930042
[03/23 21:55:20    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:20    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:20    284s] *** Final Summary (holdfix) CPU=0:00:03.9, REAL=0:00:04.0, MEM=3875.2M
[03/23 21:55:20    284s] **optDesign ... cpu = 0:00:27, real = 0:00:22, mem = 2763.9M, totSessionCpu=0:04:45 **
[03/23 21:55:20    284s]  ReSet Options after AAE Based Opt flow 
[03/23 21:55:20    284s] *** Finished optDesign ***
[03/23 21:55:20    284s] 
[03/23 21:55:20    284s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:26.9 real=0:00:22.2)
[03/23 21:55:20    284s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:20    284s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.5 real=0:00:03.2)
[03/23 21:55:20    284s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.3)
[03/23 21:55:20    284s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:20    284s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.7 real=0:00:01.4)
[03/23 21:55:20    284s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.7 real=0:00:01.5)
[03/23 21:55:20    284s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:02.5 real=0:00:02.3)
[03/23 21:55:20    284s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:06.1 real=0:00:04.7)
[03/23 21:55:20    284s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[03/23 21:55:20    284s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.2 real=0:00:01.1)
[03/23 21:55:20    284s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.5 real=0:00:01.2)
[03/23 21:55:20    284s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:20    284s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[03/23 21:55:20    284s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:20    284s] Info: Destroy the CCOpt slew target map.
[03/23 21:55:20    284s] clean pInstBBox. size 0
[03/23 21:55:21    285s] All LLGs are deleted
[03/23 21:55:21    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:21    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:21    285s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3867.2M, EPOCH TIME: 1679622921.022270
[03/23 21:55:21    285s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3867.2M, EPOCH TIME: 1679622921.022407
[03/23 21:55:21    285s] Info: pop threads available for lower-level modules during optimization.
[03/23 21:55:21    285s] *** optDesign #6 [finish] : cpu/real = 0:00:26.7/0:00:22.1 (1.2), totSession cpu/real = 0:04:45.1/0:05:44.6 (0.8), mem = 3867.2M
[03/23 21:55:21    285s] 
[03/23 21:55:21    285s] =============================================================================================
[03/23 21:55:21    285s]  Final TAT Report : optDesign #6                                                21.14-s109_1
[03/23 21:55:21    285s] =============================================================================================
[03/23 21:55:21    285s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:21    285s] ---------------------------------------------------------------------------------------------
[03/23 21:55:21    285s] [ InitOpt                ]      1   0:00:01.0  (   4.7 % )     0:00:01.1 /  0:00:01.4    1.2
[03/23 21:55:21    285s] [ WnsOpt                 ]      1   0:00:01.5  (   6.7 % )     0:00:01.5 /  0:00:01.7    1.1
[03/23 21:55:21    285s] [ DrvOpt                 ]      1   0:00:01.3  (   5.8 % )     0:00:01.3 /  0:00:01.4    1.1
[03/23 21:55:21    285s] [ HoldOpt                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 21:55:21    285s] [ ViewPruning            ]     19   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:55:21    285s] [ LayerAssignment        ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 21:55:21    285s] [ BuildHoldData          ]      1   0:00:01.8  (   8.2 % )     0:00:03.0 /  0:00:04.2    1.4
[03/23 21:55:21    285s] [ OptSummaryReport       ]      6   0:00:01.4  (   6.2 % )     0:00:05.4 /  0:00:04.8    0.9
[03/23 21:55:21    285s] [ DrvReport              ]     10   0:00:02.6  (  11.6 % )     0:00:02.6 /  0:00:00.6    0.2
[03/23 21:55:21    285s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:55:21    285s] [ CellServerInit         ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    1.0
[03/23 21:55:21    285s] [ LibAnalyzerInit        ]      3   0:00:02.1  (   9.6 % )     0:00:02.1 /  0:00:02.2    1.0
[03/23 21:55:21    285s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:55:21    285s] [ RefinePlace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 21:55:21    285s] [ ClockDrv               ]      1   0:00:01.4  (   6.2 % )     0:00:01.4 /  0:00:01.6    1.2
[03/23 21:55:21    285s] [ EcoRoute               ]      1   0:00:01.1  (   4.8 % )     0:00:01.1 /  0:00:02.2    2.1
[03/23 21:55:21    285s] [ ExtractRC              ]      2   0:00:03.2  (  14.6 % )     0:00:03.2 /  0:00:03.5    1.1
[03/23 21:55:21    285s] [ TimingUpdate           ]     28   0:00:02.3  (  10.5 % )     0:00:03.2 /  0:00:06.9    2.2
[03/23 21:55:21    285s] [ FullDelayCalc          ]      8   0:00:00.9  (   4.0 % )     0:00:00.9 /  0:00:03.0    3.4
[03/23 21:55:21    285s] [ TimingReport           ]      8   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.5    2.1
[03/23 21:55:21    285s] [ GenerateReports        ]      2   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 21:55:21    285s] [ MISC                   ]          0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.4    0.9
[03/23 21:55:21    285s] ---------------------------------------------------------------------------------------------
[03/23 21:55:21    285s]  optDesign #6 TOTAL                 0:00:22.1  ( 100.0 % )     0:00:22.1 /  0:00:26.7    1.2
[03/23 21:55:21    285s] ---------------------------------------------------------------------------------------------
[03/23 21:55:21    285s] 
[03/23 21:55:21    285s] <CMD> saveDesign db/PE_top_postroute_1.enc
[03/23 21:55:21    285s] The in-memory database contained RC information but was not saved. To save 
[03/23 21:55:21    285s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 21:55:21    285s] so it should only be saved when it is really desired.
[03/23 21:55:21    285s] #% Begin save design ... (date=03/23 21:55:21, mem=2762.9M)
[03/23 21:55:21    285s] % Begin Save ccopt configuration ... (date=03/23 21:55:21, mem=2762.9M)
[03/23 21:55:21    285s] % End Save ccopt configuration ... (date=03/23 21:55:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2762.9M, current mem=2762.9M)
[03/23 21:55:21    285s] % Begin Save netlist data ... (date=03/23 21:55:21, mem=2762.9M)
[03/23 21:55:21    285s] Writing Binary DB to db/PE_top_postroute_1.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:55:21    285s] % End Save netlist data ... (date=03/23 21:55:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2764.3M, current mem=2764.3M)
[03/23 21:55:21    285s] Saving symbol-table file in separate thread ...
[03/23 21:55:21    285s] Saving congestion map file in separate thread ...
[03/23 21:55:21    285s] Saving congestion map file db/PE_top_postroute_1.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:55:21    285s] % Begin Save AAE data ... (date=03/23 21:55:21, mem=2764.3M)
[03/23 21:55:21    285s] Saving AAE Data ...
[03/23 21:55:21    285s] % End Save AAE data ... (date=03/23 21:55:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2764.3M, current mem=2764.3M)
[03/23 21:55:21    285s] Saving preference file db/PE_top_postroute_1.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:55:21    285s] Saving mode setting ...
[03/23 21:55:21    285s] Saving global file ...
[03/23 21:55:22    285s] Saving Drc markers ...
[03/23 21:55:22    285s] ... No Drc file written since there is no markers found.
[03/23 21:55:22    285s] % Begin Save routing data ... (date=03/23 21:55:22, mem=2764.5M)
[03/23 21:55:22    285s] Saving route file ...
[03/23 21:55:22    285s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3870.7M) ***
[03/23 21:55:22    285s] % End Save routing data ... (date=03/23 21:55:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=2764.6M, current mem=2764.6M)
[03/23 21:55:22    285s] Saving special route data file in separate thread ...
[03/23 21:55:22    285s] Saving PG file in separate thread ...
[03/23 21:55:22    285s] Saving placement file in separate thread ...
[03/23 21:55:22    285s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:55:22    285s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:55:22    285s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3884.7M) ***
[03/23 21:55:22    285s] Saving PG file db/PE_top_postroute_1.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:55:22 2023)
[03/23 21:55:22    285s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:22    285s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3900.7M) ***
[03/23 21:55:22    285s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:22    285s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:22    285s] Saving property file db/PE_top_postroute_1.enc.dat.tmp/PE_top.prop
[03/23 21:55:22    285s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3892.7M) ***
[03/23 21:55:23    285s] #Saving pin access data to file db/PE_top_postroute_1.enc.dat.tmp/PE_top.apa ...
[03/23 21:55:23    285s] #
[03/23 21:55:23    285s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_1.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:55:23    285s] Saving preRoute extraction data in directory 'db/PE_top_postroute_1.enc.dat.tmp/extraction/' ...
[03/23 21:55:23    285s] Checksum of RCGrid density data::96
[03/23 21:55:23    285s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:23    285s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:23    285s] % Begin Save power constraints data ... (date=03/23 21:55:23, mem=2764.6M)
[03/23 21:55:23    285s] % End Save power constraints data ... (date=03/23 21:55:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=2764.6M, current mem=2764.6M)
[03/23 21:55:23    285s] Generated self-contained design PE_top_postroute_1.enc.dat.tmp
[03/23 21:55:23    285s] #% End save design ... (date=03/23 21:55:23, total cpu=0:00:00.8, real=0:00:02.0, peak res=2764.9M, current mem=2764.9M)
[03/23 21:55:23    285s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:55:23    285s] 
[03/23 21:55:23    285s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2
[03/23 21:55:23    285s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2764.9M, totSessionCpu=0:04:46 **
[03/23 21:55:23    285s] *** optDesign #7 [begin] : totSession cpu/real = 0:04:45.9/0:05:47.5 (0.8), mem = 3864.7M
[03/23 21:55:23    285s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:55:23    285s] GigaOpt running with 6 threads.
[03/23 21:55:23    285s] *** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:04:45.9/0:05:47.5 (0.8), mem = 3864.7M
[03/23 21:55:23    285s] **INFO: User settings:
[03/23 21:55:23    285s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 21:55:23    285s] setNanoRouteMode -drouteAutoStop                                false
[03/23 21:55:23    285s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 21:55:23    285s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 21:55:23    285s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 21:55:23    285s] setNanoRouteMode -drouteStartIteration                          0
[03/23 21:55:23    285s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 21:55:23    285s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 21:55:23    285s] setNanoRouteMode -extractDesignSignature                        62653703
[03/23 21:55:23    285s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 21:55:23    285s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 21:55:23    285s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 21:55:23    285s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 21:55:23    285s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 21:55:23    285s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 21:55:23    285s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 21:55:23    285s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 21:55:23    285s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 21:55:23    285s] setNanoRouteMode -routeSiEffort                                 max
[03/23 21:55:23    285s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 21:55:23    285s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 21:55:23    285s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 21:55:23    285s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 21:55:23    285s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 21:55:23    285s] setNanoRouteMode -timingEngine                                  .timing_file_219604.tif.gz
[03/23 21:55:23    285s] setDesignMode -process                                          130
[03/23 21:55:23    285s] setExtractRCMode -coupled                                       true
[03/23 21:55:23    285s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 21:55:23    285s] setExtractRCMode -effortLevel                                   medium
[03/23 21:55:23    285s] setExtractRCMode -engine                                        postRoute
[03/23 21:55:23    285s] setExtractRCMode -noCleanRCDB                                   true
[03/23 21:55:23    285s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 21:55:23    285s] setExtractRCMode -relative_c_th                                 1
[03/23 21:55:23    285s] setExtractRCMode -total_c_th                                    0
[03/23 21:55:23    285s] setDelayCalMode -enable_high_fanout                             true
[03/23 21:55:23    285s] setDelayCalMode -engine                                         aae
[03/23 21:55:23    285s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 21:55:23    285s] setDelayCalMode -reportOutBound                                 true
[03/23 21:55:23    285s] setDelayCalMode -SIAware                                        true
[03/23 21:55:23    285s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 21:55:23    285s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/23 21:55:23    285s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 21:55:23    285s] setOptMode -addInst                                             true
[03/23 21:55:23    285s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 21:55:23    285s] setOptMode -allEndPoints                                        true
[03/23 21:55:23    285s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/23 21:55:23    285s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 21:55:23    285s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 21:55:23    285s] setOptMode -autoViewHoldTargetSlack                             500
[03/23 21:55:23    285s] setOptMode -deleteInst                                          true
[03/23 21:55:23    285s] setOptMode -drcMargin                                           0.1
[03/23 21:55:23    285s] setOptMode -effort                                              high
[03/23 21:55:23    285s] setOptMode -fixDrc                                              true
[03/23 21:55:23    285s] setOptMode -fixFanoutLoad                                       true
[03/23 21:55:23    285s] setOptMode -holdTargetSlack                                     0.05
[03/23 21:55:23    285s] setOptMode -maxLength                                           1000
[03/23 21:55:23    285s] setOptMode -optimizeFF                                          true
[03/23 21:55:23    285s] setOptMode -preserveAllSequential                               false
[03/23 21:55:23    285s] setOptMode -restruct                                            false
[03/23 21:55:23    285s] setOptMode -setupTargetSlack                                    0.05
[03/23 21:55:23    285s] setOptMode -usefulSkew                                          false
[03/23 21:55:23    285s] setOptMode -usefulSkewCTS                                       true
[03/23 21:55:23    285s] setSIMode -separate_delta_delay_on_data                         true
[03/23 21:55:23    285s] setPlaceMode -place_global_max_density                          0.8
[03/23 21:55:23    285s] setPlaceMode -place_global_uniform_density                      true
[03/23 21:55:23    285s] setPlaceMode -timingDriven                                      true
[03/23 21:55:23    285s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 21:55:23    285s] setAnalysisMode -checkType                                      setup
[03/23 21:55:23    285s] setAnalysisMode -clkSrcPath                                     true
[03/23 21:55:23    285s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 21:55:23    285s] setAnalysisMode -cppr                                           both
[03/23 21:55:23    285s] 
[03/23 21:55:23    285s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 21:55:24    286s] 
[03/23 21:55:24    286s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:24    286s] Summary for sequential cells identification: 
[03/23 21:55:24    286s]   Identified SBFF number: 112
[03/23 21:55:24    286s]   Identified MBFF number: 0
[03/23 21:55:24    286s]   Identified SB Latch number: 0
[03/23 21:55:24    286s]   Identified MB Latch number: 0
[03/23 21:55:24    286s]   Not identified SBFF number: 8
[03/23 21:55:24    286s]   Not identified MBFF number: 0
[03/23 21:55:24    286s]   Not identified SB Latch number: 0
[03/23 21:55:24    286s]   Not identified MB Latch number: 0
[03/23 21:55:24    286s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:24    286s]  Visiting view : setupAnalysis
[03/23 21:55:24    286s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:24    286s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:24    286s]  Visiting view : holdAnalysis
[03/23 21:55:24    286s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:24    286s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:24    286s] TLC MultiMap info (StdDelay):
[03/23 21:55:24    286s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:24    286s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:24    286s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:24    286s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:24    286s]  Setting StdDelay to: 22.7ps
[03/23 21:55:24    286s] 
[03/23 21:55:24    286s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:24    286s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 21:55:24    286s] OPERPROF: Starting DPlace-Init at level 1, MEM:3864.7M, EPOCH TIME: 1679622924.061196
[03/23 21:55:24    286s] Processing tracks to init pin-track alignment.
[03/23 21:55:24    286s] z: 2, totalTracks: 1
[03/23 21:55:24    286s] z: 4, totalTracks: 1
[03/23 21:55:24    286s] z: 6, totalTracks: 1
[03/23 21:55:24    286s] z: 8, totalTracks: 1
[03/23 21:55:24    286s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:55:24    286s] All LLGs are deleted
[03/23 21:55:24    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    286s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3864.7M, EPOCH TIME: 1679622924.064256
[03/23 21:55:24    286s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3864.7M, EPOCH TIME: 1679622924.064498
[03/23 21:55:24    286s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3864.7M, EPOCH TIME: 1679622924.065012
[03/23 21:55:24    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    286s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3960.7M, EPOCH TIME: 1679622924.067712
[03/23 21:55:24    286s] Max number of tech site patterns supported in site array is 256.
[03/23 21:55:24    286s] Core basic site is IBM13SITE
[03/23 21:55:24    286s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3960.7M, EPOCH TIME: 1679622924.078357
[03/23 21:55:24    286s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:55:24    286s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:55:24    286s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:3960.7M, EPOCH TIME: 1679622924.082026
[03/23 21:55:24    286s] Fast DP-INIT is on for default
[03/23 21:55:24    286s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:55:24    286s] Atter site array init, number of instance map data is 0.
[03/23 21:55:24    286s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.017, MEM:3960.7M, EPOCH TIME: 1679622924.084315
[03/23 21:55:24    286s] 
[03/23 21:55:24    286s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:24    286s] OPERPROF:     Starting CMU at level 3, MEM:3960.7M, EPOCH TIME: 1679622924.085117
[03/23 21:55:24    286s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:3960.7M, EPOCH TIME: 1679622924.089881
[03/23 21:55:24    286s] 
[03/23 21:55:24    286s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:55:24    286s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:3864.7M, EPOCH TIME: 1679622924.091313
[03/23 21:55:24    286s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3864.7M, EPOCH TIME: 1679622924.091436
[03/23 21:55:24    286s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3864.7M, EPOCH TIME: 1679622924.095397
[03/23 21:55:24    286s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3864.7MB).
[03/23 21:55:24    286s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.036, MEM:3864.7M, EPOCH TIME: 1679622924.097379
[03/23 21:55:24    286s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3864.7M, EPOCH TIME: 1679622924.097538
[03/23 21:55:24    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:24    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    286s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.016, REAL:0.012, MEM:3819.7M, EPOCH TIME: 1679622924.109297
[03/23 21:55:24    286s] 
[03/23 21:55:24    286s] Creating Lib Analyzer ...
[03/23 21:55:24    286s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:24    286s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:24    286s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:24    286s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:55:24    286s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:24    286s] 
[03/23 21:55:24    286s] {RT rc-typ 0 4 4 0}
[03/23 21:55:24    286s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:47 mem=3825.7M
[03/23 21:55:24    286s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:47 mem=3825.7M
[03/23 21:55:24    286s] Creating Lib Analyzer, finished. 
[03/23 21:55:24    286s] Effort level <high> specified for reg2reg path_group
[03/23 21:55:24    287s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2786.7M, totSessionCpu=0:04:47 **
[03/23 21:55:24    287s] Existing Dirty Nets : 0
[03/23 21:55:24    287s] New Signature Flow (optDesignCheckOptions) ....
[03/23 21:55:24    287s] #Taking db snapshot
[03/23 21:55:24    287s] #Taking db snapshot ... done
[03/23 21:55:24    287s] OPERPROF: Starting checkPlace at level 1, MEM:3853.8M, EPOCH TIME: 1679622924.932685
[03/23 21:55:24    287s] Processing tracks to init pin-track alignment.
[03/23 21:55:24    287s] z: 2, totalTracks: 1
[03/23 21:55:24    287s] z: 4, totalTracks: 1
[03/23 21:55:24    287s] z: 6, totalTracks: 1
[03/23 21:55:24    287s] z: 8, totalTracks: 1
[03/23 21:55:24    287s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:55:24    287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3853.8M, EPOCH TIME: 1679622924.935178
[03/23 21:55:24    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    287s] 
[03/23 21:55:24    287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:24    287s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3885.8M, EPOCH TIME: 1679622924.955863
[03/23 21:55:24    287s] Begin checking placement ... (start mem=3853.8M, init mem=3885.8M)
[03/23 21:55:24    287s] Begin checking exclusive groups violation ...
[03/23 21:55:24    287s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 21:55:24    287s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 21:55:24    287s] 
[03/23 21:55:24    287s] Running CheckPlace using 6 threads!...
[03/23 21:55:24    287s] 
[03/23 21:55:24    287s] ...checkPlace MT is done!
[03/23 21:55:24    287s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3885.8M, EPOCH TIME: 1679622924.972461
[03/23 21:55:24    287s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3885.8M, EPOCH TIME: 1679622924.974571
[03/23 21:55:24    287s] *info: Placed = 2622           (Fixed = 24)
[03/23 21:55:24    287s] *info: Unplaced = 0           
[03/23 21:55:24    287s] Placement Density:31.57%(34782/110167)
[03/23 21:55:24    287s] Placement Density (including fixed std cells):31.57%(34782/110167)
[03/23 21:55:24    287s] All LLGs are deleted
[03/23 21:55:24    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:55:24    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    287s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3885.8M, EPOCH TIME: 1679622924.976388
[03/23 21:55:24    287s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3885.8M, EPOCH TIME: 1679622924.976638
[03/23 21:55:24    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    287s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3885.8M)
[03/23 21:55:24    287s] OPERPROF: Finished checkPlace at level 1, CPU:0.074, REAL:0.045, MEM:3885.8M, EPOCH TIME: 1679622924.977655
[03/23 21:55:24    287s]  Initial DC engine is -> aae
[03/23 21:55:24    287s]  
[03/23 21:55:24    287s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 21:55:24    287s]  
[03/23 21:55:24    287s]  
[03/23 21:55:24    287s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 21:55:24    287s]  
[03/23 21:55:24    287s] Reset EOS DB
[03/23 21:55:24    287s] Ignoring AAE DB Resetting ...
[03/23 21:55:24    287s]  Set Options for AAE Based Opt flow 
[03/23 21:55:24    287s] *** optDesign -postRoute ***
[03/23 21:55:24    287s] DRC Margin: user margin 0.1; extra margin 0
[03/23 21:55:24    287s] Setup Target Slack: user slack 0.05
[03/23 21:55:24    287s] Hold Target Slack: user slack 0.05
[03/23 21:55:24    287s] All LLGs are deleted
[03/23 21:55:24    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    287s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3885.8M, EPOCH TIME: 1679622924.988788
[03/23 21:55:24    287s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3885.8M, EPOCH TIME: 1679622924.989080
[03/23 21:55:24    287s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3885.8M, EPOCH TIME: 1679622924.989825
[03/23 21:55:24    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:24    287s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3949.8M, EPOCH TIME: 1679622924.992611
[03/23 21:55:24    287s] Max number of tech site patterns supported in site array is 256.
[03/23 21:55:24    287s] Core basic site is IBM13SITE
[03/23 21:55:25    287s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3949.8M, EPOCH TIME: 1679622925.002278
[03/23 21:55:25    287s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:55:25    287s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:55:25    287s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.006, MEM:3981.8M, EPOCH TIME: 1679622925.008417
[03/23 21:55:25    287s] Fast DP-INIT is on for default
[03/23 21:55:25    287s] Atter site array init, number of instance map data is 0.
[03/23 21:55:25    287s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:3981.8M, EPOCH TIME: 1679622925.010752
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:25    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:3885.8M, EPOCH TIME: 1679622925.013790
[03/23 21:55:25    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:25    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:25    287s] Multi-VT timing optimization disabled based on library information.
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:25    287s] Deleting Lib Analyzer.
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:25    287s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:25    287s] Summary for sequential cells identification: 
[03/23 21:55:25    287s]   Identified SBFF number: 112
[03/23 21:55:25    287s]   Identified MBFF number: 0
[03/23 21:55:25    287s]   Identified SB Latch number: 0
[03/23 21:55:25    287s]   Identified MB Latch number: 0
[03/23 21:55:25    287s]   Not identified SBFF number: 8
[03/23 21:55:25    287s]   Not identified MBFF number: 0
[03/23 21:55:25    287s]   Not identified SB Latch number: 0
[03/23 21:55:25    287s]   Not identified MB Latch number: 0
[03/23 21:55:25    287s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:25    287s]  Visiting view : setupAnalysis
[03/23 21:55:25    287s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:25    287s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:25    287s]  Visiting view : holdAnalysis
[03/23 21:55:25    287s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:25    287s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:25    287s] TLC MultiMap info (StdDelay):
[03/23 21:55:25    287s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:25    287s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:25    287s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:25    287s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:25    287s]  Setting StdDelay to: 22.7ps
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:25    287s] *** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.4/0:00:01.1 (1.2), totSession cpu/real = 0:04:47.3/0:05:48.6 (0.8), mem = 3885.8M
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s] =============================================================================================
[03/23 21:55:25    287s]  Step TAT Report : InitOpt #1 / optDesign #7                                    21.14-s109_1
[03/23 21:55:25    287s] =============================================================================================
[03/23 21:55:25    287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:25    287s] ---------------------------------------------------------------------------------------------
[03/23 21:55:25    287s] [ CellServerInit         ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 21:55:25    287s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  62.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:55:25    287s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:25    287s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:25    287s] [ CheckPlace             ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 21:55:25    287s] [ TimingUpdate           ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.2    4.4
[03/23 21:55:25    287s] [ MISC                   ]          0:00:00.3  (  27.4 % )     0:00:00.3 /  0:00:00.4    1.2
[03/23 21:55:25    287s] ---------------------------------------------------------------------------------------------
[03/23 21:55:25    287s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.4    1.2
[03/23 21:55:25    287s] ---------------------------------------------------------------------------------------------
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s] ** INFO : this run is activating 'postRoute' automaton
[03/23 21:55:25    287s] **INFO: flowCheckPoint #26 InitialSummary
[03/23 21:55:25    287s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_u7o6wj.rcdb.d/PE_top.rcdb.d': 2689 access done (mem: 3885.785M)
[03/23 21:55:25    287s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 21:55:25    287s] #Start Inst Signature in MT(0)
[03/23 21:55:25    287s] #Start Net Signature in MT(9219577)
[03/23 21:55:25    287s] #Calculate SNet Signature in MT (52295703)
[03/23 21:55:25    287s] #Run time and memory report for RC extraction:
[03/23 21:55:25    287s] #RC extraction running on  Xeon 4.02GHz 12288KB Cache 12CPU.
[03/23 21:55:25    287s] #Run Statistics for snet signature:
[03/23 21:55:25    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.43/6, scale score = 0.24.
[03/23 21:55:25    287s] #    Increased memory =     0.00 (MB), total memory =  2779.05 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:25    287s] #Run Statistics for Net Final Signature:
[03/23 21:55:25    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:55:25    287s] #   Increased memory =     0.00 (MB), total memory =  2779.05 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:25    287s] #Run Statistics for Net launch:
[03/23 21:55:25    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.43/6, scale score = 0.74.
[03/23 21:55:25    287s] #    Increased memory =     0.00 (MB), total memory =  2779.05 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:25    287s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:55:25    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:55:25    287s] #   Increased memory =     0.00 (MB), total memory =  2779.05 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:25    287s] #Run Statistics for net signature:
[03/23 21:55:25    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.01/6, scale score = 0.50.
[03/23 21:55:25    287s] #    Increased memory =     0.00 (MB), total memory =  2779.05 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:25    287s] #Run Statistics for inst signature:
[03/23 21:55:25    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.65/6, scale score = 0.11.
[03/23 21:55:25    287s] #    Increased memory =    -8.52 (MB), total memory =  2779.05 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:25    287s] tQuantus: Original signature = 62653703, new signature = 62653703
[03/23 21:55:25    287s] tQuantus: Design is clean by design signature
[03/23 21:55:25    287s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_u7o6wj.rcdb.d/PE_top.rcdb.d' for reading (mem: 3876.785M)
[03/23 21:55:25    287s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_u7o6wj.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3876.785M)
[03/23 21:55:25    287s] The design is extracted. Skipping TQuantus.
[03/23 21:55:25    287s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_u7o6wj.rcdb.d/PE_top.rcdb.d' for reading (mem: 3876.785M)
[03/23 21:55:25    287s] Reading RCDB with compressed RC data.
[03/23 21:55:25    287s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3878.8M)
[03/23 21:55:25    287s] End AAE Lib Interpolated Model. (MEM=3878.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:25    287s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3878.8M, EPOCH TIME: 1679622925.158843
[03/23 21:55:25    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:25    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:25    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.018, MEM:3878.8M, EPOCH TIME: 1679622925.177117
[03/23 21:55:25    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:25    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:25    287s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4065.2M, EPOCH TIME: 1679622925.274315
[03/23 21:55:25    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:25    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:25    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.017, MEM:4066.7M, EPOCH TIME: 1679622925.291316
[03/23 21:55:25    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:25    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:25    287s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2778.1M, totSessionCpu=0:04:48 **
[03/23 21:55:25    287s] OPTC: m1 20.0 20.0
[03/23 21:55:25    287s] Setting latch borrow mode to budget during optimization.
[03/23 21:55:25    287s] Info: Done creating the CCOpt slew target map.
[03/23 21:55:25    287s] **INFO: flowCheckPoint #27 OptimizationPass1
[03/23 21:55:25    287s] Glitch fixing enabled
[03/23 21:55:25    287s] *** ClockDrv #1 [begin] (optDesign #7) : totSession cpu/real = 0:04:47.9/0:05:49.0 (0.8), mem = 3842.7M
[03/23 21:55:25    287s] Running CCOpt-PRO on entire clock network
[03/23 21:55:25    287s] Net route status summary:
[03/23 21:55:25    287s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:55:25    287s]   Non-clock:  2666 (unrouted=2, trialRouted=0, noStatus=0, routed=2664, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:55:25    287s] Clock tree cells fixed by user: 0 out of 24 (0%)
[03/23 21:55:25    287s] PRO...
[03/23 21:55:25    287s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 21:55:25    287s] Initializing clock structures...
[03/23 21:55:25    287s]   Creating own balancer
[03/23 21:55:25    287s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 21:55:25    287s]   Removing CTS place status from clock tree and sinks.
[03/23 21:55:25    287s]   Removed CTS place status from 24 clock cells (out of 26 ) and 0 clock sinks (out of 0 ).
[03/23 21:55:25    287s]   Initializing legalizer
[03/23 21:55:25    287s]   Using cell based legalization.
[03/23 21:55:25    287s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 21:55:25    287s] OPERPROF: Starting DPlace-Init at level 1, MEM:3842.7M, EPOCH TIME: 1679622925.450523
[03/23 21:55:25    287s] Processing tracks to init pin-track alignment.
[03/23 21:55:25    287s] z: 2, totalTracks: 1
[03/23 21:55:25    287s] z: 4, totalTracks: 1
[03/23 21:55:25    287s] z: 6, totalTracks: 1
[03/23 21:55:25    287s] z: 8, totalTracks: 1
[03/23 21:55:25    287s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:55:25    287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3842.7M, EPOCH TIME: 1679622925.453772
[03/23 21:55:25    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:25    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:25    287s] 
[03/23 21:55:25    287s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:55:25    287s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.016, MEM:3874.7M, EPOCH TIME: 1679622925.469939
[03/23 21:55:25    287s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3874.7M, EPOCH TIME: 1679622925.470051
[03/23 21:55:25    287s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3874.7M, EPOCH TIME: 1679622925.472240
[03/23 21:55:25    287s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3874.7MB).
[03/23 21:55:25    287s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.022, MEM:3874.7M, EPOCH TIME: 1679622925.472822
[03/23 21:55:25    287s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:25    287s] (I)      Default pattern map key = PE_top_default.
[03/23 21:55:25    287s] (I)      Load db... (mem=3874.7M)
[03/23 21:55:25    287s] (I)      Read data from FE... (mem=3874.7M)
[03/23 21:55:25    287s] (I)      Number of ignored instance 0
[03/23 21:55:25    287s] (I)      Number of inbound cells 0
[03/23 21:55:25    287s] (I)      Number of opened ILM blockages 0
[03/23 21:55:25    287s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 21:55:25    287s] (I)      numMoveCells=1906, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 21:55:25    287s] (I)      cell height: 3600, count: 2622
[03/23 21:55:25    287s] (I)      Read rows... (mem=3874.7M)
[03/23 21:55:25    287s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 21:55:25    287s] (I)      rowRegion : (7000, 7000) - (293000, 392200)
[03/23 21:55:25    287s] (I)      coreBox   : (7000, 7000) - (293000, 393000)
[03/23 21:55:25    287s] (I)      Done Read rows (cpu=0.000s, mem=3874.7M)
[03/23 21:55:25    287s] (I)      Done Read data from FE (cpu=0.003s, mem=3874.7M)
[03/23 21:55:25    287s] (I)      Done Load db (cpu=0.003s, mem=3874.7M)
[03/23 21:55:25    287s] (I)      Constructing placeable region... (mem=3874.7M)
[03/23 21:55:25    287s] (I)      Constructing bin map
[03/23 21:55:25    287s] (I)      Initialize bin information with width=36000 height=36000
[03/23 21:55:25    287s] (I)      Done constructing bin map
[03/23 21:55:25    287s] (I)      Compute region effective width... (mem=3874.7M)
[03/23 21:55:25    287s] (I)      Done Compute region effective width (cpu=0.000s, mem=3874.7M)
[03/23 21:55:25    287s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3874.7M)
[03/23 21:55:25    287s]   Legalizer reserving space for clock trees
[03/23 21:55:25    287s]   Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s]   Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s]   Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s]   Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s]   Reconstructing clock tree datastructures, skew aware...
[03/23 21:55:25    287s]     Validating CTS configuration...
[03/23 21:55:25    287s]     Checking module port directions...
[03/23 21:55:25    287s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:25    287s]     Non-default CCOpt properties:
[03/23 21:55:25    287s]       Public non-default CCOpt properties:
[03/23 21:55:25    287s]         adjacent_rows_legal: true (default: false)
[03/23 21:55:25    287s]         cell_density is set for at least one object
[03/23 21:55:25    287s]         cell_halo_rows: 0 (default: 1)
[03/23 21:55:25    287s]         cell_halo_sites: 0 (default: 4)
[03/23 21:55:25    287s]         original_names is set for at least one object
[03/23 21:55:25    287s]         primary_delay_corner: worstDelay (default: )
[03/23 21:55:25    287s]         route_type is set for at least one object
[03/23 21:55:25    287s]         source_driver is set for at least one object
[03/23 21:55:25    287s]         target_insertion_delay is set for at least one object
[03/23 21:55:25    287s]         target_max_trans is set for at least one object
[03/23 21:55:25    287s]         target_max_trans_sdc is set for at least one object
[03/23 21:55:25    287s]         target_skew is set for at least one object
[03/23 21:55:25    287s]         target_skew_wire is set for at least one object
[03/23 21:55:25    287s]         use_inverters is set for at least one object
[03/23 21:55:25    287s]       Private non-default CCOpt properties:
[03/23 21:55:25    287s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 21:55:25    287s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 21:55:25    287s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 21:55:25    287s]         force_design_routing_status: 1 (default: auto)
[03/23 21:55:25    287s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 21:55:25    287s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 21:55:25    287s]         r2r_iterations: 5 (default: 1)
[03/23 21:55:25    287s]     Route type trimming info:
[03/23 21:55:25    287s]       No route type modifications were made.
[03/23 21:55:25    287s] End AAE Lib Interpolated Model. (MEM=3877.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:25    287s]     Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s]     Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s]     Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s]     Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s]     Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s]     Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s]     Accumulated time to calculate placeable region: 0.136
[03/23 21:55:25    287s] Accumulated time to calculate placeable region: 0.142
[03/23 21:55:25    287s] (I)      Initializing Steiner engine. 
[03/23 21:55:25    287s] (I)      ================== Layers ==================
[03/23 21:55:25    287s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:55:25    287s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:55:25    287s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:55:25    287s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:55:25    287s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:55:25    287s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:55:25    287s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:55:25    287s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:55:25    287s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:55:25    287s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:55:25    287s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:55:25    287s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:55:25    287s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:55:25    287s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:55:25    287s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:55:25    287s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:55:25    287s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:55:25    287s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:55:25    287s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:55:25    287s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:55:25    287s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:55:25    287s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.142
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.15
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.164
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.176
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.192
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.192
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.192
[03/23 21:55:25    288s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 21:55:25    288s]     Original list had 8 cells:
[03/23 21:55:25    288s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:55:25    288s]     Library trimming was not able to trim any cells:
[03/23 21:55:25    288s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:55:25    288s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 21:55:25    288s]     Original list had 9 cells:
[03/23 21:55:25    288s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 21:55:25    288s]     New trimmed list has 8 cells:
[03/23 21:55:25    288s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 21:55:25    288s]     Accumulated time to calculate placeable region: 0.193
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.192
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.193
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.193
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.193
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.193
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.193
[03/23 21:55:25    288s]     Accumulated time to calculate placeable region: 0.194
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.194
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.194
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.194
[03/23 21:55:25    288s]     Accumulated time to calculate placeable region: 0.194
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.194
[03/23 21:55:25    288s] Accumulated time to calculate placeable region: 0.194
[03/23 21:55:26    288s]     Clock tree balancer configuration for clock_tree clk:
[03/23 21:55:26    288s]     Non-default CCOpt properties:
[03/23 21:55:26    288s]       Public non-default CCOpt properties:
[03/23 21:55:26    288s]         cell_density: 1 (default: 0.75)
[03/23 21:55:26    288s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 21:55:26    288s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 21:55:26    288s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 21:55:26    288s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 21:55:26    288s]         use_inverters: true (default: auto)
[03/23 21:55:26    288s]       No private non-default CCOpt properties
[03/23 21:55:26    288s]     For power domain auto-default:
[03/23 21:55:26    288s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:55:26    288s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 21:55:26    288s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 21:55:26    288s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 21:55:26    288s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 110167.200um^2
[03/23 21:55:26    288s]     Top Routing info:
[03/23 21:55:26    288s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:55:26    288s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:55:26    288s]     Trunk Routing info:
[03/23 21:55:26    288s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:55:26    288s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:55:26    288s]     Leaf Routing info:
[03/23 21:55:26    288s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:55:26    288s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:55:26    288s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 21:55:26    288s]       Slew time target (leaf):    0.100ns
[03/23 21:55:26    288s]       Slew time target (trunk):   0.100ns
[03/23 21:55:26    288s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 21:55:26    288s]       Buffer unit delay: 0.084ns
[03/23 21:55:26    288s]       Buffer max distance: 540.378um
[03/23 21:55:26    288s]     Fastest wire driving cells and distances:
[03/23 21:55:26    288s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 21:55:26    288s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 21:55:26    288s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 21:55:26    288s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Logic Sizing Table:
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     ----------------------------------------------------------
[03/23 21:55:26    288s]     Cell    Instance count    Source    Eligible library cells
[03/23 21:55:26    288s]     ----------------------------------------------------------
[03/23 21:55:26    288s]       (empty table)
[03/23 21:55:26    288s]     ----------------------------------------------------------
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:55:26    288s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:26    288s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 21:55:26    288s]       Sources:                     pin clk
[03/23 21:55:26    288s]       Total number of sinks:       716
[03/23 21:55:26    288s]       Delay constrained sinks:     716
[03/23 21:55:26    288s]       Constrains:                  default
[03/23 21:55:26    288s]       Non-leaf sinks:              0
[03/23 21:55:26    288s]       Ignore pins:                 0
[03/23 21:55:26    288s]      Timing corner worstDelay:setup.late:
[03/23 21:55:26    288s]       Skew target:                 0.100ns
[03/23 21:55:26    288s]       Insertion delay target:      0.100ns
[03/23 21:55:26    288s]     Primary reporting skew groups are:
[03/23 21:55:26    288s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Clock DAG stats initial state:
[03/23 21:55:26    288s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:55:26    288s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:55:26    288s]       misc counts      : r=1, pp=0
[03/23 21:55:26    288s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:55:26    288s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:55:26    288s]     Clock DAG library cell distribution initial state {count}:
[03/23 21:55:26    288s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:55:26    288s]     Clock DAG hash initial state: 9043657580075338299 13391469031759418034
[03/23 21:55:26    288s]     CTS services accumulated run-time stats initial state:
[03/23 21:55:26    288s]       delay calculator: calls=51610, total_wall_time=1.808s, mean_wall_time=0.035ms
[03/23 21:55:26    288s]       legalizer: calls=2604, total_wall_time=0.072s, mean_wall_time=0.028ms
[03/23 21:55:26    288s]       steiner router: calls=41672, total_wall_time=3.260s, mean_wall_time=0.078ms
[03/23 21:55:26    288s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:55:26    288s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     --------------------------------------------------------------------
[03/23 21:55:26    288s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:55:26    288s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:55:26    288s]     --------------------------------------------------------------------
[03/23 21:55:26    288s]     M1       N            H          0.317         0.288         0.091
[03/23 21:55:26    288s]     M2       Y            V          0.186         0.327         0.061
[03/23 21:55:26    288s]     M3       Y            H          0.186         0.328         0.061
[03/23 21:55:26    288s]     M4       Y            V          0.186         0.327         0.061
[03/23 21:55:26    288s]     M5       N            H          0.186         0.328         0.061
[03/23 21:55:26    288s]     M6       N            V          0.181         0.323         0.058
[03/23 21:55:26    288s]     MQ       N            H          0.075         0.283         0.021
[03/23 21:55:26    288s]     LM       N            V          0.068         0.289         0.020
[03/23 21:55:26    288s]     --------------------------------------------------------------------
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:55:26    288s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Layer information for route type default_route_type_leaf:
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     --------------------------------------------------------------------
[03/23 21:55:26    288s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:55:26    288s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:55:26    288s]     --------------------------------------------------------------------
[03/23 21:55:26    288s]     M1       N            H          0.317         0.213         0.068
[03/23 21:55:26    288s]     M2       N            V          0.186         0.267         0.050
[03/23 21:55:26    288s]     M3       Y            H          0.186         0.265         0.049
[03/23 21:55:26    288s]     M4       Y            V          0.186         0.265         0.049
[03/23 21:55:26    288s]     M5       N            H          0.186         0.263         0.049
[03/23 21:55:26    288s]     M6       N            V          0.181         0.254         0.046
[03/23 21:55:26    288s]     MQ       N            H          0.075         0.240         0.018
[03/23 21:55:26    288s]     LM       N            V          0.068         0.231         0.016
[03/23 21:55:26    288s]     --------------------------------------------------------------------
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:55:26    288s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Layer information for route type default_route_type_nonleaf:
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     --------------------------------------------------------------------
[03/23 21:55:26    288s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:55:26    288s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:55:26    288s]     --------------------------------------------------------------------
[03/23 21:55:26    288s]     M1       N            H          0.317         0.213         0.068
[03/23 21:55:26    288s]     M2       N            V          0.186         0.267         0.050
[03/23 21:55:26    288s]     M3       Y            H          0.186         0.265         0.049
[03/23 21:55:26    288s]     M4       Y            V          0.186         0.265         0.049
[03/23 21:55:26    288s]     M5       N            H          0.186         0.263         0.049
[03/23 21:55:26    288s]     M6       N            V          0.181         0.254         0.046
[03/23 21:55:26    288s]     MQ       N            H          0.075         0.240         0.018
[03/23 21:55:26    288s]     LM       N            V          0.068         0.231         0.016
[03/23 21:55:26    288s]     --------------------------------------------------------------------
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Via selection for estimated routes (rule default):
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     ------------------------------------------------------------
[03/23 21:55:26    288s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 21:55:26    288s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 21:55:26    288s]     ------------------------------------------------------------
[03/23 21:55:26    288s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 21:55:26    288s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 21:55:26    288s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 21:55:26    288s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 21:55:26    288s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 21:55:26    288s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 21:55:26    288s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 21:55:26    288s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 21:55:26    288s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 21:55:26    288s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 21:55:26    288s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 21:55:26    288s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 21:55:26    288s]     ------------------------------------------------------------
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 21:55:26    288s]     No ideal or dont_touch nets found in the clock tree
[03/23 21:55:26    288s]     No dont_touch hnets found in the clock tree
[03/23 21:55:26    288s]     No dont_touch hpins found in the clock network.
[03/23 21:55:26    288s]     Checking for illegal sizes of clock logic instances...
[03/23 21:55:26    288s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Filtering reasons for cell type: buffer
[03/23 21:55:26    288s]     =======================================
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    288s]     Clock trees    Power domain    Reason                         Library cells
[03/23 21:55:26    288s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    288s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 21:55:26    288s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Filtering reasons for cell type: inverter
[03/23 21:55:26    288s]     =========================================
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    288s]     Clock trees    Power domain    Reason                         Library cells
[03/23 21:55:26    288s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    288s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 21:55:26    288s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 21:55:26    288s]                                                                     INVXLTR }
[03/23 21:55:26    288s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     
[03/23 21:55:26    288s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 21:55:26    288s]     CCOpt configuration status: all checks passed.
[03/23 21:55:26    288s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 21:55:26    288s] Initializing clock structures done.
[03/23 21:55:26    288s] PRO...
[03/23 21:55:26    288s]   PRO active optimizations:
[03/23 21:55:26    288s]    - DRV fixing with sizing
[03/23 21:55:26    288s]   
[03/23 21:55:26    288s]   Detected clock skew data from CTS
[03/23 21:55:26    288s]   Clock DAG stats PRO initial state:
[03/23 21:55:26    288s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:55:26    288s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:55:26    288s]     misc counts      : r=1, pp=0
[03/23 21:55:26    288s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:55:26    288s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:55:26    288s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:55:26    288s]     wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:55:26    288s]     wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:55:26    288s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:55:26    288s]   Clock DAG net violations PRO initial state:
[03/23 21:55:26    288s]     Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:55:26    288s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 21:55:26    288s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:26    288s]     Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:26    288s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 21:55:26    288s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:55:26    288s]   Clock DAG hash PRO initial state: 9043657580075338299 13391469031759418034
[03/23 21:55:26    288s]   CTS services accumulated run-time stats PRO initial state:
[03/23 21:55:26    288s]     delay calculator: calls=51610, total_wall_time=1.808s, mean_wall_time=0.035ms
[03/23 21:55:26    288s]     legalizer: calls=2604, total_wall_time=0.072s, mean_wall_time=0.028ms
[03/23 21:55:26    288s]     steiner router: calls=41672, total_wall_time=3.260s, mean_wall_time=0.078ms
[03/23 21:55:26    288s]   Primary reporting skew groups PRO initial state:
[03/23 21:55:26    288s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:55:26    288s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:55:26    288s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:55:26    288s]   Skew group summary PRO initial state:
[03/23 21:55:26    288s]     skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312, avg=0.277, sd=0.020], skew [0.083 vs 0.100], 100% {0.229, 0.312} (wid=0.048 ws=0.035) (gid=0.269 gs=0.056)
[03/23 21:55:26    288s]   Recomputing CTS skew targets...
[03/23 21:55:26    288s]   Resolving skew group constraints...
[03/23 21:55:26    289s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 21:55:26    289s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.312ns.
[03/23 21:55:26    289s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 21:55:26    289s]     
[03/23 21:55:26    289s]     Slackened skew group targets:
[03/23 21:55:26    289s]     
[03/23 21:55:26    289s]     ---------------------------------------------------------------------
[03/23 21:55:26    289s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 21:55:26    289s]                              Target     Target       Target     Target
[03/23 21:55:26    289s]                              Max ID     Max ID       Skew       Skew
[03/23 21:55:26    289s]     ---------------------------------------------------------------------
[03/23 21:55:26    289s]     clk/typConstraintMode     0.150       0.312         -           -
[03/23 21:55:26    289s]     ---------------------------------------------------------------------
[03/23 21:55:26    289s]     
[03/23 21:55:26    289s]     
[03/23 21:55:26    289s]   Resolving skew group constraints done.
[03/23 21:55:26    289s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:55:26    289s]   PRO Fixing DRVs...
[03/23 21:55:26    289s]     Clock DAG hash before 'PRO Fixing DRVs': 9043657580075338299 13391469031759418034
[03/23 21:55:26    289s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 21:55:26    289s]       delay calculator: calls=51650, total_wall_time=1.809s, mean_wall_time=0.035ms
[03/23 21:55:26    289s]       legalizer: calls=2604, total_wall_time=0.072s, mean_wall_time=0.028ms
[03/23 21:55:26    289s]       steiner router: calls=41712, total_wall_time=3.261s, mean_wall_time=0.078ms
[03/23 21:55:26    289s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:55:26    289s]     CCOpt-PRO: considered: 25, tested: 25, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
[03/23 21:55:26    289s]     
[03/23 21:55:26    289s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 21:55:26    289s]     =======================================
[03/23 21:55:26    289s]     
[03/23 21:55:26    289s]     Cell changes by Net Type:
[03/23 21:55:26    289s]     
[03/23 21:55:26    289s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    289s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 21:55:26    289s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    289s]     top                0                    0           0            0                    0                  0
[03/23 21:55:26    289s]     trunk              2 [20.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 21:55:26    289s]     leaf               8 [80.0%]            0           0            0                    0 (0.0%)           8 (100.0%)
[03/23 21:55:26    289s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    289s]     Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[03/23 21:55:26    289s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    289s]     
[03/23 21:55:26    289s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
[03/23 21:55:26    289s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 21:55:26    289s]     
[03/23 21:55:26    289s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 21:55:26    289s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:55:26    289s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:55:26    289s]       misc counts      : r=1, pp=0
[03/23 21:55:26    289s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:55:26    289s]       cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:55:26    289s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:55:26    289s]       wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:55:26    289s]       wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:55:26    289s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:55:26    289s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 21:55:26    289s]       Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.011ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:55:26    289s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 21:55:26    289s]       Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:26    289s]       Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:26    289s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 21:55:26    289s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:55:26    289s]     Clock DAG hash after 'PRO Fixing DRVs': 9043657580075338299 13391469031759418034
[03/23 21:55:26    289s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 21:55:26    289s]       delay calculator: calls=52012, total_wall_time=1.833s, mean_wall_time=0.035ms
[03/23 21:55:26    289s]       legalizer: calls=2646, total_wall_time=0.073s, mean_wall_time=0.028ms
[03/23 21:55:26    289s]       steiner router: calls=41872, total_wall_time=3.261s, mean_wall_time=0.078ms
[03/23 21:55:26    289s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 21:55:26    289s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:55:26    289s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:55:26    289s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:55:26    289s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 21:55:26    289s]       skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312], skew [0.083 vs 0.100]
[03/23 21:55:26    289s]     Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:55:26    289s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:55:26    289s]   
[03/23 21:55:26    289s]   Slew Diagnostics: After DRV fixing
[03/23 21:55:26    289s]   ==================================
[03/23 21:55:26    289s]   
[03/23 21:55:26    289s]   Global Causes:
[03/23 21:55:26    289s]   
[03/23 21:55:26    289s]   -------------------------------------
[03/23 21:55:26    289s]   Cause
[03/23 21:55:26    289s]   -------------------------------------
[03/23 21:55:26    289s]   DRV fixing with buffering is disabled
[03/23 21:55:26    289s]   -------------------------------------
[03/23 21:55:26    289s]   
[03/23 21:55:26    289s]   Top 5 overslews:
[03/23 21:55:26    289s]   
[03/23 21:55:26    289s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    289s]   Overslew    Causes                                        Driving Pin
[03/23 21:55:26    289s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    289s]   0.023ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:55:26    289s]   0.023ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00018/Y
[03/23 21:55:26    289s]   0.017ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/23 21:55:26    289s]   0.011ns     Inst already optimally sized (CLKINVX16TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 21:55:26    289s]   0.007ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/Y
[03/23 21:55:26    289s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:55:26    289s]   
[03/23 21:55:26    289s]   Slew diagnostics counts from the 10 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 21:55:26    289s]   
[03/23 21:55:26    289s]   ------------------------------------------
[03/23 21:55:26    289s]   Cause                           Occurences
[03/23 21:55:26    289s]   ------------------------------------------
[03/23 21:55:26    289s]   Inst already optimally sized        10
[03/23 21:55:26    289s]   ------------------------------------------
[03/23 21:55:26    289s]   
[03/23 21:55:26    289s]   Violation diagnostics counts from the 10 nodes that have violations:
[03/23 21:55:26    289s]   
[03/23 21:55:26    289s]   ------------------------------------------
[03/23 21:55:26    289s]   Cause                           Occurences
[03/23 21:55:26    289s]   ------------------------------------------
[03/23 21:55:26    289s]   Inst already optimally sized        10
[03/23 21:55:26    289s]   ------------------------------------------
[03/23 21:55:26    289s]   
[03/23 21:55:26    289s]   Reconnecting optimized routes...
[03/23 21:55:26    289s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:26    289s]   Set dirty flag on 0 instances, 0 nets
[03/23 21:55:26    289s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:55:26    289s] End AAE Lib Interpolated Model. (MEM=4183.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:26    289s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:55:26    289s]   Clock DAG stats PRO final:
[03/23 21:55:26    289s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:55:26    289s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:55:26    289s]     misc counts      : r=1, pp=0
[03/23 21:55:26    289s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:55:26    289s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:55:26    289s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:55:26    289s]     wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:55:26    289s]     wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:55:26    289s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:55:26    289s]   Clock DAG net violations PRO final:
[03/23 21:55:26    289s]     Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:55:26    289s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 21:55:26    289s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:26    289s]     Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:55:26    289s]   Clock DAG library cell distribution PRO final {count}:
[03/23 21:55:26    289s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:55:26    289s]   Clock DAG hash PRO final: 9043657580075338299 13391469031759418034
[03/23 21:55:26    289s]   CTS services accumulated run-time stats PRO final:
[03/23 21:55:26    289s]     delay calculator: calls=52037, total_wall_time=1.836s, mean_wall_time=0.035ms
[03/23 21:55:26    289s]     legalizer: calls=2646, total_wall_time=0.073s, mean_wall_time=0.028ms
[03/23 21:55:26    289s]     steiner router: calls=41872, total_wall_time=3.261s, mean_wall_time=0.078ms
[03/23 21:55:26    289s]   Primary reporting skew groups PRO final:
[03/23 21:55:26    289s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:55:26    289s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:55:26    289s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:55:26    289s]   Skew group summary PRO final:
[03/23 21:55:26    289s]     skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312, avg=0.277, sd=0.020], skew [0.083 vs 0.100], 100% {0.229, 0.312} (wid=0.048 ws=0.035) (gid=0.269 gs=0.056)
[03/23 21:55:26    289s] PRO done.
[03/23 21:55:26    289s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 21:55:26    289s] numClockCells = 26, numClockCellsFixed = 0, numClockCellsRestored = 24, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 21:55:26    289s] Net route status summary:
[03/23 21:55:26    289s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:55:26    289s]   Non-clock:  2666 (unrouted=2, trialRouted=0, noStatus=0, routed=2664, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:55:26    289s] Updating delays...
[03/23 21:55:26    289s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:26    289s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:26    289s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:26    289s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:26    289s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:26    289s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:26    289s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:26    289s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:55:26    289s] Dumping Information for Job ...
[03/23 21:55:26    289s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 21:55:26    289s] Updating delays done.
[03/23 21:55:26    289s] PRO done. (took cpu=0:00:01.5 real=0:00:01.3)
[03/23 21:55:26    289s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:55:26    289s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4740.7M, EPOCH TIME: 1679622926.713091
[03/23 21:55:26    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 21:55:26    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:26    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:26    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:26    289s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.018, REAL:0.013, MEM:4234.5M, EPOCH TIME: 1679622926.725763
[03/23 21:55:26    289s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:26    289s] *** ClockDrv #1 [finish] (optDesign #7) : cpu/real = 0:00:01.6/0:00:01.3 (1.2), totSession cpu/real = 0:04:49.5/0:05:50.3 (0.8), mem = 4218.5M
[03/23 21:55:26    289s] 
[03/23 21:55:26    289s] =============================================================================================
[03/23 21:55:26    289s]  Step TAT Report : ClockDrv #1 / optDesign #7                                   21.14-s109_1
[03/23 21:55:26    289s] =============================================================================================
[03/23 21:55:26    289s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:26    289s] ---------------------------------------------------------------------------------------------
[03/23 21:55:26    289s] [ OptimizationStep       ]      1   0:00:01.3  (  98.6 % )     0:00:01.3 /  0:00:01.6    1.2
[03/23 21:55:26    289s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.3
[03/23 21:55:26    289s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:26    289s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:26    289s] ---------------------------------------------------------------------------------------------
[03/23 21:55:26    289s]  ClockDrv #1 TOTAL                  0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.6    1.2
[03/23 21:55:26    289s] ---------------------------------------------------------------------------------------------
[03/23 21:55:26    289s] 
[03/23 21:55:26    289s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:55:26    289s] **INFO: Start fixing DRV (Mem = 3931.22M) ...
[03/23 21:55:26    289s] Begin: GigaOpt DRV Optimization
[03/23 21:55:26    289s] Glitch fixing enabled
[03/23 21:55:26    289s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 21:55:26    289s] *** DrvOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:04:49.6/0:05:50.3 (0.8), mem = 3931.2M
[03/23 21:55:26    289s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:55:26    289s] End AAE Lib Interpolated Model. (MEM=3931.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:26    289s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.32
[03/23 21:55:26    289s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:55:26    289s] ### Creating PhyDesignMc. totSessionCpu=0:04:50 mem=3931.3M
[03/23 21:55:26    289s] OPERPROF: Starting DPlace-Init at level 1, MEM:3931.3M, EPOCH TIME: 1679622926.803256
[03/23 21:55:26    289s] Processing tracks to init pin-track alignment.
[03/23 21:55:26    289s] z: 2, totalTracks: 1
[03/23 21:55:26    289s] z: 4, totalTracks: 1
[03/23 21:55:26    289s] z: 6, totalTracks: 1
[03/23 21:55:26    289s] z: 8, totalTracks: 1
[03/23 21:55:26    289s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:55:26    289s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3931.3M, EPOCH TIME: 1679622926.808382
[03/23 21:55:26    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:26    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:26    289s] 
[03/23 21:55:26    289s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:26    289s] 
[03/23 21:55:26    289s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:55:26    289s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.033, MEM:3900.3M, EPOCH TIME: 1679622926.841058
[03/23 21:55:26    289s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3900.3M, EPOCH TIME: 1679622926.841165
[03/23 21:55:26    289s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.008, MEM:3900.3M, EPOCH TIME: 1679622926.849527
[03/23 21:55:26    289s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3900.3MB).
[03/23 21:55:26    289s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.047, MEM:3900.3M, EPOCH TIME: 1679622926.850480
[03/23 21:55:26    289s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:55:26    289s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:50 mem=3900.3M
[03/23 21:55:26    289s] #optDebug: Start CG creation (mem=3900.3M)
[03/23 21:55:26    289s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 21:55:26    289s] (cpu=0:00:00.1, mem=3976.9M)
[03/23 21:55:26    289s]  ...processing cgPrt (cpu=0:00:00.1, mem=3976.9M)
[03/23 21:55:26    289s]  ...processing cgEgp (cpu=0:00:00.1, mem=3976.9M)
[03/23 21:55:26    289s]  ...processing cgPbk (cpu=0:00:00.1, mem=3976.9M)
[03/23 21:55:26    289s]  ...processing cgNrb(cpu=0:00:00.1, mem=3976.9M)
[03/23 21:55:26    289s]  ...processing cgObs (cpu=0:00:00.1, mem=3976.9M)
[03/23 21:55:26    289s]  ...processing cgCon (cpu=0:00:00.1, mem=3976.9M)
[03/23 21:55:26    289s]  ...processing cgPdm (cpu=0:00:00.1, mem=3976.9M)
[03/23 21:55:26    289s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3976.9M)
[03/23 21:55:26    289s] ### Creating RouteCongInterface, started
[03/23 21:55:26    289s] {MMLU 0 25 2689}
[03/23 21:55:26    289s] ### Creating LA Mngr. totSessionCpu=0:04:50 mem=3976.9M
[03/23 21:55:26    289s] ### Creating LA Mngr, finished. totSessionCpu=0:04:50 mem=3976.9M
[03/23 21:55:26    289s] ### Creating RouteCongInterface, finished
[03/23 21:55:26    289s] 
[03/23 21:55:26    289s] Creating Lib Analyzer ...
[03/23 21:55:26    289s] 
[03/23 21:55:26    289s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:26    289s] Summary for sequential cells identification: 
[03/23 21:55:26    289s]   Identified SBFF number: 112
[03/23 21:55:26    289s]   Identified MBFF number: 0
[03/23 21:55:26    289s]   Identified SB Latch number: 0
[03/23 21:55:26    289s]   Identified MB Latch number: 0
[03/23 21:55:26    289s]   Not identified SBFF number: 8
[03/23 21:55:26    289s]   Not identified MBFF number: 0
[03/23 21:55:26    289s]   Not identified SB Latch number: 0
[03/23 21:55:26    289s]   Not identified MB Latch number: 0
[03/23 21:55:26    289s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:26    289s]  Visiting view : setupAnalysis
[03/23 21:55:26    289s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:26    289s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:26    289s]  Visiting view : holdAnalysis
[03/23 21:55:26    289s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:26    289s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:26    289s] TLC MultiMap info (StdDelay):
[03/23 21:55:26    289s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:26    289s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:26    289s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:26    289s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:26    289s]  Setting StdDelay to: 22.7ps
[03/23 21:55:26    289s] 
[03/23 21:55:26    289s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:27    289s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:27    289s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:27    289s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:27    289s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:55:27    289s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:27    289s] 
[03/23 21:55:27    289s] {RT rc-typ 0 4 4 0}
[03/23 21:55:27    290s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:50 mem=3976.9M
[03/23 21:55:27    290s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:50 mem=3976.9M
[03/23 21:55:27    290s] Creating Lib Analyzer, finished. 
[03/23 21:55:27    290s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 21:55:27    290s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 21:55:27    290s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 21:55:27    290s] [GPS-DRV] maxDensity (design): 0.95
[03/23 21:55:27    290s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 21:55:27    290s] [GPS-DRV] MaintainWNS: 1
[03/23 21:55:27    290s] [GPS-DRV] All active and enabled setup views
[03/23 21:55:27    290s] [GPS-DRV]     setupAnalysis
[03/23 21:55:27    290s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:55:27    290s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 21:55:27    290s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 21:55:27    290s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 21:55:27    290s] [GPS-DRV] timing-driven DRV settings
[03/23 21:55:27    290s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 21:55:27    290s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4219.2M, EPOCH TIME: 1679622927.936084
[03/23 21:55:27    290s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4219.2M, EPOCH TIME: 1679622927.936199
[03/23 21:55:27    290s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:55:27    290s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:55:27    290s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:55:27    290s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 21:55:27    290s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:55:27    290s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 21:55:27    290s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:55:27    290s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:55:27    290s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:55:27    290s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:55:28    290s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 31.57%|          |         |
[03/23 21:55:28    290s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 21:55:28    290s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 21:55:28    290s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 21:55:28    290s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 31.57%| 0:00:00.0|  4251.2M|
[03/23 21:55:28    290s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 21:55:28    290s] 
[03/23 21:55:28    290s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=4251.2M) ***
[03/23 21:55:28    290s] 
[03/23 21:55:28    290s] Begin: glitch net info
[03/23 21:55:28    290s] glitch slack range: number of glitch nets
[03/23 21:55:28    290s] glitch slack < -0.32 : 0
[03/23 21:55:28    290s] -0.32 < glitch slack < -0.28 : 0
[03/23 21:55:28    290s] -0.28 < glitch slack < -0.24 : 0
[03/23 21:55:28    290s] -0.24 < glitch slack < -0.2 : 0
[03/23 21:55:28    290s] -0.2 < glitch slack < -0.16 : 0
[03/23 21:55:28    290s] -0.16 < glitch slack < -0.12 : 0
[03/23 21:55:28    290s] -0.12 < glitch slack < -0.08 : 0
[03/23 21:55:28    290s] -0.08 < glitch slack < -0.04 : 0
[03/23 21:55:28    290s] -0.04 < glitch slack : 0
[03/23 21:55:28    290s] End: glitch net info
[03/23 21:55:28    290s] Total-nets :: 2689, Stn-nets :: 0, ratio :: 0 %, Total-len 87079.9, Stn-len 0
[03/23 21:55:28    290s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4089.9M, EPOCH TIME: 1679622928.041380
[03/23 21:55:28    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:55:28    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    290s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:3945.6M, EPOCH TIME: 1679622928.047462
[03/23 21:55:28    290s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 21:55:28    290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.32
[03/23 21:55:28    290s] *** DrvOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.3/0:00:01.3 (1.1), totSession cpu/real = 0:04:50.9/0:05:51.6 (0.8), mem = 3945.6M
[03/23 21:55:28    290s] 
[03/23 21:55:28    290s] =============================================================================================
[03/23 21:55:28    290s]  Step TAT Report : DrvOpt #1 / optDesign #7                                     21.14-s109_1
[03/23 21:55:28    290s] =============================================================================================
[03/23 21:55:28    290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:28    290s] ---------------------------------------------------------------------------------------------
[03/23 21:55:28    290s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    2.0
[03/23 21:55:28    290s] [ CellServerInit         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:28    290s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  58.9 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 21:55:28    290s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:28    290s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 21:55:28    290s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:28    290s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 21:55:28    290s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:55:28    290s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 21:55:28    290s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    4.3
[03/23 21:55:28    290s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 21:55:28    290s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:28    290s] [ MISC                   ]          0:00:00.3  (  20.1 % )     0:00:00.3 /  0:00:00.2    1.0
[03/23 21:55:28    290s] ---------------------------------------------------------------------------------------------
[03/23 21:55:28    290s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.1
[03/23 21:55:28    290s] ---------------------------------------------------------------------------------------------
[03/23 21:55:28    290s] 
[03/23 21:55:28    290s] drv optimizer changes nothing and skips refinePlace
[03/23 21:55:28    290s] End: GigaOpt DRV Optimization
[03/23 21:55:28    290s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2839.4M, totSessionCpu=0:04:51 **
[03/23 21:55:28    290s] *info:
[03/23 21:55:28    290s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3945.59M).
[03/23 21:55:28    290s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3945.6M, EPOCH TIME: 1679622928.054047
[03/23 21:55:28    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    290s] 
[03/23 21:55:28    290s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:28    290s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:3946.3M, EPOCH TIME: 1679622928.070737
[03/23 21:55:28    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:28    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    291s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=3945.6M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4115.7M, EPOCH TIME: 1679622928.174369
[03/23 21:55:28    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:28    291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.026, MEM:4117.2M, EPOCH TIME: 1679622928.200831
[03/23 21:55:28    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:28    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    291s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2838.9M, totSessionCpu=0:04:51 **
[03/23 21:55:28    291s]   DRV Snapshot: (REF)
[03/23 21:55:28    291s]          Tran DRV: 0 (0)
[03/23 21:55:28    291s]           Cap DRV: 0 (0)
[03/23 21:55:28    291s]        Fanout DRV: 0 (17)
[03/23 21:55:28    291s]            Glitch: 0 (0)
[03/23 21:55:28    291s] *** Timing Is met
[03/23 21:55:28    291s] *** Check timing (0:00:00.0)
[03/23 21:55:28    291s] *** Setup timing is met (target slack 0.05ns)
[03/23 21:55:28    291s]   Timing Snapshot: (REF)
[03/23 21:55:28    291s]      Weighted WNS: 0.000
[03/23 21:55:28    291s]       All  PG WNS: 0.000
[03/23 21:55:28    291s]       High PG WNS: 0.000
[03/23 21:55:28    291s]       All  PG TNS: 0.000
[03/23 21:55:28    291s]       High PG TNS: 0.000
[03/23 21:55:28    291s]       Low  PG TNS: 0.000
[03/23 21:55:28    291s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] **INFO: flowCheckPoint #28 OptimizationPreEco
[03/23 21:55:28    291s] Running postRoute recovery in preEcoRoute mode
[03/23 21:55:28    291s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2840.7M, totSessionCpu=0:04:51 **
[03/23 21:55:28    291s]   DRV Snapshot: (TGT)
[03/23 21:55:28    291s]          Tran DRV: 0 (0)
[03/23 21:55:28    291s]           Cap DRV: 0 (0)
[03/23 21:55:28    291s]        Fanout DRV: 0 (17)
[03/23 21:55:28    291s]            Glitch: 0 (0)
[03/23 21:55:28    291s] Checking DRV degradation...
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] Recovery Manager:
[03/23 21:55:28    291s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:28    291s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:28    291s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:28    291s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 21:55:28    291s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3945.77M, totSessionCpu=0:04:51).
[03/23 21:55:28    291s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2840.7M, totSessionCpu=0:04:51 **
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s]   DRV Snapshot: (REF)
[03/23 21:55:28    291s]          Tran DRV: 0 (0)
[03/23 21:55:28    291s]           Cap DRV: 0 (0)
[03/23 21:55:28    291s]        Fanout DRV: 0 (17)
[03/23 21:55:28    291s]            Glitch: 0 (0)
[03/23 21:55:28    291s] Skipping post route harden opt
[03/23 21:55:28    291s] **INFO: Skipping refine place as no legal commits were detected
[03/23 21:55:28    291s] {MMLU 0 25 2689}
[03/23 21:55:28    291s] ### Creating LA Mngr. totSessionCpu=0:04:51 mem=4079.3M
[03/23 21:55:28    291s] ### Creating LA Mngr, finished. totSessionCpu=0:04:51 mem=4079.3M
[03/23 21:55:28    291s] Default Rule : ""
[03/23 21:55:28    291s] Non Default Rules :
[03/23 21:55:28    291s] Worst Slack : 0.001 ns
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] Start Layer Assignment ...
[03/23 21:55:28    291s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] Select 15 cadidates out of 2691.
[03/23 21:55:28    291s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[03/23 21:55:28    291s] GigaOpt: setting up router preferences
[03/23 21:55:28    291s] GigaOpt: 0 nets assigned router directives
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] Start Assign Priority Nets ...
[03/23 21:55:28    291s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 21:55:28    291s] Existing Priority Nets 0 (0.0%)
[03/23 21:55:28    291s] Total Assign Priority Nets 79 (3.0%)
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] Set Prefer Layer Routing Effort ...
[03/23 21:55:28    291s] Total Net(2689) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] {MMLU 0 25 2689}
[03/23 21:55:28    291s] ### Creating LA Mngr. totSessionCpu=0:04:51 mem=4079.3M
[03/23 21:55:28    291s] ### Creating LA Mngr, finished. totSessionCpu=0:04:51 mem=4079.3M
[03/23 21:55:28    291s] #optDebug: Start CG creation (mem=4079.3M)
[03/23 21:55:28    291s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 21:55:28    291s] (cpu=0:00:00.1, mem=4110.6M)
[03/23 21:55:28    291s]  ...processing cgPrt (cpu=0:00:00.1, mem=4110.6M)
[03/23 21:55:28    291s]  ...processing cgEgp (cpu=0:00:00.1, mem=4110.6M)
[03/23 21:55:28    291s]  ...processing cgPbk (cpu=0:00:00.1, mem=4110.6M)
[03/23 21:55:28    291s]  ...processing cgNrb(cpu=0:00:00.1, mem=4110.6M)
[03/23 21:55:28    291s]  ...processing cgObs (cpu=0:00:00.1, mem=4110.6M)
[03/23 21:55:28    291s]  ...processing cgCon (cpu=0:00:00.1, mem=4110.6M)
[03/23 21:55:28    291s]  ...processing cgPdm (cpu=0:00:00.1, mem=4110.6M)
[03/23 21:55:28    291s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4110.6M)
[03/23 21:55:28    291s] Default Rule : ""
[03/23 21:55:28    291s] Non Default Rules :
[03/23 21:55:28    291s] Worst Slack : 0.001 ns
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] Start Layer Assignment ...
[03/23 21:55:28    291s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] Select 66 cadidates out of 2691.
[03/23 21:55:28    291s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 21:55:28    291s] GigaOpt: setting up router preferences
[03/23 21:55:28    291s] GigaOpt: 0 nets assigned router directives
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] Start Assign Priority Nets ...
[03/23 21:55:28    291s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 21:55:28    291s] Existing Priority Nets 0 (0.0%)
[03/23 21:55:28    291s] Total Assign Priority Nets 79 (3.0%)
[03/23 21:55:28    291s] {MMLU 0 25 2689}
[03/23 21:55:28    291s] ### Creating LA Mngr. totSessionCpu=0:04:51 mem=4110.6M
[03/23 21:55:28    291s] ### Creating LA Mngr, finished. totSessionCpu=0:04:51 mem=4110.6M
[03/23 21:55:28    291s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4110.6M, EPOCH TIME: 1679622928.506688
[03/23 21:55:28    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:28    291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:4112.0M, EPOCH TIME: 1679622928.523062
[03/23 21:55:28    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:28    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    291s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:55:28    291s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4110.6M, EPOCH TIME: 1679622928.596086
[03/23 21:55:28    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:28    291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.019, MEM:4112.0M, EPOCH TIME: 1679622928.614958
[03/23 21:55:28    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:28    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:28    291s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 2803.8M, totSessionCpu=0:04:52 **
[03/23 21:55:28    291s] **INFO: flowCheckPoint #29 GlobalDetailRoute
[03/23 21:55:28    291s] -routeWithEco false                       # bool, default=false
[03/23 21:55:28    291s] -routeSelectedNetOnly false               # bool, default=false
[03/23 21:55:28    291s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 21:55:28    291s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 21:55:28    291s] Existing Dirty Nets : 0
[03/23 21:55:28    291s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 21:55:28    291s] Reset Dirty Nets : 0
[03/23 21:55:28    291s] *** EcoRoute #1 [begin] (optDesign #7) : totSession cpu/real = 0:04:51.7/0:05:52.2 (0.8), mem = 3913.0M
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] globalDetailRoute
[03/23 21:55:28    291s] 
[03/23 21:55:28    291s] #Start globalDetailRoute on Thu Mar 23 21:55:28 2023
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] ### Time Record (globalDetailRoute) is installed.
[03/23 21:55:28    291s] ### Time Record (Pre Callback) is installed.
[03/23 21:55:28    291s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_u7o6wj.rcdb.d/PE_top.rcdb.d': 227 access done (mem: 3913.043M)
[03/23 21:55:28    291s] ### Time Record (Pre Callback) is uninstalled.
[03/23 21:55:28    291s] ### Time Record (DB Import) is installed.
[03/23 21:55:28    291s] ### Time Record (Timing Data Generation) is installed.
[03/23 21:55:28    291s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 21:55:28    291s] ### Net info: total nets: 2691
[03/23 21:55:28    291s] ### Net info: dirty nets: 0
[03/23 21:55:28    291s] ### Net info: marked as disconnected nets: 0
[03/23 21:55:28    291s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:55:28    291s] #num needed restored net=0
[03/23 21:55:28    291s] #need_extraction net=0 (total=2691)
[03/23 21:55:28    291s] ### Net info: fully routed nets: 2689
[03/23 21:55:28    291s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:55:28    291s] ### Net info: unrouted nets: 0
[03/23 21:55:28    291s] ### Net info: re-extraction nets: 0
[03/23 21:55:28    291s] ### Net info: ignored nets: 0
[03/23 21:55:28    291s] ### Net info: skip routing nets: 0
[03/23 21:55:28    291s] ### import design signature (127): route=711764663 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1554033719 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:55:28    291s] ### Time Record (DB Import) is uninstalled.
[03/23 21:55:28    291s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 21:55:28    291s] #RTESIG:78da9594cb6ac3301045bbee570c4a162934ae666cebb14c21dbb484b45be3c47230f801
[03/23 21:55:28    291s] #       b60c6dbfbe4a2885945472bcd41cdd918fc69ecddfd75b60841126cb01b9ce10365b222e
[03/23 21:55:28    291s] #       482d51907e22cc5ce9ed99ddcfe62faf3b8c53c0889f1f58947597db471807d3c360acad
[03/23 21:55:28    291s] #       dae3c30f972094793d1858ecbbaebeca9016974cf1d9e64d7580c294f958db3fb88825d8
[03/23 21:55:28    291s] #       7ef4250a95006bbbd630580cb67785ab98e408ecdc39c0c571a8a37487628d29aab1f167
[03/23 21:55:28    291s] #       29a941904863c9635854ad3547d35f25b54c81f587ace90a5347fbaaf5076bad83a611e9
[03/23 21:55:28    291s] #       d29ddf349e6eef26fca6f454c64014c9f01009570fbe9b40310192132c4945c0569bdd7a
[03/23 21:55:28    291s] #       b359edb67eed283502f96fd23162da74a0c2e070a3522e6db0795be47de1f24c3b36ff91
[03/23 21:55:28    291s] #       f2f73bf0509a077b6aa1420c71c430a3d22083c49dadfcc3af8a502490f8c513ca09ed9c
[03/23 21:55:28    291s] #       ce20e314b11314381391fba344b66adc5a5656b5c9dc56c113b75446c7af7f77df7d03b7
[03/23 21:55:28    291s] #       42b177
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] #Skip comparing routing design signature in db-snapshot flow
[03/23 21:55:28    291s] ### Time Record (Data Preparation) is installed.
[03/23 21:55:28    291s] #RTESIG:78da95944d6bc3300c8677deaf106e0f1dac99a524fe3876d06b374ab76b481ba704f201
[03/23 21:55:28    291s] #       8903db7efddc32061d9d9dfa683d7e25bf923d9bbfafb7c008234c9603729d216cb6445c
[03/23 21:55:28    291s] #       905aa220fd4498b9d0db33bb9fcd5f5e7718a780113f2f58947597db471807d3c360acad
[03/23 21:55:28    291s] #       dae3c30f972094793d1858ecbbaebeca9016974cf1d9e64d7580c294f958db3fb88825d8
[03/23 21:55:28    291s] #       7ef4290a95006bbbd630580cb67781ab98e408ec9c39c0c57128a37445b1c614d5d8f8b5
[03/23 21:55:28    291s] #       94d42048a4b1e4312caad69aa3e9af925aa6c0fa43d67485a9a37dd5fa85b5d641a711e9
[03/23 21:55:28    291s] #       d23bbfd378eade4df84deaa98c812892e121122e1ebc9b40310192135c928a80ad36bbf5
[03/23 21:55:28    291s] #       66b3da6dfdb6a3d408e4efa463c4b4e94085c1e146a59cda60f3b6c8fbc2e999766cfe23
[03/23 21:55:28    291s] #       e5ef3bf0509a07736a52939e0a6aa14262c411c38c4a830c1277b6e61ffe9208450289bf
[03/23 21:55:28    291s] #       438472423ae77b90715eb21314a889c87d3d91ad1ab79795556d327754f0c46d95d1f1eb
[03/23 21:55:28    291s] #       dfd377df29f5be2f
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:55:28    291s] ### Time Record (Global Routing) is installed.
[03/23 21:55:28    291s] ### Time Record (Global Routing) is uninstalled.
[03/23 21:55:28    291s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 21:55:28    291s] #Total number of routable nets = 2689.
[03/23 21:55:28    291s] #Total number of nets in the design = 2691.
[03/23 21:55:28    291s] #2689 routable nets have routed wires.
[03/23 21:55:28    291s] #37 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 21:55:28    291s] #No nets have been global routed.
[03/23 21:55:28    291s] #Using multithreading with 6 threads.
[03/23 21:55:28    291s] ### Time Record (Data Preparation) is installed.
[03/23 21:55:28    291s] #Start routing data preparation on Thu Mar 23 21:55:28 2023
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:55:28    291s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:55:28    291s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:55:28    291s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:55:28    291s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:55:28    291s] #Build and mark too close pins for the same net.
[03/23 21:55:28    291s] ### Time Record (Cell Pin Access) is installed.
[03/23 21:55:28    291s] #Initial pin access analysis.
[03/23 21:55:28    291s] #Detail pin access analysis.
[03/23 21:55:28    291s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 21:55:28    291s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:55:28    291s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:28    291s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:28    291s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:28    291s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:28    291s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:28    291s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:55:28    291s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:55:28    291s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 5 insts, 0 nets marked need extraction)
[03/23 21:55:28    291s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2813.45 (MB), peak = 3108.80 (MB)
[03/23 21:55:28    291s] #Regenerating Ggrids automatically.
[03/23 21:55:28    291s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:55:28    291s] #Using automatically generated G-grids.
[03/23 21:55:28    291s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:55:28    291s] #Done routing data preparation.
[03/23 21:55:28    291s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2815.50 (MB), peak = 3108.80 (MB)
[03/23 21:55:28    291s] #Found 0 nets for post-route si or timing fixing.
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] #Finished routing data preparation on Thu Mar 23 21:55:28 2023
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] #Cpu time = 00:00:00
[03/23 21:55:28    291s] #Elapsed time = 00:00:00
[03/23 21:55:28    291s] #Increased memory = 6.06 (MB)
[03/23 21:55:28    291s] #Total memory = 2815.50 (MB)
[03/23 21:55:28    291s] #Peak memory = 3108.80 (MB)
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:55:28    291s] ### Time Record (Global Routing) is installed.
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] #Start global routing on Thu Mar 23 21:55:28 2023
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] #Start global routing initialization on Thu Mar 23 21:55:28 2023
[03/23 21:55:28    291s] #
[03/23 21:55:28    291s] #WARNING (NRGR-22) Design is already detail routed.
[03/23 21:55:28    291s] ### Time Record (Global Routing) is uninstalled.
[03/23 21:55:28    291s] ### Time Record (Data Preparation) is installed.
[03/23 21:55:28    291s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:55:28    291s] ### track-assign external-init starts on Thu Mar 23 21:55:28 2023 with memory = 2815.50 (MB), peak = 3108.80 (MB)
[03/23 21:55:28    291s] ### Time Record (Track Assignment) is installed.
[03/23 21:55:28    291s] ### Time Record (Track Assignment) is uninstalled.
[03/23 21:55:28    291s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.26 [6]--
[03/23 21:55:28    291s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 21:55:28    292s] #Cpu time = 00:00:00
[03/23 21:55:28    292s] #Elapsed time = 00:00:00
[03/23 21:55:28    292s] #Increased memory = 6.06 (MB)
[03/23 21:55:28    292s] #Total memory = 2815.50 (MB)
[03/23 21:55:28    292s] #Peak memory = 3108.80 (MB)
[03/23 21:55:28    292s] #Using multithreading with 6 threads.
[03/23 21:55:28    292s] ### Time Record (Detail Routing) is installed.
[03/23 21:55:28    292s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:55:28    292s] #
[03/23 21:55:28    292s] #Start Detail Routing..
[03/23 21:55:28    292s] #start initial detail routing ...
[03/23 21:55:28    292s] ### Design has 0 dirty nets, has valid drcs
[03/23 21:55:28    292s] #   number of violations = 0
[03/23 21:55:28    292s] #0.0% of the total area was checked
[03/23 21:55:28    292s] ### Routing stats:
[03/23 21:55:28    292s] #   number of violations = 0
[03/23 21:55:28    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2816.02 (MB), peak = 3108.80 (MB)
[03/23 21:55:28    292s] #Complete Detail Routing.
[03/23 21:55:28    292s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:55:28    292s] #Total wire length = 87080 um.
[03/23 21:55:28    292s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:55:28    292s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:55:28    292s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:55:28    292s] #Total wire length on LAYER M3 = 26879 um.
[03/23 21:55:28    292s] #Total wire length on LAYER M4 = 10658 um.
[03/23 21:55:28    292s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:55:28    292s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:55:28    292s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:55:28    292s] #Total wire length on LAYER LM = 0 um.
[03/23 21:55:28    292s] #Total number of vias = 22522
[03/23 21:55:28    292s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 21:55:28    292s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 21:55:28    292s] #Up-Via Summary (total 22522):
[03/23 21:55:28    292s] #                   single-cut          multi-cut      Total
[03/23 21:55:28    292s] #-----------------------------------------------------------
[03/23 21:55:28    292s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 21:55:28    292s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 21:55:28    292s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 21:55:28    292s] #-----------------------------------------------------------
[03/23 21:55:28    292s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 21:55:28    292s] #
[03/23 21:55:28    292s] #Total number of DRC violations = 0
[03/23 21:55:28    292s] ### Time Record (Detail Routing) is uninstalled.
[03/23 21:55:28    292s] #Cpu time = 00:00:00
[03/23 21:55:28    292s] #Elapsed time = 00:00:00
[03/23 21:55:28    292s] #Increased memory = 0.61 (MB)
[03/23 21:55:28    292s] #Total memory = 2816.12 (MB)
[03/23 21:55:28    292s] #Peak memory = 3108.80 (MB)
[03/23 21:55:28    292s] ### Time Record (Antenna Fixing) is installed.
[03/23 21:55:28    292s] #
[03/23 21:55:28    292s] #start routing for process antenna violation fix ...
[03/23 21:55:28    292s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:55:29    292s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:55:29    292s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2832.67 (MB), peak = 3108.80 (MB)
[03/23 21:55:29    292s] #
[03/23 21:55:29    292s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:55:29    292s] #Total wire length = 87080 um.
[03/23 21:55:29    292s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:55:29    292s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:55:29    292s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:55:29    292s] #Total wire length on LAYER M3 = 26879 um.
[03/23 21:55:29    292s] #Total wire length on LAYER M4 = 10658 um.
[03/23 21:55:29    292s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:55:29    292s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:55:29    292s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:55:29    292s] #Total wire length on LAYER LM = 0 um.
[03/23 21:55:29    292s] #Total number of vias = 22522
[03/23 21:55:29    292s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 21:55:29    292s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 21:55:29    292s] #Up-Via Summary (total 22522):
[03/23 21:55:29    292s] #                   single-cut          multi-cut      Total
[03/23 21:55:29    292s] #-----------------------------------------------------------
[03/23 21:55:29    292s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 21:55:29    292s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 21:55:29    292s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 21:55:29    292s] #-----------------------------------------------------------
[03/23 21:55:29    292s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 21:55:29    292s] #
[03/23 21:55:29    292s] #Total number of DRC violations = 0
[03/23 21:55:29    292s] #Total number of process antenna violations = 0
[03/23 21:55:29    292s] #Total number of net violated process antenna rule = 0
[03/23 21:55:29    292s] #
[03/23 21:55:29    292s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:55:29    292s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 21:55:29    293s] #
[03/23 21:55:29    293s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:55:29    293s] #Total wire length = 87080 um.
[03/23 21:55:29    293s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M3 = 26879 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M4 = 10658 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:55:29    293s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:55:29    293s] #Total wire length on LAYER LM = 0 um.
[03/23 21:55:29    293s] #Total number of vias = 22522
[03/23 21:55:29    293s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 21:55:29    293s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 21:55:29    293s] #Up-Via Summary (total 22522):
[03/23 21:55:29    293s] #                   single-cut          multi-cut      Total
[03/23 21:55:29    293s] #-----------------------------------------------------------
[03/23 21:55:29    293s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 21:55:29    293s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 21:55:29    293s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 21:55:29    293s] #-----------------------------------------------------------
[03/23 21:55:29    293s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 21:55:29    293s] #
[03/23 21:55:29    293s] #Total number of DRC violations = 0
[03/23 21:55:29    293s] #Total number of process antenna violations = 0
[03/23 21:55:29    293s] #Total number of net violated process antenna rule = 0
[03/23 21:55:29    293s] #
[03/23 21:55:29    293s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 21:55:29    293s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 21:55:29    293s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:55:29    293s] #
[03/23 21:55:29    293s] #Start Post Route via swapping..
[03/23 21:55:29    293s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[03/23 21:55:29    293s] #   number of violations = 0
[03/23 21:55:29    293s] #cpu time = 00:04:53, elapsed time = 466561:55:29, memory = 2832.62 (MB), peak = 3108.80 (MB)
[03/23 21:55:29    293s] #CELL_VIEW PE_top,init has no DRC violation.
[03/23 21:55:29    293s] #Total number of DRC violations = 0
[03/23 21:55:29    293s] #Total number of process antenna violations = 0
[03/23 21:55:29    293s] #Total number of net violated process antenna rule = 0
[03/23 21:55:29    293s] #No via is swapped.
[03/23 21:55:29    293s] #Post Route via swapping is done.
[03/23 21:55:29    293s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 21:55:29    293s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:55:29    293s] #Total wire length = 87080 um.
[03/23 21:55:29    293s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M3 = 26879 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M4 = 10658 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:55:29    293s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:55:29    293s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:55:29    293s] #Total wire length on LAYER LM = 0 um.
[03/23 21:55:29    293s] #Total number of vias = 22522
[03/23 21:55:29    293s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 21:55:29    293s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 21:55:29    293s] #Up-Via Summary (total 22522):
[03/23 21:55:29    293s] #                   single-cut          multi-cut      Total
[03/23 21:55:29    293s] #-----------------------------------------------------------
[03/23 21:55:29    293s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 21:55:29    293s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 21:55:29    293s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 21:55:29    293s] #-----------------------------------------------------------
[03/23 21:55:29    293s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 21:55:29    293s] #
[03/23 21:55:29    293s] #detailRoute Statistics:
[03/23 21:55:29    293s] #Cpu time = 00:00:01
[03/23 21:55:29    293s] #Elapsed time = 00:00:00
[03/23 21:55:29    293s] #Increased memory = 17.12 (MB)
[03/23 21:55:29    293s] #Total memory = 2832.62 (MB)
[03/23 21:55:29    293s] #Peak memory = 3108.80 (MB)
[03/23 21:55:29    293s] #Skip updating routing design signature in db-snapshot flow
[03/23 21:55:29    293s] ### global_detail_route design signature (141): route=1308247953 flt_obj=0 vio=1905142130 shield_wire=1
[03/23 21:55:29    293s] ### Time Record (DB Export) is installed.
[03/23 21:55:29    293s] ### export design design signature (142): route=1308247953 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1775113872 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:55:29    293s] #	no debugging net set
[03/23 21:55:29    293s] ### Time Record (DB Export) is uninstalled.
[03/23 21:55:29    293s] ### Time Record (Post Callback) is installed.
[03/23 21:55:29    293s] ### Time Record (Post Callback) is uninstalled.
[03/23 21:55:29    293s] #
[03/23 21:55:29    293s] #globalDetailRoute statistics:
[03/23 21:55:29    293s] #Cpu time = 00:00:02
[03/23 21:55:29    293s] #Elapsed time = 00:00:01
[03/23 21:55:29    293s] #Increased memory = 27.02 (MB)
[03/23 21:55:29    293s] #Total memory = 2830.85 (MB)
[03/23 21:55:29    293s] #Peak memory = 3108.80 (MB)
[03/23 21:55:29    293s] #Number of warnings = 4
[03/23 21:55:29    293s] #Total number of warnings = 37
[03/23 21:55:29    293s] #Number of fails = 0
[03/23 21:55:29    293s] #Total number of fails = 0
[03/23 21:55:29    293s] #Complete globalDetailRoute on Thu Mar 23 21:55:29 2023
[03/23 21:55:29    293s] #
[03/23 21:55:29    293s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 21:55:29    293s] ### 
[03/23 21:55:29    293s] ###   Scalability Statistics
[03/23 21:55:29    293s] ### 
[03/23 21:55:29    293s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:55:29    293s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 21:55:29    293s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:55:29    293s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[03/23 21:55:29    293s] ###   Entire Command                |        00:00:02|        00:00:01|             2.6|
[03/23 21:55:29    293s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:55:29    293s] ### 
[03/23 21:55:29    293s] *** EcoRoute #1 [finish] (optDesign #7) : cpu/real = 0:00:01.7/0:00:00.7 (2.5), totSession cpu/real = 0:04:53.4/0:05:52.9 (0.8), mem = 3909.7M
[03/23 21:55:29    293s] 
[03/23 21:55:29    293s] =============================================================================================
[03/23 21:55:29    293s]  Step TAT Report : EcoRoute #1 / optDesign #7                                   21.14-s109_1
[03/23 21:55:29    293s] =============================================================================================
[03/23 21:55:29    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:29    293s] ---------------------------------------------------------------------------------------------
[03/23 21:55:29    293s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:29    293s] [ DetailRoute            ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 21:55:29    293s] [ MISC                   ]          0:00:00.6  (  89.7 % )     0:00:00.6 /  0:00:01.6    2.6
[03/23 21:55:29    293s] ---------------------------------------------------------------------------------------------
[03/23 21:55:29    293s]  EcoRoute #1 TOTAL                  0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.7    2.5
[03/23 21:55:29    293s] ---------------------------------------------------------------------------------------------
[03/23 21:55:29    293s] 
[03/23 21:55:29    293s] **optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 2826.0M, totSessionCpu=0:04:53 **
[03/23 21:55:29    293s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 21:55:29    293s] **INFO: flowCheckPoint #30 PostEcoSummary
[03/23 21:55:29    293s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 21:55:29    293s] 
[03/23 21:55:29    293s] Trim Metal Layers:
[03/23 21:55:29    293s] LayerId::1 widthSet size::1
[03/23 21:55:29    293s] LayerId::2 widthSet size::1
[03/23 21:55:29    293s] LayerId::3 widthSet size::1
[03/23 21:55:29    293s] LayerId::4 widthSet size::1
[03/23 21:55:29    293s] LayerId::5 widthSet size::1
[03/23 21:55:29    293s] LayerId::6 widthSet size::1
[03/23 21:55:29    293s] LayerId::7 widthSet size::1
[03/23 21:55:29    293s] LayerId::8 widthSet size::1
[03/23 21:55:29    293s] eee: pegSigSF::1.070000
[03/23 21:55:29    293s] Initializing multi-corner resistance tables ...
[03/23 21:55:29    293s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:55:29    293s] eee: l::2 avDens::0.159757 usedTrk::1394.681389 availTrk::8730.000000 sigTrk::1394.681389
[03/23 21:55:29    293s] eee: l::3 avDens::0.090546 usedTrk::880.108328 availTrk::9720.000000 sigTrk::880.108328
[03/23 21:55:29    293s] eee: l::4 avDens::0.033676 usedTrk::327.333332 availTrk::9720.000000 sigTrk::327.333332
[03/23 21:55:29    293s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:55:29    293s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:55:29    293s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:55:29    293s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:55:29    293s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.094449 aWlH=0.000000 lMod=0 pMax=0.832600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 21:55:29    293s] ### Net info: total nets: 2691
[03/23 21:55:29    293s] ### Net info: dirty nets: 0
[03/23 21:55:29    293s] ### Net info: marked as disconnected nets: 0
[03/23 21:55:29    293s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:55:29    293s] #num needed restored net=0
[03/23 21:55:29    293s] #need_extraction net=0 (total=2691)
[03/23 21:55:29    293s] ### Net info: fully routed nets: 2689
[03/23 21:55:29    293s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:55:29    293s] ### Net info: unrouted nets: 0
[03/23 21:55:29    293s] ### Net info: re-extraction nets: 0
[03/23 21:55:29    293s] ### Net info: ignored nets: 0
[03/23 21:55:29    293s] ### Net info: skip routing nets: 0
[03/23 21:55:29    293s] ### import design signature (143): route=2810193 fixed_route=2810193 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1554033719 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:55:29    293s] #Extract in post route mode
[03/23 21:55:29    293s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 21:55:29    293s] #Fast data preparation for tQuantus.
[03/23 21:55:29    293s] #Start routing data preparation on Thu Mar 23 21:55:29 2023
[03/23 21:55:29    293s] #
[03/23 21:55:29    293s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:55:29    293s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:29    293s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:29    293s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:29    293s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:29    293s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:55:29    293s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:55:29    293s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:55:29    293s] #Regenerating Ggrids automatically.
[03/23 21:55:29    293s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:55:29    293s] #Using automatically generated G-grids.
[03/23 21:55:29    293s] #Done routing data preparation.
[03/23 21:55:29    293s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2834.51 (MB), peak = 3108.80 (MB)
[03/23 21:55:29    293s] #Start routing data preparation on Thu Mar 23 21:55:29 2023
[03/23 21:55:29    293s] #
[03/23 21:55:29    293s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:55:29    293s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:55:29    293s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:55:29    293s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:55:29    293s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:55:29    293s] #Build and mark too close pins for the same net.
[03/23 21:55:29    293s] #Regenerating Ggrids automatically.
[03/23 21:55:29    293s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:55:29    293s] #Using automatically generated G-grids.
[03/23 21:55:29    293s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:55:29    293s] #Done routing data preparation.
[03/23 21:55:29    293s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2840.08 (MB), peak = 3108.80 (MB)
[03/23 21:55:29    293s] #
[03/23 21:55:29    293s] #Start tQuantus RC extraction...
[03/23 21:55:29    293s] #Start building rc corner(s)...
[03/23 21:55:29    293s] #Number of RC Corner = 1
[03/23 21:55:29    293s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:55:29    293s] #M1 -> M1 (1)
[03/23 21:55:29    293s] #M2 -> M2 (2)
[03/23 21:55:29    293s] #M3 -> M3 (3)
[03/23 21:55:29    293s] #M4 -> M4 (4)
[03/23 21:55:29    293s] #M5 -> M5 (5)
[03/23 21:55:29    293s] #M6 -> M6 (6)
[03/23 21:55:29    293s] #MQ -> MQ (7)
[03/23 21:55:29    293s] #LM -> LM (8)
[03/23 21:55:29    293s] #SADV-On
[03/23 21:55:29    293s] # Corner(s) : 
[03/23 21:55:29    293s] #rc-typ [25.00]
[03/23 21:55:30    294s] # Corner id: 0
[03/23 21:55:30    294s] # Layout Scale: 1.000000
[03/23 21:55:30    294s] # Has Metal Fill model: yes
[03/23 21:55:30    294s] # Temperature was set
[03/23 21:55:30    294s] # Temperature : 25.000000
[03/23 21:55:30    294s] # Ref. Temp   : 25.000000
[03/23 21:55:30    294s] #SADV-Off
[03/23 21:55:30    294s] #total pattern=120 [8, 324]
[03/23 21:55:30    294s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:55:30    294s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:55:30    294s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:55:30    294s] #number model r/c [1,1] [8,324] read
[03/23 21:55:30    294s] #0 rcmodel(s) requires rebuild
[03/23 21:55:30    294s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2841.27 (MB), peak = 3108.80 (MB)
[03/23 21:55:30    294s] #Start building rc corner(s)...
[03/23 21:55:30    294s] #Number of RC Corner = 1
[03/23 21:55:30    294s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:55:30    294s] #M1 -> M1 (1)
[03/23 21:55:30    294s] #M2 -> M2 (2)
[03/23 21:55:30    294s] #M3 -> M3 (3)
[03/23 21:55:30    294s] #M4 -> M4 (4)
[03/23 21:55:30    294s] #M5 -> M5 (5)
[03/23 21:55:30    294s] #M6 -> M6 (6)
[03/23 21:55:30    294s] #MQ -> MQ (7)
[03/23 21:55:30    294s] #LM -> LM (8)
[03/23 21:55:30    294s] #SADV-On
[03/23 21:55:30    294s] # Corner(s) : 
[03/23 21:55:30    294s] #rc-typ [25.00]
[03/23 21:55:30    294s] # Corner id: 0
[03/23 21:55:30    294s] # Layout Scale: 1.000000
[03/23 21:55:30    294s] # Has Metal Fill model: yes
[03/23 21:55:30    294s] # Temperature was set
[03/23 21:55:30    294s] # Temperature : 25.000000
[03/23 21:55:30    294s] # Ref. Temp   : 25.000000
[03/23 21:55:30    294s] #SADV-Off
[03/23 21:55:30    294s] #total pattern=120 [8, 324]
[03/23 21:55:30    294s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:55:30    294s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:55:30    294s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:55:30    294s] #number model r/c [1,1] [8,324] read
[03/23 21:55:30    294s] #0 rcmodel(s) requires rebuild
[03/23 21:55:30    294s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2841.79 (MB), peak = 3108.80 (MB)
[03/23 21:55:30    294s] #Finish check_net_pin_list step Enter extract
[03/23 21:55:30    294s] #Start init net ripin tree building
[03/23 21:55:30    294s] #Finish init net ripin tree building
[03/23 21:55:30    294s] #Cpu time = 00:00:00
[03/23 21:55:30    294s] #Elapsed time = 00:00:00
[03/23 21:55:30    294s] #Increased memory = 0.00 (MB)
[03/23 21:55:30    294s] #Total memory = 2841.79 (MB)
[03/23 21:55:30    294s] #Peak memory = 3108.80 (MB)
[03/23 21:55:30    294s] #Using multithreading with 6 threads.
[03/23 21:55:30    294s] #begin processing metal fill model file
[03/23 21:55:30    294s] #end processing metal fill model file
[03/23 21:55:30    294s] #Length limit = 200 pitches
[03/23 21:55:30    294s] #opt mode = 2
[03/23 21:55:30    294s] #Finish check_net_pin_list step Fix net pin list
[03/23 21:55:30    294s] #Start generate extraction boxes.
[03/23 21:55:30    294s] #
[03/23 21:55:30    294s] #Extract using 30 x 30 Hboxes
[03/23 21:55:30    294s] #3x4 initial hboxes
[03/23 21:55:30    294s] #Use area based hbox pruning.
[03/23 21:55:30    294s] #0/0 hboxes pruned.
[03/23 21:55:30    294s] #Complete generating extraction boxes.
[03/23 21:55:30    294s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 21:55:30    294s] #Process 0 special clock nets for rc extraction
[03/23 21:55:30    294s] #Total 2689 nets were built. 73 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 21:55:31    295s] #Run Statistics for Extraction:
[03/23 21:55:31    295s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/23 21:55:31    295s] #   Increased memory =    81.62 (MB), total memory =  2924.01 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:31    295s] #Register nets and terms for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d
[03/23 21:55:31    295s] #Finish registering nets and terms for rcdb.
[03/23 21:55:31    295s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2874.27 (MB), peak = 3108.80 (MB)
[03/23 21:55:31    295s] #RC Statistics: 14264 Res, 7436 Ground Cap, 3119 XCap (Edge to Edge)
[03/23 21:55:31    295s] #RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1833.92 (6342), Avg L-Edge Length: 10546.44 (4541)
[03/23 21:55:31    295s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d.
[03/23 21:55:31    295s] #Start writing RC data.
[03/23 21:55:31    296s] #Finish writing RC data
[03/23 21:55:31    296s] #Finish writing rcdb with 16954 nodes, 14265 edges, and 6694 xcaps
[03/23 21:55:31    296s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2870.38 (MB), peak = 3108.80 (MB)
[03/23 21:55:31    296s] Restoring parasitic data from file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d' ...
[03/23 21:55:31    296s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d' for reading (mem: 4004.480M)
[03/23 21:55:31    296s] Reading RCDB with compressed RC data.
[03/23 21:55:31    296s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d' for content verification (mem: 4004.480M)
[03/23 21:55:31    296s] Reading RCDB with compressed RC data.
[03/23 21:55:31    296s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d': 0 access done (mem: 4004.480M)
[03/23 21:55:31    296s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d': 0 access done (mem: 4004.480M)
[03/23 21:55:31    296s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4004.480M)
[03/23 21:55:31    296s] Following multi-corner parasitics specified:
[03/23 21:55:31    296s] 	/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d (rcdb)
[03/23 21:55:31    296s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d' for reading (mem: 4004.480M)
[03/23 21:55:31    296s] Reading RCDB with compressed RC data.
[03/23 21:55:31    296s] 		Cell PE_top has rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d specified
[03/23 21:55:31    296s] Cell PE_top, hinst 
[03/23 21:55:31    296s] processing rcdb (/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 21:55:31    296s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tTScud.rcdb.d': 0 access done (mem: 4020.480M)
[03/23 21:55:31    296s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4004.480M)
[03/23 21:55:31    296s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_55rIUI.rcdb.d/PE_top.rcdb.d' for reading (mem: 4004.480M)
[03/23 21:55:31    296s] Reading RCDB with compressed RC data.
[03/23 21:55:32    296s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_55rIUI.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4004.480M)
[03/23 21:55:32    296s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4004.480M)
[03/23 21:55:32    296s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 4004.480M)
[03/23 21:55:32    296s] #
[03/23 21:55:32    296s] #Restore RCDB.
[03/23 21:55:32    296s] #
[03/23 21:55:32    296s] #Complete tQuantus RC extraction.
[03/23 21:55:32    296s] #Cpu time = 00:00:03
[03/23 21:55:32    296s] #Elapsed time = 00:00:03
[03/23 21:55:32    296s] #Increased memory = 30.27 (MB)
[03/23 21:55:32    296s] #Total memory = 2870.35 (MB)
[03/23 21:55:32    296s] #Peak memory = 3108.80 (MB)
[03/23 21:55:32    296s] #
[03/23 21:55:32    296s] #73 inserted nodes are removed
[03/23 21:55:32    296s] ### export design design signature (145): route=1877295363 fixed_route=1877295363 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2092680623 dirty_area=0 del_dirty_area=0 cell=1123701560 placement=637465316 pin_access=1184407522 inst_pattern=1
[03/23 21:55:32    296s] #	no debugging net set
[03/23 21:55:32    296s] #Start Inst Signature in MT(0)
[03/23 21:55:32    296s] #Start Net Signature in MT(9219577)
[03/23 21:55:32    296s] #Calculate SNet Signature in MT (52295703)
[03/23 21:55:32    296s] #Run time and memory report for RC extraction:
[03/23 21:55:32    296s] #RC extraction running on  Xeon 4.00GHz 12288KB Cache 12CPU.
[03/23 21:55:32    296s] #Run Statistics for snet signature:
[03/23 21:55:32    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.27/6, scale score = 0.21.
[03/23 21:55:32    296s] #    Increased memory =     0.00 (MB), total memory =  2639.40 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:32    296s] #Run Statistics for Net Final Signature:
[03/23 21:55:32    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:55:32    296s] #   Increased memory =     0.00 (MB), total memory =  2639.40 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:32    296s] #Run Statistics for Net launch:
[03/23 21:55:32    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.84/6, scale score = 0.81.
[03/23 21:55:32    296s] #    Increased memory =     0.00 (MB), total memory =  2639.40 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:32    296s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:55:32    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:55:32    296s] #   Increased memory =     0.00 (MB), total memory =  2639.40 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:32    296s] #Run Statistics for net signature:
[03/23 21:55:32    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.99/6, scale score = 0.50.
[03/23 21:55:32    296s] #    Increased memory =     0.00 (MB), total memory =  2639.40 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:32    296s] #Run Statistics for inst signature:
[03/23 21:55:32    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.22/6, scale score = 0.20.
[03/23 21:55:32    296s] #    Increased memory =  -111.75 (MB), total memory =  2639.40 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:32    296s] **optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 2639.4M, totSessionCpu=0:04:57 **
[03/23 21:55:32    296s] Starting delay calculation for Setup views
[03/23 21:55:32    296s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:55:32    296s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 21:55:32    296s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:55:32    297s] #################################################################################
[03/23 21:55:32    297s] # Design Stage: PostRoute
[03/23 21:55:32    297s] # Design Name: PE_top
[03/23 21:55:32    297s] # Design Mode: 130nm
[03/23 21:55:32    297s] # Analysis Mode: MMMC OCV 
[03/23 21:55:32    297s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:55:32    297s] # Signoff Settings: SI On 
[03/23 21:55:32    297s] #################################################################################
[03/23 21:55:32    297s] Topological Sorting (REAL = 0:00:00.0, MEM = 3839.1M, InitMEM = 3839.1M)
[03/23 21:55:32    297s] Setting infinite Tws ...
[03/23 21:55:32    297s] First Iteration Infinite Tw... 
[03/23 21:55:32    297s] Calculate early delays in OCV mode...
[03/23 21:55:32    297s] Calculate late delays in OCV mode...
[03/23 21:55:32    297s] Start delay calculation (fullDC) (6 T). (MEM=3839.11)
[03/23 21:55:32    297s] End AAE Lib Interpolated Model. (MEM=3850.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:32    297s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_55rIUI.rcdb.d/PE_top.rcdb.d' for reading (mem: 3850.723M)
[03/23 21:55:32    297s] Reading RCDB with compressed RC data.
[03/23 21:55:32    297s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3852.7M)
[03/23 21:55:32    297s] AAE_INFO: 6 threads acquired from CTE.
[03/23 21:55:33    298s] Total number of fetched objects 2689
[03/23 21:55:33    298s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:55:33    298s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:33    298s] End delay calculation. (MEM=4108.34 CPU=0:00:00.8 REAL=0:00:01.0)
[03/23 21:55:33    298s] End delay calculation (fullDC). (MEM=4108.34 CPU=0:00:00.9 REAL=0:00:01.0)
[03/23 21:55:33    298s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4108.3M) ***
[03/23 21:55:33    298s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4100.3M)
[03/23 21:55:33    298s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:55:33    298s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4100.3M)
[03/23 21:55:33    298s] Starting SI iteration 2
[03/23 21:55:33    298s] Calculate early delays in OCV mode...
[03/23 21:55:33    298s] Calculate late delays in OCV mode...
[03/23 21:55:33    298s] Start delay calculation (fullDC) (6 T). (MEM=3946.5)
[03/23 21:55:33    298s] End AAE Lib Interpolated Model. (MEM=3946.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:33    298s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:55:33    298s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:55:33    298s] Total number of fetched objects 2689
[03/23 21:55:33    298s] AAE_INFO-618: Total number of nets in the design is 2691,  4.6 percent of the nets selected for SI analysis
[03/23 21:55:33    298s] End delay calculation. (MEM=4210.69 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:55:33    298s] End delay calculation (fullDC). (MEM=4210.69 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:55:33    298s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4210.7M) ***
[03/23 21:55:33    298s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:04:59 mem=4216.7M)
[03/23 21:55:33    298s] End AAE Lib Interpolated Model. (MEM=4216.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:33    298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4216.7M, EPOCH TIME: 1679622933.493511
[03/23 21:55:33    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:33    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:33    298s] 
[03/23 21:55:33    298s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:33    298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:4248.7M, EPOCH TIME: 1679622933.513992
[03/23 21:55:33    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:33    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:33    299s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4247.2M, EPOCH TIME: 1679622933.593533
[03/23 21:55:33    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:33    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:33    299s] 
[03/23 21:55:33    299s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:33    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.019, MEM:4248.7M, EPOCH TIME: 1679622933.612948
[03/23 21:55:33    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:33    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:33    299s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 2857.1M, totSessionCpu=0:04:59 **
[03/23 21:55:33    299s] Executing marking Critical Nets1
[03/23 21:55:33    299s] **INFO: flowCheckPoint #31 OptimizationRecovery
[03/23 21:55:33    299s] *** Timing Is met
[03/23 21:55:33    299s] *** Check timing (0:00:00.0)
[03/23 21:55:33    299s] Running postRoute recovery in postEcoRoute mode
[03/23 21:55:33    299s] **optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 2857.1M, totSessionCpu=0:04:59 **
[03/23 21:55:33    299s]   Timing/DRV Snapshot: (TGT)
[03/23 21:55:33    299s]      Weighted WNS: 0.000
[03/23 21:55:33    299s]       All  PG WNS: 0.000
[03/23 21:55:33    299s]       High PG WNS: 0.000
[03/23 21:55:33    299s]       All  PG TNS: 0.000
[03/23 21:55:33    299s]       High PG TNS: 0.000
[03/23 21:55:33    299s]       Low  PG TNS: 0.000
[03/23 21:55:33    299s]          Tran DRV: 0 (0)
[03/23 21:55:33    299s]           Cap DRV: 0 (0)
[03/23 21:55:33    299s]        Fanout DRV: 0 (17)
[03/23 21:55:33    299s]            Glitch: 0 (0)
[03/23 21:55:33    299s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/23 21:55:33    299s] 
[03/23 21:55:33    299s] Checking setup slack degradation ...
[03/23 21:55:33    299s] 
[03/23 21:55:33    299s] Recovery Manager:
[03/23 21:55:33    299s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/23 21:55:33    299s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/23 21:55:33    299s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/23 21:55:33    299s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/23 21:55:33    299s] 
[03/23 21:55:33    299s] Checking DRV degradation...
[03/23 21:55:33    299s] 
[03/23 21:55:33    299s] Recovery Manager:
[03/23 21:55:33    299s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:55:33    299s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:55:33    299s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:55:33    299s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 21:55:33    299s] 
[03/23 21:55:33    299s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 21:55:33    299s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3995.76M, totSessionCpu=0:04:59).
[03/23 21:55:33    299s] **optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 2857.2M, totSessionCpu=0:04:59 **
[03/23 21:55:33    299s] 
[03/23 21:55:33    299s] Latch borrow mode reset to max_borrow
[03/23 21:55:33    299s] **INFO: flowCheckPoint #32 FinalSummary
[03/23 21:55:33    299s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2
[03/23 21:55:33    299s] **optDesign ... cpu = 0:00:14, real = 0:00:10, mem = 2854.3M, totSessionCpu=0:05:00 **
[03/23 21:55:33    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3958.2M, EPOCH TIME: 1679622933.839775
[03/23 21:55:33    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:33    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:33    299s] 
[03/23 21:55:33    299s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:33    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:3990.2M, EPOCH TIME: 1679622933.864095
[03/23 21:55:33    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:33    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3997.8M, EPOCH TIME: 1679622936.491139
[03/23 21:55:36    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:36    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:3999.2M, EPOCH TIME: 1679622936.508850
[03/23 21:55:36    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:36    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3999.2M, EPOCH TIME: 1679622936.514517
[03/23 21:55:36    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:36    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.024, MEM:3999.2M, EPOCH TIME: 1679622936.538133
[03/23 21:55:36    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:36    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] **optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 2859.2M, totSessionCpu=0:05:00 **
[03/23 21:55:36    300s]  ReSet Options after AAE Based Opt flow 
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:36    300s] Deleting Lib Analyzer.
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:36    300s] *** Finished optDesign ***
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:14.6 real=0:00:12.7)
[03/23 21:55:36    300s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:36    300s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.5 real=0:00:03.2)
[03/23 21:55:36    300s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.5 real=0:00:00.3)
[03/23 21:55:36    300s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:36    300s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.7 real=0:00:01.4)
[03/23 21:55:36    300s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.6 real=0:00:01.5)
[03/23 21:55:36    300s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:55:36    300s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[03/23 21:55:36    300s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.7 real=0:00:00.7)
[03/23 21:55:36    300s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.4 real=0:00:01.1)
[03/23 21:55:36    300s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:36    300s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[03/23 21:55:36    300s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:36    300s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:55:36    300s] Info: Destroy the CCOpt slew target map.
[03/23 21:55:36    300s] clean pInstBBox. size 0
[03/23 21:55:36    300s] All LLGs are deleted
[03/23 21:55:36    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3991.2M, EPOCH TIME: 1679622936.605958
[03/23 21:55:36    300s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3991.2M, EPOCH TIME: 1679622936.606094
[03/23 21:55:36    300s] Info: pop threads available for lower-level modules during optimization.
[03/23 21:55:36    300s] *** optDesign #7 [finish] : cpu/real = 0:00:14.3/0:00:12.6 (1.1), totSession cpu/real = 0:05:00.3/0:06:00.2 (0.8), mem = 3991.2M
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] =============================================================================================
[03/23 21:55:36    300s]  Final TAT Report : optDesign #7                                                21.14-s109_1
[03/23 21:55:36    300s] =============================================================================================
[03/23 21:55:36    300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:36    300s] ---------------------------------------------------------------------------------------------
[03/23 21:55:36    300s] [ InitOpt                ]      1   0:00:01.0  (   8.1 % )     0:00:01.1 /  0:00:01.4    1.2
[03/23 21:55:36    300s] [ DrvOpt                 ]      1   0:00:01.3  (  10.0 % )     0:00:01.3 /  0:00:01.3    1.1
[03/23 21:55:36    300s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:36    300s] [ LayerAssignment        ]      2   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 21:55:36    300s] [ OptSummaryReport       ]      5   0:00:00.3  (   2.7 % )     0:00:03.2 /  0:00:01.4    0.4
[03/23 21:55:36    300s] [ DrvReport              ]      9   0:00:02.5  (  20.0 % )     0:00:02.5 /  0:00:00.5    0.2
[03/23 21:55:36    300s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 21:55:36    300s] [ CheckPlace             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 21:55:36    300s] [ ClockDrv               ]      1   0:00:01.3  (  10.3 % )     0:00:01.3 /  0:00:01.6    1.2
[03/23 21:55:36    300s] [ EcoRoute               ]      1   0:00:00.7  (   5.4 % )     0:00:00.7 /  0:00:01.7    2.5
[03/23 21:55:36    300s] [ ExtractRC              ]      2   0:00:03.2  (  25.3 % )     0:00:03.2 /  0:00:03.5    1.1
[03/23 21:55:36    300s] [ TimingUpdate           ]     19   0:00:00.9  (   7.1 % )     0:00:01.3 /  0:00:03.1    2.4
[03/23 21:55:36    300s] [ FullDelayCalc          ]      2   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:01.2    3.1
[03/23 21:55:36    300s] [ TimingReport           ]      5   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.4    2.0
[03/23 21:55:36    300s] [ GenerateReports        ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 21:55:36    300s] [ MISC                   ]          0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.4    1.0
[03/23 21:55:36    300s] ---------------------------------------------------------------------------------------------
[03/23 21:55:36    300s]  optDesign #7 TOTAL                 0:00:12.6  ( 100.0 % )     0:00:12.6 /  0:00:14.3    1.1
[03/23 21:55:36    300s] ---------------------------------------------------------------------------------------------
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2_hold
[03/23 21:55:36    300s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2847.7M, totSessionCpu=0:05:00 **
[03/23 21:55:36    300s] *** optDesign #8 [begin] : totSession cpu/real = 0:05:00.3/0:06:00.2 (0.8), mem = 3985.2M
[03/23 21:55:36    300s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:55:36    300s] GigaOpt running with 6 threads.
[03/23 21:55:36    300s] *** InitOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:05:00.3/0:06:00.2 (0.8), mem = 3985.2M
[03/23 21:55:36    300s] **INFO: User settings:
[03/23 21:55:36    300s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 21:55:36    300s] setNanoRouteMode -drouteAutoStop                                false
[03/23 21:55:36    300s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 21:55:36    300s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 21:55:36    300s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 21:55:36    300s] setNanoRouteMode -drouteStartIteration                          0
[03/23 21:55:36    300s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 21:55:36    300s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 21:55:36    300s] setNanoRouteMode -extractDesignSignature                        62653703
[03/23 21:55:36    300s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 21:55:36    300s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 21:55:36    300s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 21:55:36    300s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 21:55:36    300s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 21:55:36    300s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 21:55:36    300s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 21:55:36    300s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 21:55:36    300s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 21:55:36    300s] setNanoRouteMode -routeSiEffort                                 max
[03/23 21:55:36    300s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 21:55:36    300s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 21:55:36    300s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 21:55:36    300s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 21:55:36    300s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 21:55:36    300s] setNanoRouteMode -timingEngine                                  .timing_file_219604.tif.gz
[03/23 21:55:36    300s] setDesignMode -process                                          130
[03/23 21:55:36    300s] setExtractRCMode -coupled                                       true
[03/23 21:55:36    300s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 21:55:36    300s] setExtractRCMode -effortLevel                                   medium
[03/23 21:55:36    300s] setExtractRCMode -engine                                        postRoute
[03/23 21:55:36    300s] setExtractRCMode -noCleanRCDB                                   true
[03/23 21:55:36    300s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 21:55:36    300s] setExtractRCMode -relative_c_th                                 1
[03/23 21:55:36    300s] setExtractRCMode -total_c_th                                    0
[03/23 21:55:36    300s] setDelayCalMode -enable_high_fanout                             true
[03/23 21:55:36    300s] setDelayCalMode -engine                                         aae
[03/23 21:55:36    300s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 21:55:36    300s] setDelayCalMode -reportOutBound                                 true
[03/23 21:55:36    300s] setDelayCalMode -SIAware                                        true
[03/23 21:55:36    300s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 21:55:36    300s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 21:55:36    300s] setOptMode -addInst                                             true
[03/23 21:55:36    300s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 21:55:36    300s] setOptMode -allEndPoints                                        true
[03/23 21:55:36    300s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 21:55:36    300s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 21:55:36    300s] setOptMode -deleteInst                                          true
[03/23 21:55:36    300s] setOptMode -drcMargin                                           0.1
[03/23 21:55:36    300s] setOptMode -effort                                              high
[03/23 21:55:36    300s] setOptMode -fixDrc                                              true
[03/23 21:55:36    300s] setOptMode -fixFanoutLoad                                       true
[03/23 21:55:36    300s] setOptMode -holdTargetSlack                                     0.05
[03/23 21:55:36    300s] setOptMode -maxLength                                           1000
[03/23 21:55:36    300s] setOptMode -optimizeFF                                          true
[03/23 21:55:36    300s] setOptMode -preserveAllSequential                               false
[03/23 21:55:36    300s] setOptMode -restruct                                            false
[03/23 21:55:36    300s] setOptMode -setupTargetSlack                                    0.05
[03/23 21:55:36    300s] setOptMode -usefulSkew                                          false
[03/23 21:55:36    300s] setOptMode -usefulSkewCTS                                       true
[03/23 21:55:36    300s] setSIMode -separate_delta_delay_on_data                         true
[03/23 21:55:36    300s] setPlaceMode -place_global_max_density                          0.8
[03/23 21:55:36    300s] setPlaceMode -place_global_uniform_density                      true
[03/23 21:55:36    300s] setPlaceMode -timingDriven                                      true
[03/23 21:55:36    300s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 21:55:36    300s] setAnalysisMode -checkType                                      setup
[03/23 21:55:36    300s] setAnalysisMode -clkSrcPath                                     true
[03/23 21:55:36    300s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 21:55:36    300s] setAnalysisMode -cppr                                           both
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:36    300s] Summary for sequential cells identification: 
[03/23 21:55:36    300s]   Identified SBFF number: 112
[03/23 21:55:36    300s]   Identified MBFF number: 0
[03/23 21:55:36    300s]   Identified SB Latch number: 0
[03/23 21:55:36    300s]   Identified MB Latch number: 0
[03/23 21:55:36    300s]   Not identified SBFF number: 8
[03/23 21:55:36    300s]   Not identified MBFF number: 0
[03/23 21:55:36    300s]   Not identified SB Latch number: 0
[03/23 21:55:36    300s]   Not identified MB Latch number: 0
[03/23 21:55:36    300s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:36    300s]  Visiting view : setupAnalysis
[03/23 21:55:36    300s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:36    300s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:36    300s]  Visiting view : holdAnalysis
[03/23 21:55:36    300s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:36    300s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:36    300s] TLC MultiMap info (StdDelay):
[03/23 21:55:36    300s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:36    300s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:36    300s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:36    300s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:36    300s]  Setting StdDelay to: 22.7ps
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:36    300s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 21:55:36    300s] OPERPROF: Starting DPlace-Init at level 1, MEM:3989.2M, EPOCH TIME: 1679622936.691712
[03/23 21:55:36    300s] Processing tracks to init pin-track alignment.
[03/23 21:55:36    300s] z: 2, totalTracks: 1
[03/23 21:55:36    300s] z: 4, totalTracks: 1
[03/23 21:55:36    300s] z: 6, totalTracks: 1
[03/23 21:55:36    300s] z: 8, totalTracks: 1
[03/23 21:55:36    300s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:55:36    300s] All LLGs are deleted
[03/23 21:55:36    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3989.2M, EPOCH TIME: 1679622936.695952
[03/23 21:55:36    300s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3989.2M, EPOCH TIME: 1679622936.696270
[03/23 21:55:36    300s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3989.2M, EPOCH TIME: 1679622936.697078
[03/23 21:55:36    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4053.2M, EPOCH TIME: 1679622936.699692
[03/23 21:55:36    300s] Max number of tech site patterns supported in site array is 256.
[03/23 21:55:36    300s] Core basic site is IBM13SITE
[03/23 21:55:36    300s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4053.2M, EPOCH TIME: 1679622936.714494
[03/23 21:55:36    300s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:55:36    300s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:55:36    300s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:4085.2M, EPOCH TIME: 1679622936.718862
[03/23 21:55:36    300s] Fast DP-INIT is on for default
[03/23 21:55:36    300s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:55:36    300s] Atter site array init, number of instance map data is 0.
[03/23 21:55:36    300s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.021, MEM:4085.2M, EPOCH TIME: 1679622936.720999
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:36    300s] OPERPROF:     Starting CMU at level 3, MEM:4085.2M, EPOCH TIME: 1679622936.721648
[03/23 21:55:36    300s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.003, MEM:4085.2M, EPOCH TIME: 1679622936.724995
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:55:36    300s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.029, MEM:3989.2M, EPOCH TIME: 1679622936.726160
[03/23 21:55:36    300s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3989.2M, EPOCH TIME: 1679622936.726253
[03/23 21:55:36    300s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3989.2M, EPOCH TIME: 1679622936.728213
[03/23 21:55:36    300s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3989.2MB).
[03/23 21:55:36    300s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.038, MEM:3989.2M, EPOCH TIME: 1679622936.729377
[03/23 21:55:36    300s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3989.2M, EPOCH TIME: 1679622936.729524
[03/23 21:55:36    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:36    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:36    300s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:3985.2M, EPOCH TIME: 1679622936.735105
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] Creating Lib Analyzer ...
[03/23 21:55:36    300s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:36    300s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:36    300s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:36    300s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:55:36    300s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:36    300s] 
[03/23 21:55:36    300s] {RT rc-typ 0 4 4 0}
[03/23 21:55:37    301s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:01 mem=3991.2M
[03/23 21:55:37    301s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:01 mem=3991.2M
[03/23 21:55:37    301s] Creating Lib Analyzer, finished. 
[03/23 21:55:37    301s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2855.2M, totSessionCpu=0:05:01 **
[03/23 21:55:37    301s] Existing Dirty Nets : 0
[03/23 21:55:37    301s] New Signature Flow (optDesignCheckOptions) ....
[03/23 21:55:37    301s] #Taking db snapshot
[03/23 21:55:37    301s] #Taking db snapshot ... done
[03/23 21:55:37    301s] OPERPROF: Starting checkPlace at level 1, MEM:3991.2M, EPOCH TIME: 1679622937.437545
[03/23 21:55:37    301s] Processing tracks to init pin-track alignment.
[03/23 21:55:37    301s] z: 2, totalTracks: 1
[03/23 21:55:37    301s] z: 4, totalTracks: 1
[03/23 21:55:37    301s] z: 6, totalTracks: 1
[03/23 21:55:37    301s] z: 8, totalTracks: 1
[03/23 21:55:37    301s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:55:37    301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3991.2M, EPOCH TIME: 1679622937.440250
[03/23 21:55:37    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:37    301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3991.2M, EPOCH TIME: 1679622937.459214
[03/23 21:55:37    301s] Begin checking placement ... (start mem=3991.2M, init mem=3991.2M)
[03/23 21:55:37    301s] Begin checking exclusive groups violation ...
[03/23 21:55:37    301s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 21:55:37    301s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] Running CheckPlace using 6 threads!...
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] ...checkPlace MT is done!
[03/23 21:55:37    301s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3991.2M, EPOCH TIME: 1679622937.478293
[03/23 21:55:37    301s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3991.2M, EPOCH TIME: 1679622937.480333
[03/23 21:55:37    301s] *info: Placed = 2622           (Fixed = 24)
[03/23 21:55:37    301s] *info: Unplaced = 0           
[03/23 21:55:37    301s] Placement Density:31.57%(34782/110167)
[03/23 21:55:37    301s] Placement Density (including fixed std cells):31.57%(34782/110167)
[03/23 21:55:37    301s] All LLGs are deleted
[03/23 21:55:37    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2622).
[03/23 21:55:37    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3991.2M, EPOCH TIME: 1679622937.482220
[03/23 21:55:37    301s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3991.2M, EPOCH TIME: 1679622937.482500
[03/23 21:55:37    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3991.2M)
[03/23 21:55:37    301s] OPERPROF: Finished checkPlace at level 1, CPU:0.072, REAL:0.046, MEM:3991.2M, EPOCH TIME: 1679622937.483707
[03/23 21:55:37    301s]  Initial DC engine is -> aae
[03/23 21:55:37    301s]  
[03/23 21:55:37    301s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 21:55:37    301s]  
[03/23 21:55:37    301s]  
[03/23 21:55:37    301s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 21:55:37    301s]  
[03/23 21:55:37    301s] Reset EOS DB
[03/23 21:55:37    301s] Ignoring AAE DB Resetting ...
[03/23 21:55:37    301s]  Set Options for AAE Based Opt flow 
[03/23 21:55:37    301s] *** optDesign -postRoute ***
[03/23 21:55:37    301s] DRC Margin: user margin 0.1; extra margin 0
[03/23 21:55:37    301s] Setup Target Slack: user slack 0.05
[03/23 21:55:37    301s] Hold Target Slack: user slack 0.05
[03/23 21:55:37    301s] All LLGs are deleted
[03/23 21:55:37    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3991.2M, EPOCH TIME: 1679622937.491618
[03/23 21:55:37    301s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3991.2M, EPOCH TIME: 1679622937.491849
[03/23 21:55:37    301s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3991.2M, EPOCH TIME: 1679622937.492499
[03/23 21:55:37    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4055.2M, EPOCH TIME: 1679622937.494815
[03/23 21:55:37    301s] Max number of tech site patterns supported in site array is 256.
[03/23 21:55:37    301s] Core basic site is IBM13SITE
[03/23 21:55:37    301s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4055.2M, EPOCH TIME: 1679622937.506500
[03/23 21:55:37    301s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:55:37    301s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:55:37    301s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:4087.2M, EPOCH TIME: 1679622937.512331
[03/23 21:55:37    301s] Fast DP-INIT is on for default
[03/23 21:55:37    301s] Atter site array init, number of instance map data is 0.
[03/23 21:55:37    301s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:4087.2M, EPOCH TIME: 1679622937.513952
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:37    301s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:3991.2M, EPOCH TIME: 1679622937.516476
[03/23 21:55:37    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:37    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:37    301s] Deleting Lib Analyzer.
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:37    301s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:37    301s] Summary for sequential cells identification: 
[03/23 21:55:37    301s]   Identified SBFF number: 112
[03/23 21:55:37    301s]   Identified MBFF number: 0
[03/23 21:55:37    301s]   Identified SB Latch number: 0
[03/23 21:55:37    301s]   Identified MB Latch number: 0
[03/23 21:55:37    301s]   Not identified SBFF number: 8
[03/23 21:55:37    301s]   Not identified MBFF number: 0
[03/23 21:55:37    301s]   Not identified SB Latch number: 0
[03/23 21:55:37    301s]   Not identified MB Latch number: 0
[03/23 21:55:37    301s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:37    301s]  Visiting view : setupAnalysis
[03/23 21:55:37    301s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:37    301s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:37    301s]  Visiting view : holdAnalysis
[03/23 21:55:37    301s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:37    301s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:37    301s] TLC MultiMap info (StdDelay):
[03/23 21:55:37    301s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:37    301s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:37    301s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:37    301s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:37    301s]  Setting StdDelay to: 22.7ps
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:37    301s] *** InitOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:01.0/0:00:00.9 (1.1), totSession cpu/real = 0:05:01.3/0:06:01.1 (0.8), mem = 3991.2M
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] =============================================================================================
[03/23 21:55:37    301s]  Step TAT Report : InitOpt #1 / optDesign #8                                    21.14-s109_1
[03/23 21:55:37    301s] =============================================================================================
[03/23 21:55:37    301s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:37    301s] ---------------------------------------------------------------------------------------------
[03/23 21:55:37    301s] [ CellServerInit         ]      2   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:55:37    301s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  73.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:55:37    301s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:37    301s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:37    301s] [ CheckPlace             ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:55:37    301s] [ MISC                   ]          0:00:00.2  (  18.0 % )     0:00:00.2 /  0:00:00.2    1.3
[03/23 21:55:37    301s] ---------------------------------------------------------------------------------------------
[03/23 21:55:37    301s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.1
[03/23 21:55:37    301s] ---------------------------------------------------------------------------------------------
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] ** INFO : this run is activating 'postRoute' automaton
[03/23 21:55:37    301s] **INFO: flowCheckPoint #33 InitialSummary
[03/23 21:55:37    301s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_55rIUI.rcdb.d/PE_top.rcdb.d': 2689 access done (mem: 3991.246M)
[03/23 21:55:37    301s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 21:55:37    301s] #Start Inst Signature in MT(0)
[03/23 21:55:37    301s] #Start Net Signature in MT(9219577)
[03/23 21:55:37    301s] #Calculate SNet Signature in MT (52295703)
[03/23 21:55:37    301s] #Run time and memory report for RC extraction:
[03/23 21:55:37    301s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 21:55:37    301s] #Run Statistics for snet signature:
[03/23 21:55:37    301s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.33/6, scale score = 0.22.
[03/23 21:55:37    301s] #    Increased memory =     0.02 (MB), total memory =  2851.90 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:37    301s] #Run Statistics for Net Final Signature:
[03/23 21:55:37    301s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:55:37    301s] #   Increased memory =     0.00 (MB), total memory =  2851.89 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:37    301s] #Run Statistics for Net launch:
[03/23 21:55:37    301s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.08/6, scale score = 0.35.
[03/23 21:55:37    301s] #    Increased memory =    -0.02 (MB), total memory =  2851.89 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:37    301s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:55:37    301s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:55:37    301s] #   Increased memory =     0.00 (MB), total memory =  2851.90 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:37    301s] #Run Statistics for net signature:
[03/23 21:55:37    301s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.78/6, scale score = 0.30.
[03/23 21:55:37    301s] #    Increased memory =    -0.02 (MB), total memory =  2851.89 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:37    301s] #Run Statistics for inst signature:
[03/23 21:55:37    301s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.52/6, scale score = 0.25.
[03/23 21:55:37    301s] #    Increased memory =    -2.82 (MB), total memory =  2851.90 (MB), peak memory =  3108.80 (MB)
[03/23 21:55:37    301s] tQuantus: Original signature = 62653703, new signature = 62653703
[03/23 21:55:37    301s] tQuantus: Design is clean by design signature
[03/23 21:55:37    301s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_55rIUI.rcdb.d/PE_top.rcdb.d' for reading (mem: 3983.246M)
[03/23 21:55:37    301s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_55rIUI.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3983.246M)
[03/23 21:55:37    301s] The design is extracted. Skipping TQuantus.
[03/23 21:55:37    301s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3983.2M, EPOCH TIME: 1679622937.591587
[03/23 21:55:37    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:37    301s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3983.2M, EPOCH TIME: 1679622937.616749
[03/23 21:55:37    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:37    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] **INFO: flowCheckPoint #34 OptimizationHold
[03/23 21:55:37    301s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3983.2M, EPOCH TIME: 1679622937.628721
[03/23 21:55:37    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:37    301s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.019, MEM:3983.2M, EPOCH TIME: 1679622937.647942
[03/23 21:55:37    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:37    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:37    301s] GigaOpt Hold Optimizer is used
[03/23 21:55:37    301s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_55rIUI.rcdb.d/PE_top.rcdb.d' for reading (mem: 3983.246M)
[03/23 21:55:37    301s] Reading RCDB with compressed RC data.
[03/23 21:55:37    301s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3985.2M)
[03/23 21:55:37    301s] End AAE Lib Interpolated Model. (MEM=3985.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] Creating Lib Analyzer ...
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:37    301s] Summary for sequential cells identification: 
[03/23 21:55:37    301s]   Identified SBFF number: 112
[03/23 21:55:37    301s]   Identified MBFF number: 0
[03/23 21:55:37    301s]   Identified SB Latch number: 0
[03/23 21:55:37    301s]   Identified MB Latch number: 0
[03/23 21:55:37    301s]   Not identified SBFF number: 8
[03/23 21:55:37    301s]   Not identified MBFF number: 0
[03/23 21:55:37    301s]   Not identified SB Latch number: 0
[03/23 21:55:37    301s]   Not identified MB Latch number: 0
[03/23 21:55:37    301s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:37    301s]  Visiting view : setupAnalysis
[03/23 21:55:37    301s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:37    301s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:37    301s]  Visiting view : holdAnalysis
[03/23 21:55:37    301s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:37    301s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:37    301s] TLC MultiMap info (StdDelay):
[03/23 21:55:37    301s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:37    301s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:37    301s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:37    301s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:37    301s]  Setting StdDelay to: 22.7ps
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:37    301s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:37    301s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:37    301s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:37    301s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:55:37    301s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:37    301s] 
[03/23 21:55:37    301s] {RT rc-typ 0 4 4 0}
[03/23 21:55:38    302s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:02 mem=3993.3M
[03/23 21:55:38    302s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:02 mem=3993.3M
[03/23 21:55:38    302s] Creating Lib Analyzer, finished. 
[03/23 21:55:38    302s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:02 mem=3993.3M ***
[03/23 21:55:38    302s] *** BuildHoldData #1 [begin] (optDesign #8) : totSession cpu/real = 0:05:02.1/0:06:01.9 (0.8), mem = 3993.3M
[03/23 21:55:38    302s] Effort level <high> specified for reg2reg path_group
[03/23 21:55:38    302s] Saving timing graph ...
[03/23 21:55:38    302s] Done save timing graph
[03/23 21:55:38    302s] 
[03/23 21:55:38    302s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:38    302s] Deleting Lib Analyzer.
[03/23 21:55:38    302s] 
[03/23 21:55:38    302s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:38    302s] Starting delay calculation for Hold views
[03/23 21:55:39    303s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:55:39    303s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 21:55:39    303s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:55:39    303s] #################################################################################
[03/23 21:55:39    303s] # Design Stage: PostRoute
[03/23 21:55:39    303s] # Design Name: PE_top
[03/23 21:55:39    303s] # Design Mode: 130nm
[03/23 21:55:39    303s] # Analysis Mode: MMMC OCV 
[03/23 21:55:39    303s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:55:39    303s] # Signoff Settings: SI On 
[03/23 21:55:39    303s] #################################################################################
[03/23 21:55:39    303s] Topological Sorting (REAL = 0:00:00.0, MEM = 4073.2M, InitMEM = 4073.2M)
[03/23 21:55:39    303s] Setting infinite Tws ...
[03/23 21:55:39    303s] First Iteration Infinite Tw... 
[03/23 21:55:39    303s] Calculate late delays in OCV mode...
[03/23 21:55:39    303s] Calculate early delays in OCV mode...
[03/23 21:55:39    303s] Start delay calculation (fullDC) (6 T). (MEM=4073.16)
[03/23 21:55:39    303s] End AAE Lib Interpolated Model. (MEM=4084.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:39    304s] Total number of fetched objects 2689
[03/23 21:55:39    304s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:55:39    304s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:39    304s] End delay calculation. (MEM=4169.08 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 21:55:39    304s] End delay calculation (fullDC). (MEM=4169.08 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 21:55:39    304s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 4169.1M) ***
[03/23 21:55:39    304s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4161.1M)
[03/23 21:55:39    304s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:55:39    304s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4161.1M)
[03/23 21:55:39    304s] 
[03/23 21:55:39    304s] Executing IPO callback for view pruning ..
[03/23 21:55:39    304s] Starting SI iteration 2
[03/23 21:55:39    304s] Calculate late delays in OCV mode...
[03/23 21:55:39    304s] Calculate early delays in OCV mode...
[03/23 21:55:39    304s] Start delay calculation (fullDC) (6 T). (MEM=3964.24)
[03/23 21:55:39    304s] End AAE Lib Interpolated Model. (MEM=3964.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:39    304s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:55:39    304s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:55:39    304s] Total number of fetched objects 2689
[03/23 21:55:39    304s] AAE_INFO-618: Total number of nets in the design is 2691,  0.0 percent of the nets selected for SI analysis
[03/23 21:55:39    304s] End delay calculation. (MEM=4199.22 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:55:39    304s] End delay calculation (fullDC). (MEM=4199.22 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:55:39    304s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4199.2M) ***
[03/23 21:55:39    304s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:05:05 mem=4205.2M)
[03/23 21:55:39    304s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 21:55:39    304s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 21:55:39    304s] 
[03/23 21:55:39    304s] Active hold views:
[03/23 21:55:39    304s]  holdAnalysis
[03/23 21:55:39    304s]   Dominating endpoints: 0
[03/23 21:55:39    304s]   Dominating TNS: -0.000
[03/23 21:55:39    304s] 
[03/23 21:55:39    304s] Done building cte hold timing graph (fixHold) cpu=0:00:02.9 real=0:00:01.0 totSessionCpu=0:05:05 mem=4235.7M ***
[03/23 21:55:39    305s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.0 real=0:00:01.0 totSessionCpu=0:05:05 mem=4235.7M ***
[03/23 21:55:40    305s] Restoring timing graph ...
[03/23 21:55:40    305s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 21:55:40    305s] Done restore timing graph
[03/23 21:55:40    305s] Done building cte setup timing graph (fixHold) cpu=0:00:03.4 real=0:00:02.0 totSessionCpu=0:05:06 mem=4370.4M ***
[03/23 21:55:40    305s] *info: category slack lower bound [L 0.0] default
[03/23 21:55:40    305s] *info: category slack lower bound [H 0.0] reg2reg 
[03/23 21:55:40    305s] --------------------------------------------------- 
[03/23 21:55:40    305s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 21:55:40    305s] --------------------------------------------------- 
[03/23 21:55:40    305s]          WNS    reg2regWNS
[03/23 21:55:40    305s]     0.001 ns      0.001 ns
[03/23 21:55:40    305s] --------------------------------------------------- 
[03/23 21:55:40    305s]   Timing/DRV Snapshot: (REF)
[03/23 21:55:40    305s]      Weighted WNS: 0.000
[03/23 21:55:40    305s]       All  PG WNS: 0.000
[03/23 21:55:40    305s]       High PG WNS: 0.000
[03/23 21:55:40    305s]       All  PG TNS: 0.000
[03/23 21:55:40    305s]       High PG TNS: 0.000
[03/23 21:55:40    305s]       Low  PG TNS: 0.000
[03/23 21:55:40    305s]          Tran DRV: 0 (0)
[03/23 21:55:40    305s]           Cap DRV: 0 (0)
[03/23 21:55:40    305s]        Fanout DRV: 0 (17)
[03/23 21:55:40    305s]            Glitch: 0 (0)
[03/23 21:55:40    305s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/23 21:55:40    305s] 
[03/23 21:55:40    305s] 
[03/23 21:55:40    305s] Creating Lib Analyzer ...
[03/23 21:55:40    305s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:55:40    305s] 
[03/23 21:55:40    305s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:40    305s] Summary for sequential cells identification: 
[03/23 21:55:40    305s]   Identified SBFF number: 112
[03/23 21:55:40    305s]   Identified MBFF number: 0
[03/23 21:55:40    305s]   Identified SB Latch number: 0
[03/23 21:55:40    305s]   Identified MB Latch number: 0
[03/23 21:55:40    305s]   Not identified SBFF number: 8
[03/23 21:55:40    305s]   Not identified MBFF number: 0
[03/23 21:55:40    305s]   Not identified SB Latch number: 0
[03/23 21:55:40    305s]   Not identified MB Latch number: 0
[03/23 21:55:40    305s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:40    305s]  Visiting view : setupAnalysis
[03/23 21:55:40    305s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:40    305s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:40    305s]  Visiting view : holdAnalysis
[03/23 21:55:40    305s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:40    305s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:40    305s] TLC MultiMap info (StdDelay):
[03/23 21:55:40    305s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:40    305s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:40    305s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:40    305s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:40    305s]  Setting StdDelay to: 22.7ps
[03/23 21:55:40    305s] 
[03/23 21:55:40    305s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:40    305s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:40    305s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:40    305s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:40    305s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:55:40    305s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:40    305s] 
[03/23 21:55:40    305s] {RT rc-typ 0 4 4 0}
[03/23 21:55:41    306s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:06 mem=4379.8M
[03/23 21:55:41    306s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:06 mem=4379.8M
[03/23 21:55:41    306s] Creating Lib Analyzer, finished. 
[03/23 21:55:41    306s] OPTC: m1 20.0 20.0
[03/23 21:55:41    306s] Setting latch borrow mode to budget during optimization.
[03/23 21:55:41    306s] 
[03/23 21:55:41    306s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:41    306s] Deleting Lib Analyzer.
[03/23 21:55:41    306s] 
[03/23 21:55:41    306s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:41    306s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:55:41    306s] 
[03/23 21:55:41    306s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:41    306s] Summary for sequential cells identification: 
[03/23 21:55:41    306s]   Identified SBFF number: 112
[03/23 21:55:41    306s]   Identified MBFF number: 0
[03/23 21:55:41    306s]   Identified SB Latch number: 0
[03/23 21:55:41    306s]   Identified MB Latch number: 0
[03/23 21:55:41    306s]   Not identified SBFF number: 8
[03/23 21:55:41    306s]   Not identified MBFF number: 0
[03/23 21:55:41    306s]   Not identified SB Latch number: 0
[03/23 21:55:41    306s]   Not identified MB Latch number: 0
[03/23 21:55:41    306s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:41    306s]  Visiting view : setupAnalysis
[03/23 21:55:41    306s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:41    306s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:41    306s]  Visiting view : holdAnalysis
[03/23 21:55:41    306s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:41    306s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:41    306s] TLC MultiMap info (StdDelay):
[03/23 21:55:41    306s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:41    306s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:41    306s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:41    306s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:41    306s]  Setting StdDelay to: 22.7ps
[03/23 21:55:41    306s] 
[03/23 21:55:41    306s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:41    306s] 
[03/23 21:55:41    306s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:41    306s] 
[03/23 21:55:41    306s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:41    306s] 
[03/23 21:55:41    306s] Creating Lib Analyzer ...
[03/23 21:55:41    306s] 
[03/23 21:55:41    306s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:55:41    306s] Summary for sequential cells identification: 
[03/23 21:55:41    306s]   Identified SBFF number: 112
[03/23 21:55:41    306s]   Identified MBFF number: 0
[03/23 21:55:41    306s]   Identified SB Latch number: 0
[03/23 21:55:41    306s]   Identified MB Latch number: 0
[03/23 21:55:41    306s]   Not identified SBFF number: 8
[03/23 21:55:41    306s]   Not identified MBFF number: 0
[03/23 21:55:41    306s]   Not identified SB Latch number: 0
[03/23 21:55:41    306s]   Not identified MB Latch number: 0
[03/23 21:55:41    306s]   Number of sequential cells which are not FFs: 34
[03/23 21:55:41    306s]  Visiting view : setupAnalysis
[03/23 21:55:41    306s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:41    306s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:41    306s]  Visiting view : holdAnalysis
[03/23 21:55:41    306s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:41    306s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:41    306s] TLC MultiMap info (StdDelay):
[03/23 21:55:41    306s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:41    306s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:41    306s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:55:41    306s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:55:41    306s]  Setting StdDelay to: 22.7ps
[03/23 21:55:41    306s] 
[03/23 21:55:41    306s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:55:41    306s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:55:41    306s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:55:41    306s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:55:41    306s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:55:41    306s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:55:41    306s] 
[03/23 21:55:41    306s] {RT rc-typ 0 4 4 0}
[03/23 21:55:42    307s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:07 mem=4379.8M
[03/23 21:55:42    307s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:07 mem=4379.8M
[03/23 21:55:42    307s] Creating Lib Analyzer, finished. 
[03/23 21:55:42    307s] 
[03/23 21:55:42    307s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 21:55:42    307s] *Info: worst delay setup view: setupAnalysis
[03/23 21:55:42    307s] Footprint list for hold buffering (delay unit: ps)
[03/23 21:55:42    307s] =================================================================
[03/23 21:55:42    307s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 21:55:42    307s] ------------------------------------------------------------------
[03/23 21:55:42    307s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 21:55:42    307s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 21:55:42    307s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 21:55:42    307s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 21:55:42    307s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 21:55:42    307s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 21:55:42    307s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 21:55:42    307s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 21:55:42    307s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 21:55:42    307s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 21:55:42    307s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 21:55:42    307s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 21:55:42    307s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 21:55:42    307s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 21:55:42    307s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 21:55:42    307s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 21:55:42    307s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 21:55:42    307s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 21:55:42    307s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 21:55:42    307s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 21:55:42    307s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 21:55:42    307s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 21:55:42    307s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 21:55:42    307s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 21:55:42    307s] =================================================================
[03/23 21:55:42    307s] Hold Timer stdDelay = 22.7ps
[03/23 21:55:42    307s]  Visiting view : holdAnalysis
[03/23 21:55:42    307s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:55:42    307s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:55:42    307s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 21:55:42    307s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4379.8M, EPOCH TIME: 1679622942.098184
[03/23 21:55:42    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:42    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:42    307s] 
[03/23 21:55:42    307s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:42    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.019, MEM:4379.8M, EPOCH TIME: 1679622942.117029
[03/23 21:55:42    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:42    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:42    307s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.175  |  0.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4378.4M, EPOCH TIME: 1679622942.184053
[03/23 21:55:42    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:42    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:42    307s] 
[03/23 21:55:42    307s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:42    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:4379.8M, EPOCH TIME: 1679622942.204133
[03/23 21:55:42    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:42    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:42    307s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 2907.8M, totSessionCpu=0:05:08 **
[03/23 21:55:42    307s] *** BuildHoldData #1 [finish] (optDesign #8) : cpu/real = 0:00:05.5/0:00:03.9 (1.4), totSession cpu/real = 0:05:07.7/0:06:05.8 (0.8), mem = 4054.8M
[03/23 21:55:42    307s] 
[03/23 21:55:42    307s] =============================================================================================
[03/23 21:55:42    307s]  Step TAT Report : BuildHoldData #1 / optDesign #8                              21.14-s109_1
[03/23 21:55:42    307s] =============================================================================================
[03/23 21:55:42    307s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:42    307s] ---------------------------------------------------------------------------------------------
[03/23 21:55:42    307s] [ ViewPruning            ]      6   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 21:55:42    307s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 21:55:42    307s] [ DrvReport              ]      2   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 21:55:42    307s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 21:55:42    307s] [ CellServerInit         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 21:55:42    307s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  35.2 % )     0:00:01.4 /  0:00:01.4    1.0
[03/23 21:55:42    307s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:42    307s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:42    307s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:42    307s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 21:55:42    307s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:42    307s] [ TimingUpdate           ]      8   0:00:00.7  (  19.3 % )     0:00:01.1 /  0:00:02.4    2.2
[03/23 21:55:42    307s] [ FullDelayCalc          ]      3   0:00:00.3  (   8.1 % )     0:00:00.3 /  0:00:01.0    3.2
[03/23 21:55:42    307s] [ TimingReport           ]      2   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    2.1
[03/23 21:55:42    307s] [ SaveTimingGraph        ]      1   0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:00.3    1.3
[03/23 21:55:42    307s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 21:55:42    307s] [ MISC                   ]          0:00:00.6  (  14.9 % )     0:00:00.6 /  0:00:00.7    1.2
[03/23 21:55:42    307s] ---------------------------------------------------------------------------------------------
[03/23 21:55:42    307s]  BuildHoldData #1 TOTAL             0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:05.5    1.4
[03/23 21:55:42    307s] ---------------------------------------------------------------------------------------------
[03/23 21:55:42    307s] 
[03/23 21:55:42    307s] *** HoldOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:05:07.7/0:06:05.8 (0.8), mem = 4054.8M
[03/23 21:55:42    307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.33
[03/23 21:55:42    307s] #optDebug: Start CG creation (mem=4054.8M)
[03/23 21:55:42    307s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 21:55:42    307s] (cpu=0:00:00.1, mem=4125.2M)
[03/23 21:55:42    307s]  ...processing cgPrt (cpu=0:00:00.1, mem=4125.2M)
[03/23 21:55:42    307s]  ...processing cgEgp (cpu=0:00:00.1, mem=4125.2M)
[03/23 21:55:42    307s]  ...processing cgPbk (cpu=0:00:00.1, mem=4125.2M)
[03/23 21:55:42    307s]  ...processing cgNrb(cpu=0:00:00.1, mem=4125.2M)
[03/23 21:55:42    307s]  ...processing cgObs (cpu=0:00:00.1, mem=4125.2M)
[03/23 21:55:42    307s]  ...processing cgCon (cpu=0:00:00.1, mem=4125.2M)
[03/23 21:55:42    307s]  ...processing cgPdm (cpu=0:00:00.1, mem=4125.2M)
[03/23 21:55:42    307s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4125.2M)
[03/23 21:55:42    307s] HoldSingleBuffer minRootGain=0.000
[03/23 21:55:42    307s] HoldSingleBuffer minRootGain=0.000
[03/23 21:55:42    307s] HoldSingleBuffer minRootGain=0.000
[03/23 21:55:42    307s] HoldSingleBuffer minRootGain=0.000
[03/23 21:55:42    307s] *info: Run optDesign holdfix with 6 threads.
[03/23 21:55:42    307s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:55:42    307s] --------------------------------------------------- 
[03/23 21:55:42    307s]    Hold Timing Summary  - Initial 
[03/23 21:55:42    307s] --------------------------------------------------- 
[03/23 21:55:42    307s]  Target slack:       0.0500 ns
[03/23 21:55:42    307s]  View: holdAnalysis 
[03/23 21:55:42    307s]    WNS:       0.1108  >>>  WNS:       0.0608 with TargetSlack
[03/23 21:55:42    307s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 21:55:42    307s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 21:55:42    307s]    Worst hold path end point: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/D
[03/23 21:55:42    307s] --------------------------------------------------- 
[03/23 21:55:42    307s] *** Hold timing is met. Hold fixing is not needed 
[03/23 21:55:42    307s] **INFO: total 0 insts, 0 nets marked don't touch
[03/23 21:55:42    307s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/23 21:55:42    307s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/23 21:55:42    307s] 
[03/23 21:55:42    307s] Capturing REF for hold ...
[03/23 21:55:42    307s]    Hold Timing Snapshot: (REF)
[03/23 21:55:42    307s]              All PG WNS: 0.000
[03/23 21:55:42    307s]              All PG TNS: 0.000
[03/23 21:55:42    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.33
[03/23 21:55:42    307s] *** HoldOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:07.8/0:06:05.9 (0.8), mem = 4238.1M
[03/23 21:55:42    307s] 
[03/23 21:55:42    307s] =============================================================================================
[03/23 21:55:42    307s]  Step TAT Report : HoldOpt #1 / optDesign #8                                    21.14-s109_1
[03/23 21:55:42    307s] =============================================================================================
[03/23 21:55:42    307s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:42    307s] ---------------------------------------------------------------------------------------------
[03/23 21:55:42    307s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:42    307s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  74.3 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 21:55:42    307s] [ MISC                   ]          0:00:00.0  (  25.4 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 21:55:42    307s] ---------------------------------------------------------------------------------------------
[03/23 21:55:42    307s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:55:42    307s] ---------------------------------------------------------------------------------------------
[03/23 21:55:42    307s] 
[03/23 21:55:42    307s] Running postRoute recovery in preEcoRoute mode
[03/23 21:55:42    307s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2945.3M, totSessionCpu=0:05:08 **
[03/23 21:55:42    307s]   DRV Snapshot: (TGT)
[03/23 21:55:42    307s]          Tran DRV: 0 (0)
[03/23 21:55:42    307s]           Cap DRV: 0 (0)
[03/23 21:55:42    307s]        Fanout DRV: 0 (17)
[03/23 21:55:42    307s]            Glitch: 0 (0)
[03/23 21:55:42    307s] Checking DRV degradation...
[03/23 21:55:42    307s] 
[03/23 21:55:42    307s] Recovery Manager:
[03/23 21:55:42    307s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:42    307s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:42    307s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:42    307s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 21:55:42    307s] 
[03/23 21:55:42    307s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 21:55:42    307s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4085.69M, totSessionCpu=0:05:08).
[03/23 21:55:42    307s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2945.4M, totSessionCpu=0:05:08 **
[03/23 21:55:42    307s] 
[03/23 21:55:42    307s]   DRV Snapshot: (REF)
[03/23 21:55:42    307s]          Tran DRV: 0 (0)
[03/23 21:55:42    307s]           Cap DRV: 0 (0)
[03/23 21:55:42    307s]        Fanout DRV: 0 (17)
[03/23 21:55:42    307s]            Glitch: 0 (0)
[03/23 21:55:42    307s] **INFO: Skipping refine place as no legal commits were detected
[03/23 21:55:42    307s] Latch borrow mode reset to max_borrow
[03/23 21:55:42    308s] **INFO: flowCheckPoint #35 FinalSummary
[03/23 21:55:42    308s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2_hold
[03/23 21:55:42    308s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2946.7M, totSessionCpu=0:05:08 **
[03/23 21:55:42    308s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4047.7M, EPOCH TIME: 1679622942.574814
[03/23 21:55:42    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:42    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:42    308s] 
[03/23 21:55:42    308s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:42    308s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.015, MEM:4079.7M, EPOCH TIME: 1679622942.589320
[03/23 21:55:42    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:42    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:42    308s] Saving timing graph ...
[03/23 21:55:42    308s] Done save timing graph
[03/23 21:55:42    308s] 
[03/23 21:55:42    308s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:55:42    308s] 
[03/23 21:55:42    308s] TimeStamp Deleting Cell Server End ...
[03/23 21:55:43    309s] Starting delay calculation for Hold views
[03/23 21:55:43    309s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:55:43    309s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 21:55:43    309s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:55:43    309s] #################################################################################
[03/23 21:55:43    309s] # Design Stage: PostRoute
[03/23 21:55:43    309s] # Design Name: PE_top
[03/23 21:55:43    309s] # Design Mode: 130nm
[03/23 21:55:43    309s] # Analysis Mode: MMMC OCV 
[03/23 21:55:43    309s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:55:43    309s] # Signoff Settings: SI On 
[03/23 21:55:43    309s] #################################################################################
[03/23 21:55:43    309s] Topological Sorting (REAL = 0:00:00.0, MEM = 4172.6M, InitMEM = 4172.6M)
[03/23 21:55:43    309s] Setting infinite Tws ...
[03/23 21:55:43    309s] First Iteration Infinite Tw... 
[03/23 21:55:43    309s] Calculate late delays in OCV mode...
[03/23 21:55:43    309s] Calculate early delays in OCV mode...
[03/23 21:55:43    309s] Start delay calculation (fullDC) (6 T). (MEM=4172.62)
[03/23 21:55:43    309s] End AAE Lib Interpolated Model. (MEM=4184.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:43    310s] Total number of fetched objects 2689
[03/23 21:55:43    310s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:55:43    310s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:43    310s] End delay calculation. (MEM=4249.46 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 21:55:43    310s] End delay calculation (fullDC). (MEM=4249.46 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 21:55:43    310s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 4249.5M) ***
[03/23 21:55:43    310s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4241.5M)
[03/23 21:55:43    310s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:55:43    310s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4241.5M)
[03/23 21:55:43    310s] Starting SI iteration 2
[03/23 21:55:43    310s] Calculate late delays in OCV mode...
[03/23 21:55:43    310s] Calculate early delays in OCV mode...
[03/23 21:55:43    310s] Start delay calculation (fullDC) (6 T). (MEM=4025.62)
[03/23 21:55:43    310s] End AAE Lib Interpolated Model. (MEM=4025.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:55:43    310s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:55:43    310s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:55:43    310s] Total number of fetched objects 2689
[03/23 21:55:43    310s] AAE_INFO-618: Total number of nets in the design is 2691,  0.0 percent of the nets selected for SI analysis
[03/23 21:55:43    310s] End delay calculation. (MEM=4261.69 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:55:43    310s] End delay calculation (fullDC). (MEM=4261.69 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 21:55:43    310s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4261.7M) ***
[03/23 21:55:44    310s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:05:11 mem=4267.7M)
[03/23 21:55:44    311s] Restoring timing graph ...
[03/23 21:55:44    311s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 21:55:44    311s] Done restore timing graph
[03/23 21:55:47    311s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.175  |  0.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 21:55:47    312s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4053.2M, EPOCH TIME: 1679622947.221496
[03/23 21:55:47    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] 
[03/23 21:55:47    312s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:47    312s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:4054.7M, EPOCH TIME: 1679622947.241581
[03/23 21:55:47    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:47    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] Density: 31.572%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4054.7M, EPOCH TIME: 1679622947.250236
[03/23 21:55:47    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] 
[03/23 21:55:47    312s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:47    312s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.028, MEM:4054.7M, EPOCH TIME: 1679622947.278189
[03/23 21:55:47    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:47    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4054.7M, EPOCH TIME: 1679622947.286730
[03/23 21:55:47    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] 
[03/23 21:55:47    312s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:55:47    312s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.017, MEM:4054.7M, EPOCH TIME: 1679622947.303666
[03/23 21:55:47    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:55:47    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] *** Final Summary (holdfix) CPU=0:00:03.9, REAL=0:00:05.0, MEM=4054.7M
[03/23 21:55:47    312s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 2891.3M, totSessionCpu=0:05:12 **
[03/23 21:55:47    312s]  ReSet Options after AAE Based Opt flow 
[03/23 21:55:47    312s] *** Finished optDesign ***
[03/23 21:55:47    312s] 
[03/23 21:55:47    312s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.8 real=0:00:10.7)
[03/23 21:55:47    312s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:47    312s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:55:47    312s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:47    312s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:06.8 real=0:00:04.9)
[03/23 21:55:47    312s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:55:47    312s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4054.7M)
[03/23 21:55:47    312s] Info: Destroy the CCOpt slew target map.
[03/23 21:55:47    312s] clean pInstBBox. size 0
[03/23 21:55:47    312s] All LLGs are deleted
[03/23 21:55:47    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:55:47    312s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4046.7M, EPOCH TIME: 1679622947.395681
[03/23 21:55:47    312s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4046.7M, EPOCH TIME: 1679622947.395789
[03/23 21:55:47    312s] Info: pop threads available for lower-level modules during optimization.
[03/23 21:55:47    312s] *** optDesign #8 [finish] : cpu/real = 0:00:11.9/0:00:10.8 (1.1), totSession cpu/real = 0:05:12.2/0:06:11.0 (0.8), mem = 4046.7M
[03/23 21:55:47    312s] 
[03/23 21:55:47    312s] =============================================================================================
[03/23 21:55:47    312s]  Final TAT Report : optDesign #8                                                21.14-s109_1
[03/23 21:55:47    312s] =============================================================================================
[03/23 21:55:47    312s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:55:47    312s] ---------------------------------------------------------------------------------------------
[03/23 21:55:47    312s] [ InitOpt                ]      1   0:00:00.9  (   8.1 % )     0:00:00.9 /  0:00:01.0    1.1
[03/23 21:55:47    312s] [ HoldOpt                ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 21:55:47    312s] [ ViewPruning            ]     10   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 21:55:47    312s] [ BuildHoldData          ]      1   0:00:02.5  (  23.6 % )     0:00:03.9 /  0:00:05.5    1.4
[03/23 21:55:47    312s] [ OptSummaryReport       ]      2   0:00:01.1  (  10.6 % )     0:00:04.8 /  0:00:04.0    0.8
[03/23 21:55:47    312s] [ DrvReport              ]      5   0:00:02.4  (  22.6 % )     0:00:02.4 /  0:00:00.3    0.1
[03/23 21:55:47    312s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:55:47    312s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   6.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 21:55:47    312s] [ CheckPlace             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 21:55:47    312s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 21:55:47    312s] [ TimingUpdate           ]     12   0:00:01.5  (  13.9 % )     0:00:02.1 /  0:00:04.6    2.2
[03/23 21:55:47    312s] [ FullDelayCalc          ]      6   0:00:00.6  (   5.3 % )     0:00:00.6 /  0:00:01.9    3.4
[03/23 21:55:47    312s] [ TimingReport           ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    2.0
[03/23 21:55:47    312s] [ GenerateReports        ]      2   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 21:55:47    312s] [ MISC                   ]          0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 21:55:47    312s] ---------------------------------------------------------------------------------------------
[03/23 21:55:47    312s]  optDesign #8 TOTAL                 0:00:10.8  ( 100.0 % )     0:00:10.8 /  0:00:11.9    1.1
[03/23 21:55:47    312s] ---------------------------------------------------------------------------------------------
[03/23 21:55:47    312s] 
[03/23 21:55:47    312s] <CMD> saveDesign db/PE_top_postroute_2.enc
[03/23 21:55:47    312s] The in-memory database contained RC information but was not saved. To save 
[03/23 21:55:47    312s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 21:55:47    312s] so it should only be saved when it is really desired.
[03/23 21:55:47    312s] #% Begin save design ... (date=03/23 21:55:47, mem=2852.9M)
[03/23 21:55:47    312s] % Begin Save ccopt configuration ... (date=03/23 21:55:47, mem=2852.9M)
[03/23 21:55:47    312s] % End Save ccopt configuration ... (date=03/23 21:55:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2852.9M, current mem=2852.9M)
[03/23 21:55:47    312s] % Begin Save netlist data ... (date=03/23 21:55:47, mem=2852.9M)
[03/23 21:55:47    312s] Writing Binary DB to db/PE_top_postroute_2.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:55:47    312s] % End Save netlist data ... (date=03/23 21:55:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2854.3M, current mem=2854.3M)
[03/23 21:55:47    312s] Saving symbol-table file in separate thread ...
[03/23 21:55:47    312s] Saving congestion map file in separate thread ...
[03/23 21:55:47    312s] Saving congestion map file db/PE_top_postroute_2.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:55:47    312s] % Begin Save AAE data ... (date=03/23 21:55:47, mem=2854.3M)
[03/23 21:55:47    312s] Saving AAE Data ...
[03/23 21:55:47    312s] % End Save AAE data ... (date=03/23 21:55:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2854.3M, current mem=2854.3M)
[03/23 21:55:48    312s] Saving preference file db/PE_top_postroute_2.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:55:48    312s] Saving mode setting ...
[03/23 21:55:48    312s] Saving global file ...
[03/23 21:55:48    312s] Saving Drc markers ...
[03/23 21:55:48    312s] ... No Drc file written since there is no markers found.
[03/23 21:55:48    312s] % Begin Save routing data ... (date=03/23 21:55:48, mem=2854.4M)
[03/23 21:55:48    312s] Saving route file ...
[03/23 21:55:48    312s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4017.2M) ***
[03/23 21:55:48    312s] % End Save routing data ... (date=03/23 21:55:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=2854.6M, current mem=2854.6M)
[03/23 21:55:48    312s] Saving special route data file in separate thread ...
[03/23 21:55:48    312s] Saving PG file in separate thread ...
[03/23 21:55:48    312s] Saving placement file in separate thread ...
[03/23 21:55:48    312s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:55:48    312s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:55:48    312s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:48    312s] Saving PG file db/PE_top_postroute_2.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:55:48 2023)
[03/23 21:55:48    312s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4047.2M) ***
[03/23 21:55:49    312s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=4047.2M) ***
[03/23 21:55:49    312s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:55:49    312s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:49    312s] Saving property file db/PE_top_postroute_2.enc.dat.tmp/PE_top.prop
[03/23 21:55:49    312s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4039.2M) ***
[03/23 21:55:49    312s] #Saving pin access data to file db/PE_top_postroute_2.enc.dat.tmp/PE_top.apa ...
[03/23 21:55:49    312s] #
[03/23 21:55:49    312s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_2.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:55:49    312s] Saving preRoute extraction data in directory 'db/PE_top_postroute_2.enc.dat.tmp/extraction/' ...
[03/23 21:55:49    312s] Checksum of RCGrid density data::96
[03/23 21:55:49    312s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:49    312s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:49    312s] % Begin Save power constraints data ... (date=03/23 21:55:49, mem=2854.6M)
[03/23 21:55:49    312s] % End Save power constraints data ... (date=03/23 21:55:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2854.6M, current mem=2854.6M)
[03/23 21:55:50    313s] Generated self-contained design PE_top_postroute_2.enc.dat.tmp
[03/23 21:55:50    313s] #% End save design ... (date=03/23 21:55:50, total cpu=0:00:00.8, real=0:00:03.0, peak res=2854.9M, current mem=2854.9M)
[03/23 21:55:50    313s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:55:50    313s] 
[03/23 21:55:50    313s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 21:55:50    313s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 21:55:50    313s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 21:55:50    313s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 21:55:50    313s] <CMD> saveDesign db/PE_top_place_cts_route.enc
[03/23 21:55:50    313s] The in-memory database contained RC information but was not saved. To save 
[03/23 21:55:50    313s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 21:55:50    313s] so it should only be saved when it is really desired.
[03/23 21:55:50    313s] #% Begin save design ... (date=03/23 21:55:50, mem=2854.9M)
[03/23 21:55:50    313s] % Begin Save ccopt configuration ... (date=03/23 21:55:50, mem=2854.9M)
[03/23 21:55:50    313s] % End Save ccopt configuration ... (date=03/23 21:55:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2854.9M, current mem=2854.9M)
[03/23 21:55:50    313s] % Begin Save netlist data ... (date=03/23 21:55:50, mem=2854.9M)
[03/23 21:55:50    313s] Writing Binary DB to db/PE_top_place_cts_route.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:55:50    313s] % End Save netlist data ... (date=03/23 21:55:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2854.9M, current mem=2854.9M)
[03/23 21:55:50    313s] Saving symbol-table file in separate thread ...
[03/23 21:55:50    313s] Saving congestion map file in separate thread ...
[03/23 21:55:50    313s] Saving congestion map file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:55:50    313s] % Begin Save AAE data ... (date=03/23 21:55:50, mem=2854.9M)
[03/23 21:55:50    313s] Saving AAE Data ...
[03/23 21:55:50    313s] % End Save AAE data ... (date=03/23 21:55:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2854.9M, current mem=2854.9M)
[03/23 21:55:51    313s] Saving preference file db/PE_top_place_cts_route.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:55:51    313s] Saving mode setting ...
[03/23 21:55:51    313s] Saving global file ...
[03/23 21:55:51    313s] Saving Drc markers ...
[03/23 21:55:51    313s] ... No Drc file written since there is no markers found.
[03/23 21:55:51    313s] % Begin Save routing data ... (date=03/23 21:55:51, mem=2854.9M)
[03/23 21:55:51    313s] Saving route file ...
[03/23 21:55:51    313s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4015.7M) ***
[03/23 21:55:51    313s] % End Save routing data ... (date=03/23 21:55:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2854.9M, current mem=2854.9M)
[03/23 21:55:51    313s] Saving special route data file in separate thread ...
[03/23 21:55:51    313s] Saving PG file in separate thread ...
[03/23 21:55:51    313s] Saving placement file in separate thread ...
[03/23 21:55:51    313s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:55:51    313s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:55:51    313s] Saving PG file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:55:51 2023)
[03/23 21:55:51    313s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4045.7M) ***
[03/23 21:55:51    313s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:52    313s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=4045.7M) ***
[03/23 21:55:52    313s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:55:52    313s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:52    313s] Saving property file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.prop
[03/23 21:55:52    313s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4037.7M) ***
[03/23 21:55:52    313s] #Saving pin access data to file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.apa ...
[03/23 21:55:52    313s] #
[03/23 21:55:52    313s] Saving preRoute extracted patterns in file 'db/PE_top_place_cts_route.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:55:52    313s] Saving preRoute extraction data in directory 'db/PE_top_place_cts_route.enc.dat.tmp/extraction/' ...
[03/23 21:55:52    313s] Checksum of RCGrid density data::96
[03/23 21:55:52    313s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:52    313s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:55:52    313s] % Begin Save power constraints data ... (date=03/23 21:55:52, mem=2855.0M)
[03/23 21:55:52    313s] % End Save power constraints data ... (date=03/23 21:55:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2855.0M, current mem=2855.0M)
[03/23 21:55:53    313s] Generated self-contained design PE_top_place_cts_route.enc.dat.tmp
[03/23 21:55:53    313s] #% End save design ... (date=03/23 21:55:53, total cpu=0:00:00.8, real=0:00:03.0, peak res=2855.0M, current mem=2855.0M)
[03/23 21:55:53    313s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:55:53    313s] 
[03/23 21:55:53    314s] <CMD> zoomBox -110.65900 -9.42400 350.33600 403.26500
[03/23 21:56:04    315s] <CMD> zoomBox -172.85700 -96.30400 465.19800 474.89100
[03/23 21:56:04    315s] <CMD> zoomBox -212.47700 -150.92800 538.17500 521.06600
[03/23 21:56:05    315s] <CMD> zoomBox -259.08900 -215.19100 624.03100 575.39000
[03/23 21:56:05    315s] <CMD> zoomBox -144.49800 -29.61100 397.84900 455.90500
[03/23 21:56:19    317s] <CMD> zoomBox -247.16900 -131.74300 503.48400 540.25200
[03/23 21:56:20    317s] <CMD> zoomBox -49.43200 115.19700 342.41500 465.98400
[03/23 21:56:21    317s] <CMD> zoomBox -85.12500 72.16800 375.87200 484.85900
[03/23 21:56:25    317s] <CMD> addFiller -cell {FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR} -prefix FILLCELL
[03/23 21:56:25    317s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[03/23 21:56:25    317s] Type 'man IMPSP-5217' for more detail.
[03/23 21:56:25    317s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:4015.9M, EPOCH TIME: 1679622985.868431
[03/23 21:56:25    317s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:4015.9M, EPOCH TIME: 1679622985.868601
[03/23 21:56:25    317s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4015.9M, EPOCH TIME: 1679622985.868699
[03/23 21:56:25    317s] Processing tracks to init pin-track alignment.
[03/23 21:56:25    317s] z: 2, totalTracks: 1
[03/23 21:56:25    317s] z: 4, totalTracks: 1
[03/23 21:56:25    317s] z: 6, totalTracks: 1
[03/23 21:56:25    317s] z: 8, totalTracks: 1
[03/23 21:56:25    317s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:56:25    317s] All LLGs are deleted
[03/23 21:56:25    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:56:25    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:56:25    317s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:4015.9M, EPOCH TIME: 1679622985.871113
[03/23 21:56:25    317s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:4015.9M, EPOCH TIME: 1679622985.871311
[03/23 21:56:25    317s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4015.9M, EPOCH TIME: 1679622985.871899
[03/23 21:56:25    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:56:25    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:56:25    317s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:4111.9M, EPOCH TIME: 1679622985.875108
[03/23 21:56:25    317s] Max number of tech site patterns supported in site array is 256.
[03/23 21:56:25    317s] Core basic site is IBM13SITE
[03/23 21:56:25    317s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:4111.9M, EPOCH TIME: 1679622985.883296
[03/23 21:56:25    317s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 21:56:25    317s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 21:56:25    317s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.025, REAL:0.011, MEM:4111.9M, EPOCH TIME: 1679622985.894062
[03/23 21:56:25    317s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 21:56:25    317s] SiteArray: use 413,696 bytes
[03/23 21:56:25    317s] SiteArray: current memory after site array memory allocation 4111.9M
[03/23 21:56:25    317s] SiteArray: FP blocked sites are writable
[03/23 21:56:25    317s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:56:25    317s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:4079.9M, EPOCH TIME: 1679622985.900048
[03/23 21:56:25    317s] Process 53715 wires and vias for routing blockage analysis
[03/23 21:56:25    317s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.042, REAL:0.015, MEM:4111.9M, EPOCH TIME: 1679622985.915535
[03/23 21:56:25    317s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 21:56:25    317s] Atter site array init, number of instance map data is 0.
[03/23 21:56:25    317s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.084, REAL:0.042, MEM:4111.9M, EPOCH TIME: 1679622985.916915
[03/23 21:56:25    317s] 
[03/23 21:56:25    317s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:56:25    317s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.048, MEM:4015.9M, EPOCH TIME: 1679622985.919587
[03/23 21:56:25    317s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4015.9M, EPOCH TIME: 1679622985.919728
[03/23 21:56:25    317s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:4015.9M, EPOCH TIME: 1679622985.922628
[03/23 21:56:25    317s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4015.9MB).
[03/23 21:56:25    317s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.097, REAL:0.055, MEM:4015.9M, EPOCH TIME: 1679622985.923342
[03/23 21:56:25    317s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.098, REAL:0.055, MEM:4015.9M, EPOCH TIME: 1679622985.923437
[03/23 21:56:25    317s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:4015.9M, EPOCH TIME: 1679622985.923524
[03/23 21:56:25    317s]   Signal wire search tree: 50811 elements. (cpu=0:00:00.0, mem=0.0M)
[03/23 21:56:25    317s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.016, REAL:0.016, MEM:4015.9M, EPOCH TIME: 1679622985.939198
[03/23 21:56:25    317s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:4015.9M, EPOCH TIME: 1679622985.943332
[03/23 21:56:25    317s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:4015.9M, EPOCH TIME: 1679622985.943519
[03/23 21:56:25    317s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:4015.9M, EPOCH TIME: 1679622985.943683
[03/23 21:56:25    317s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:4015.9M, EPOCH TIME: 1679622985.943787
[03/23 21:56:25    317s] AddFiller init all instances time CPU:0.000, REAL:0.000
[03/23 21:56:26    318s] AddFiller main function time CPU:0.247, REAL:0.239
[03/23 21:56:26    318s] Filler instance commit time CPU:0.063, REAL:0.064
[03/23 21:56:26    318s] *INFO: Adding fillers to top-module.
[03/23 21:56:26    318s] *INFO:   Added 191 filler insts (cell FILL64TR / prefix FILLCELL).
[03/23 21:56:26    318s] *INFO:   Added 240 filler insts (cell FILL32TR / prefix FILLCELL).
[03/23 21:56:26    318s] *INFO:   Added 842 filler insts (cell FILL16TR / prefix FILLCELL).
[03/23 21:56:26    318s] *INFO:   Added 1207 filler insts (cell FILL8TR / prefix FILLCELL).
[03/23 21:56:26    318s] *INFO:   Added 1324 filler insts (cell FILL4TR / prefix FILLCELL).
[03/23 21:56:26    318s] *INFO:   Added 1345 filler insts (cell FILL2TR / prefix FILLCELL).
[03/23 21:56:26    318s] *INFO:   Added 1333 filler insts (cell FILL1TR / prefix FILLCELL).
[03/23 21:56:26    318s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.254, REAL:0.240, MEM:4015.9M, EPOCH TIME: 1679622986.184019
[03/23 21:56:26    318s] *INFO: Total 6482 filler insts added - prefix FILLCELL (CPU: 0:00:00.4).
[03/23 21:56:26    318s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.254, REAL:0.240, MEM:4015.9M, EPOCH TIME: 1679622986.184142
[03/23 21:56:26    318s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:4015.9M, EPOCH TIME: 1679622986.184207
[03/23 21:56:26    318s] For 6482 new insts, 6482 new gnd-pin connections were made to global net 'VSS'.
[03/23 21:56:26    318s] 6482 new pwr-pin connections were made to global net 'VDD'.
[03/23 21:56:26    318s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/23 21:56:26    318s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.003, REAL:0.003, MEM:4015.9M, EPOCH TIME: 1679622986.187167
[03/23 21:56:26    318s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.258, REAL:0.244, MEM:4015.9M, EPOCH TIME: 1679622986.187247
[03/23 21:56:26    318s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.258, REAL:0.244, MEM:4015.9M, EPOCH TIME: 1679622986.187324
[03/23 21:56:26    318s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:4015.9M, EPOCH TIME: 1679622986.187492
[03/23 21:56:26    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9104).
[03/23 21:56:26    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:56:26    318s] All LLGs are deleted
[03/23 21:56:26    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:56:26    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:56:26    318s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4015.9M, EPOCH TIME: 1679622986.193051
[03/23 21:56:26    318s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:4015.5M, EPOCH TIME: 1679622986.193787
[03/23 21:56:26    318s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.012, REAL:0.008, MEM:4011.5M, EPOCH TIME: 1679622986.195373
[03/23 21:56:26    318s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.388, REAL:0.327, MEM:4011.5M, EPOCH TIME: 1679622986.195488
[03/23 21:56:26    318s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 21:56:26    318s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 21:56:26    318s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 21:56:26    318s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 21:56:26    318s] <CMD> fixVia -minCut
[03/23 21:56:26    318s] ### import design signature (146): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1184407522 inst_pattern=1
[03/23 21:56:26    318s] 
Start fixing mincut vias at Thu Mar 23 21:56:26 2023
No minimum cut violation markers found on special net vias.
[03/23 21:56:26    318s] End fixing mincut vias at Thu Mar 23 21:56:26 2023
<CMD> fixVia -minStep
[03/23 21:56:26    318s] 
Start fixing minstep vias at Thu Mar 23 21:56:26 2023
**WARN: (IMPPP-592):	No MINSTEP rule defined.
[03/23 21:56:26    318s] End fixing minstep vias at Thu Mar 23 21:56:26 2023
<CMD> fixVia -short
[03/23 21:56:26    318s] 
Start fixing short vias at Thu Mar 23 21:56:26 2023
End fixing short vias at Thu Mar 23 21:56:26 2023
<CMD> clearDrc
[03/23 21:56:26    318s]  *** Starting Verify Geometry (MEM: 4035.5) ***
[03/23 21:56:26    318s] 
[03/23 21:56:26    318s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/23 21:56:26    318s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 21:56:26    318s]   VERIFY GEOMETRY ...... Initializing
[03/23 21:56:26    318s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 21:56:26    318s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 21:56:26    318s]                   ...... bin size: 2560
[03/23 21:56:26    318s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/23 21:56:26    318s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/23 21:56:26    319s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 21:56:26    319s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 21:56:26    319s]   VERIFY GEOMETRY ...... Wiring         :  11 Viols.
[03/23 21:56:26    319s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 21:56:26    319s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 11 Viols. 0 Wrngs.
[03/23 21:56:26    319s] VG: elapsed time: 0.00
[03/23 21:56:26    319s] Begin Summary ...
[03/23 21:56:26    319s]   Cells       : 0
[03/23 21:56:26    319s]   SameNet     : 0
[03/23 21:56:26    319s]   Wiring      : 1
[03/23 21:56:26    319s]   Antenna     : 0
[03/23 21:56:26    319s]   Short       : 10
[03/23 21:56:26    319s]   Overlap     : 0
[03/23 21:56:26    319s] End Summary
[03/23 21:56:26    319s] 
[03/23 21:56:26    319s]   Verification Complete : 11 Viols.  0 Wrngs.
[03/23 21:56:26    319s] 
[03/23 21:56:26    319s] **********End: VERIFY GEOMETRY**********
[03/23 21:56:26    319s]  *** verify geometry (CPU: 0:00:00.7  MEM: 391.0M)
[03/23 21:56:26    319s] 
[03/23 21:56:26    319s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/23 21:56:26    319s] VERIFY_CONNECTIVITY use new engine.
[03/23 21:56:26    319s] 
[03/23 21:56:26    319s] ******** Start: VERIFY CONNECTIVITY ********
[03/23 21:56:26    319s] Start Time: Thu Mar 23 21:56:26 2023
[03/23 21:56:26    319s] 
[03/23 21:56:26    319s] Design Name: PE_top
[03/23 21:56:26    319s] Database Units: 1000
[03/23 21:56:26    319s] Design Boundary: (0.0000, 0.0000) (300.0000, 400.0000)
[03/23 21:56:26    319s] Error Limit = 1000000; Warning Limit = 500000
[03/23 21:56:26    319s] Check specified nets
[03/23 21:56:26    319s] Use 6 pthreads
[03/23 21:56:26    319s] Net pe_in_pk_PE_state__0_: Found a geometry with bounding box (-0.08,399.24) (0.08,400.00) outside the design boundary.
[03/23 21:56:26    319s] Violations for such geometries will be reported.
[03/23 21:56:26    319s] Net pe_out_pk_PE_state__2_: Found a geometry with bounding box (-0.08,0.00) (0.08,0.76) outside the design boundary.
[03/23 21:56:26    319s] Violations for such geometries will be reported.
[03/23 21:56:26    319s] Net pe_in_pk_A__3__7_: Found a geometry with bounding box (0.00,399.89) (0.60,400.09) outside the design boundary.
[03/23 21:56:26    319s] Violations for such geometries will be reported.
[03/23 21:56:26    319s] Net clk: Found a geometry with bounding box (0.00,-0.08) (0.76,0.08) outside the design boundary.
[03/23 21:56:26    319s] Violations for such geometries will be reported.
[03/23 21:56:26    319s] Net pe_in_pk_wrb_data__7_: Found a geometry with bounding box (299.91,399.24) (300.07,400.00) outside the design boundary.
[03/23 21:56:26    319s] Violations for such geometries will be reported.
[03/23 21:56:27    319s] 
[03/23 21:56:27    319s] Begin Summary 
[03/23 21:56:27    319s]   Found no problems or warnings.
[03/23 21:56:27    319s] End Summary
[03/23 21:56:27    319s] 
[03/23 21:56:27    319s] End Time: Thu Mar 23 21:56:27 2023
[03/23 21:56:27    319s] Time Elapsed: 0:00:01.0
[03/23 21:56:27    319s] 
[03/23 21:56:27    319s] ******** End: VERIFY CONNECTIVITY ********
[03/23 21:56:27    319s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 21:56:27    319s]   (CPU Time: 0:00:00.2  MEM: 32.000M)
[03/23 21:56:27    319s] 
[03/23 21:56:27    319s] <CMD> verifyProcessAntenna -error 1000000
[03/23 21:56:27    319s] 
[03/23 21:56:27    319s] ******* START VERIFY ANTENNA ********
[03/23 21:56:27    319s] Report File: PE_top.antenna.rpt
[03/23 21:56:27    319s] LEF Macro File: PE_top.antenna.lef
[03/23 21:56:27    319s] Verification Complete: 0 Violations
[03/23 21:56:27    319s] ******* DONE VERIFY ANTENNA ********
[03/23 21:56:27    319s] (CPU Time: 0:00:00.2  MEM: 0.000M)
[03/23 21:56:27    319s] 
[03/23 21:56:27    319s] <CMD> detailRoute -fix_drc
[03/23 21:56:27    319s] #% Begin detailRoute (date=03/23 21:56:27, mem=2904.3M)
[03/23 21:56:27    319s] 
[03/23 21:56:27    319s] detailRoute -fix_drc
[03/23 21:56:27    319s] 
[03/23 21:56:27    319s] #Start detailRoute on Thu Mar 23 21:56:27 2023
[03/23 21:56:27    319s] #
[03/23 21:56:27    319s] ### Time Record (detailRoute) is installed.
[03/23 21:56:27    319s] ### Time Record (Pre Callback) is installed.
[03/23 21:56:27    319s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_55rIUI.rcdb.d/PE_top.rcdb.d': 2689 access done (mem: 4125.500M)
[03/23 21:56:27    319s] ### Time Record (Pre Callback) is uninstalled.
[03/23 21:56:27    319s] ### Time Record (DB Import) is installed.
[03/23 21:56:27    319s] ### Time Record (Timing Data Generation) is installed.
[03/23 21:56:27    319s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 21:56:27    319s] 
[03/23 21:56:27    319s] Trim Metal Layers:
[03/23 21:56:27    319s] LayerId::1 widthSet size::1
[03/23 21:56:27    319s] LayerId::2 widthSet size::1
[03/23 21:56:27    319s] LayerId::3 widthSet size::1
[03/23 21:56:27    319s] LayerId::4 widthSet size::1
[03/23 21:56:27    319s] LayerId::5 widthSet size::1
[03/23 21:56:27    319s] LayerId::6 widthSet size::1
[03/23 21:56:27    319s] LayerId::7 widthSet size::1
[03/23 21:56:27    319s] LayerId::8 widthSet size::1
[03/23 21:56:27    319s] eee: pegSigSF::1.070000
[03/23 21:56:27    319s] Initializing multi-corner resistance tables ...
[03/23 21:56:27    319s] eee: l::1 avDens::0.108611 usedTrk::967.722219 availTrk::8910.000000 sigTrk::967.722219
[03/23 21:56:27    319s] eee: l::2 avDens::0.159757 usedTrk::1394.681389 availTrk::8730.000000 sigTrk::1394.681389
[03/23 21:56:27    319s] eee: l::3 avDens::0.090546 usedTrk::880.108328 availTrk::9720.000000 sigTrk::880.108328
[03/23 21:56:27    319s] eee: l::4 avDens::0.033676 usedTrk::327.333332 availTrk::9720.000000 sigTrk::327.333332
[03/23 21:56:27    319s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:56:27    319s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:56:27    319s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:56:27    319s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 21:56:27    319s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.094449 aWlH=0.000000 lMod=0 pMax=0.832600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 21:56:27    319s] ### Net info: total nets: 2691
[03/23 21:56:27    319s] ### Net info: dirty nets: 0
[03/23 21:56:27    319s] ### Net info: marked as disconnected nets: 0
[03/23 21:56:27    319s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:56:27    319s] #num needed restored net=0
[03/23 21:56:27    319s] #need_extraction net=0 (total=2691)
[03/23 21:56:27    319s] ### Net info: fully routed nets: 2689
[03/23 21:56:27    319s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:56:27    319s] ### Net info: unrouted nets: 0
[03/23 21:56:27    319s] ### Net info: re-extraction nets: 0
[03/23 21:56:27    319s] ### Net info: ignored nets: 0
[03/23 21:56:27    319s] ### Net info: skip routing nets: 0
[03/23 21:56:27    319s] #Start reading timing information from file .timing_file_219604.tif.gz ...
[03/23 21:56:27    319s] #Read in timing information for 68 ports, 2622 instances from timing file .timing_file_219604.tif.gz.
[03/23 21:56:27    319s] ### import design signature (147): route=711764663 fixed_route=1245015024 flt_obj=0 vio=294925831 swire=282492057 shield_wire=1 net_attr=1844901381 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850696156 pin_access=1184407522 inst_pattern=1
[03/23 21:56:27    319s] ### Time Record (DB Import) is uninstalled.
[03/23 21:56:27    319s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 21:56:27    319s] #RTESIG:78da95934d6bc3300c8677deaf106e0f1dac99a524fe3876d06b364ab76b481ba7041207
[03/23 21:56:27    319s] #       1207b6fdfab9650c36dab8f5d17afc4a7a25cfe6efeb0d30c20893e5805ce708d986880b
[03/23 21:56:27    319s] #       524b14a49f08731f7a7b66f7b3f9cbeb16e31430e2a7038baae90af708e3607a188c73b5
[03/23 21:56:27    319s] #       3d3cfc70094255348381c5aeeb9ab30c69f197293f6dd1d67b284d558c8dfb878b5882eb
[03/23 21:56:27    319s] #       c72945a11260b6b386c16270bd0f9cc5244760a7cc012e8e4319a52f8ab5a6acc7765a4b
[03/23 21:56:27    319s] #       490d82441a4b1ec3a2b6ce1c4c7f96d43205d6eff3b62b4d13ed6a3b2dacb50e3a8d487f
[03/23 21:56:27    319s] #       bd9b761a8fd3bb09bf493d9531104532bc44c2c783bd097985015211b055b65d67d96abb
[03/23 21:56:27    319s] #       997614a546a0e92179465c37785418dc5b54caab0daeb065d1975ecfd8b1bd44cadf15bf
[03/23 21:56:27    319s] #       4811576928272171df41f1315d3ea14820993683d0ffbb603adf6298916146fbb28f50a0
[03/23 21:56:27    319s] #       6e22ffc92357b7fe2eafeac6e4fea9e089bfaaa2c3d7c5d777dfe5c18f84
[03/23 21:56:27    319s] #
[03/23 21:56:27    319s] #Using multithreading with 6 threads.
[03/23 21:56:27    319s] ### Time Record (Data Preparation) is installed.
[03/23 21:56:27    319s] #Start routing data preparation on Thu Mar 23 21:56:27 2023
[03/23 21:56:27    319s] #
[03/23 21:56:27    319s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:56:27    319s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:56:27    319s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:56:27    319s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:56:27    319s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:56:27    319s] #Build and mark too close pins for the same net.
[03/23 21:56:27    319s] ### Time Record (Cell Pin Access) is installed.
[03/23 21:56:27    319s] #Initial pin access analysis.
[03/23 21:56:27    319s] #Detail pin access analysis.
[03/23 21:56:27    319s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 21:56:27    319s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:56:27    319s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:56:27    319s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:56:27    319s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:56:27    319s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:56:27    319s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:56:27    319s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:56:27    319s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:56:27    319s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2908.43 (MB), peak = 3198.20 (MB)
[03/23 21:56:27    319s] #Regenerating Ggrids automatically.
[03/23 21:56:27    319s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:56:27    319s] #Using automatically generated G-grids.
[03/23 21:56:27    319s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:56:27    319s] #Done routing data preparation.
[03/23 21:56:27    319s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2910.23 (MB), peak = 3198.20 (MB)
[03/23 21:56:27    319s] ### Time Record (Data Preparation) is uninstalled.
[03/23 21:56:27    319s] ### Time Record (Detail Routing) is installed.
[03/23 21:56:27    319s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 21:56:27    319s] #
[03/23 21:56:27    319s] #Start Detail Routing..
[03/23 21:56:27    319s] #start initial detail routing ...
[03/23 21:56:27    319s] ### Design has 2 dirty nets, 6482 dirty-areas), has valid drcs
[03/23 21:56:27    319s] #   number of violations = 11
[03/23 21:56:27    319s] #
[03/23 21:56:27    319s] #    By Layer and Type :
[03/23 21:56:27    319s] #	          SpacV   Totals
[03/23 21:56:27    319s] #	M1            1        1
[03/23 21:56:27    319s] #	M2           10       10
[03/23 21:56:27    319s] #	Totals       11       11
[03/23 21:56:27    319s] #6482 out of 9104 instances (71.2%) need to be verified(marked ipoed), dirty area = 72.5%.
[03/23 21:56:27    321s] ### Routing stats: dirty-area = 99.95%
[03/23 21:56:27    321s] #   number of violations = 0
[03/23 21:56:27    321s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2920.26 (MB), peak = 3198.20 (MB)
[03/23 21:56:27    321s] #Complete Detail Routing.
[03/23 21:56:27    321s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 21:56:27    321s] #Total wire length = 87080 um.
[03/23 21:56:27    321s] #Total half perimeter of net bounding box = 73305 um.
[03/23 21:56:27    321s] #Total wire length on LAYER M1 = 0 um.
[03/23 21:56:27    321s] #Total wire length on LAYER M2 = 49543 um.
[03/23 21:56:27    321s] #Total wire length on LAYER M3 = 26879 um.
[03/23 21:56:27    321s] #Total wire length on LAYER M4 = 10658 um.
[03/23 21:56:27    321s] #Total wire length on LAYER M5 = 0 um.
[03/23 21:56:27    321s] #Total wire length on LAYER M6 = 0 um.
[03/23 21:56:27    321s] #Total wire length on LAYER MQ = 0 um.
[03/23 21:56:27    321s] #Total wire length on LAYER LM = 0 um.
[03/23 21:56:27    321s] #Total number of vias = 22522
[03/23 21:56:27    321s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 21:56:27    321s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 21:56:27    321s] #Up-Via Summary (total 22522):
[03/23 21:56:27    321s] #                   single-cut          multi-cut      Total
[03/23 21:56:27    321s] #-----------------------------------------------------------
[03/23 21:56:27    321s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 21:56:27    321s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 21:56:27    321s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 21:56:27    321s] #-----------------------------------------------------------
[03/23 21:56:27    321s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 21:56:27    321s] #
[03/23 21:56:27    321s] #Total number of DRC violations = 0
[03/23 21:56:27    321s] ### Time Record (Detail Routing) is uninstalled.
[03/23 21:56:27    321s] #Cpu time = 00:00:02
[03/23 21:56:27    321s] #Elapsed time = 00:00:00
[03/23 21:56:27    321s] #Increased memory = 15.91 (MB)
[03/23 21:56:27    321s] #Total memory = 2920.26 (MB)
[03/23 21:56:27    321s] #Peak memory = 3198.20 (MB)
[03/23 21:56:27    321s] ### detail_route design signature (154): route=1308247953 flt_obj=0 vio=1905142130 shield_wire=1
[03/23 21:56:27    321s] ### Time Record (DB Export) is installed.
[03/23 21:56:27    321s] ### export design design signature (155): route=1308247953 fixed_route=1245015024 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1945102941 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850696156 pin_access=2131412023 inst_pattern=1
[03/23 21:56:27    321s] #	no debugging net set
[03/23 21:56:28    321s] ### Time Record (DB Export) is uninstalled.
[03/23 21:56:28    321s] ### Time Record (Post Callback) is installed.
[03/23 21:56:28    321s] ### Time Record (Post Callback) is uninstalled.
[03/23 21:56:28    321s] #
[03/23 21:56:28    321s] #detailRoute statistics:
[03/23 21:56:28    321s] #Cpu time = 00:00:02
[03/23 21:56:28    321s] #Elapsed time = 00:00:01
[03/23 21:56:28    321s] #Increased memory = 13.10 (MB)
[03/23 21:56:28    321s] #Total memory = 2917.42 (MB)
[03/23 21:56:28    321s] #Peak memory = 3198.20 (MB)
[03/23 21:56:28    321s] #Number of warnings = 0
[03/23 21:56:28    321s] #Total number of warnings = 37
[03/23 21:56:28    321s] #Number of fails = 0
[03/23 21:56:28    321s] #Total number of fails = 0
[03/23 21:56:28    321s] #Complete detailRoute on Thu Mar 23 21:56:28 2023
[03/23 21:56:28    321s] #
[03/23 21:56:28    321s] ### import design signature (156): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2131412023 inst_pattern=1
[03/23 21:56:28    321s] ### Time Record (detailRoute) is uninstalled.
[03/23 21:56:28    321s] ### 
[03/23 21:56:28    321s] ###   Scalability Statistics
[03/23 21:56:28    321s] ### 
[03/23 21:56:28    321s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:56:28    321s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[03/23 21:56:28    321s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:56:28    321s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 21:56:28    321s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 21:56:28    321s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 21:56:28    321s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:56:28    321s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 21:56:28    321s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 21:56:28    321s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 21:56:28    321s] ###   Detail Routing                |        00:00:02|        00:00:00|             1.0|
[03/23 21:56:28    321s] ###   Entire Command                |        00:00:02|        00:00:01|             2.6|
[03/23 21:56:28    321s] ### --------------------------------+----------------+----------------+----------------+
[03/23 21:56:28    321s] ### 
[03/23 21:56:28    321s] #% End detailRoute (date=03/23 21:56:28, total cpu=0:00:02.1, real=0:00:01.0, peak res=2904.3M, current mem=2903.4M)
[03/23 21:56:28    321s] <CMD> saveDesign db/PE_top_final_prefill.enc
[03/23 21:56:28    321s] #% Begin save design ... (date=03/23 21:56:28, mem=2903.4M)
[03/23 21:56:28    321s] % Begin Save ccopt configuration ... (date=03/23 21:56:28, mem=2903.4M)
[03/23 21:56:28    321s] % End Save ccopt configuration ... (date=03/23 21:56:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2903.9M, current mem=2903.9M)
[03/23 21:56:28    321s] % Begin Save netlist data ... (date=03/23 21:56:28, mem=2903.9M)
[03/23 21:56:28    321s] Writing Binary DB to db/PE_top_final_prefill.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:56:28    321s] % End Save netlist data ... (date=03/23 21:56:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2904.6M, current mem=2904.6M)
[03/23 21:56:28    321s] Saving symbol-table file in separate thread ...
[03/23 21:56:28    321s] Saving congestion map file in separate thread ...
[03/23 21:56:28    321s] Saving congestion map file db/PE_top_final_prefill.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:56:28    321s] % Begin Save AAE data ... (date=03/23 21:56:28, mem=2904.8M)
[03/23 21:56:28    321s] Saving AAE Data ...
[03/23 21:56:28    321s] % End Save AAE data ... (date=03/23 21:56:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2904.8M, current mem=2904.8M)
[03/23 21:56:28    321s] Saving preference file db/PE_top_final_prefill.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:56:28    321s] Saving mode setting ...
[03/23 21:56:28    321s] Saving global file ...
[03/23 21:56:29    321s] Saving Drc markers ...
[03/23 21:56:29    321s] ... No Drc file written since there is no markers found.
[03/23 21:56:29    321s] % Begin Save routing data ... (date=03/23 21:56:29, mem=2905.4M)
[03/23 21:56:29    321s] Saving route file ...
[03/23 21:56:29    321s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4078.8M) ***
[03/23 21:56:29    321s] % End Save routing data ... (date=03/23 21:56:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2905.5M, current mem=2905.5M)
[03/23 21:56:29    321s] Saving special route data file in separate thread ...
[03/23 21:56:29    321s] Saving PG file in separate thread ...
[03/23 21:56:29    321s] Saving placement file in separate thread ...
[03/23 21:56:29    322s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:56:29    322s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:56:29    322s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:56:29    322s] Saving PG file db/PE_top_final_prefill.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:56:29 2023)
[03/23 21:56:29    322s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4108.8M) ***
[03/23 21:56:29    322s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4108.8M) ***
[03/23 21:56:29    322s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:56:29    322s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:56:30    322s] Saving property file db/PE_top_final_prefill.enc.dat.tmp/PE_top.prop
[03/23 21:56:30    322s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4100.8M) ***
[03/23 21:56:30    322s] #Saving pin access data to file db/PE_top_final_prefill.enc.dat.tmp/PE_top.apa ...
[03/23 21:56:30    322s] #
[03/23 21:56:30    322s] Saving preRoute extracted patterns in file 'db/PE_top_final_prefill.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:56:30    322s] Saving preRoute extraction data in directory 'db/PE_top_final_prefill.enc.dat.tmp/extraction/' ...
[03/23 21:56:30    322s] Checksum of RCGrid density data::96
[03/23 21:56:30    322s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:56:30    322s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:56:30    322s] % Begin Save power constraints data ... (date=03/23 21:56:30, mem=2905.6M)
[03/23 21:56:30    322s] % End Save power constraints data ... (date=03/23 21:56:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2905.6M, current mem=2905.6M)
[03/23 21:56:30    322s] Generated self-contained design PE_top_final_prefill.enc.dat.tmp
[03/23 21:56:31    322s] #% End save design ... (date=03/23 21:56:31, total cpu=0:00:00.9, real=0:00:03.0, peak res=2906.0M, current mem=2906.0M)
[03/23 21:56:31    322s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:56:31    322s] 
[03/23 21:56:31    322s] <CMD> report_timing     
[03/23 21:56:31    322s] <CMD> setMetalFill -layer {1 2 3 4} -minDensity 20 -preferredDensity 25 -maxDensity 80 -maxLength 4 -maxWidth 1 -windowSize 500 500 -windowStep 500 500
[03/23 21:56:31    322s] <CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 0 0 300.0 400.0
[03/23 21:56:31    322s]    _____________________________________________________________
[03/23 21:56:31    322s]   /  Design State
[03/23 21:56:31    322s]  +--------------------------------------------------------------
[03/23 21:56:31    322s]  | signal nets: 
[03/23 21:56:31    322s]  |    routed nets:     2664 (100.0% routed)
[03/23 21:56:31    322s]  |     total nets:     2664
[03/23 21:56:31    322s]  | clock nets: 
[03/23 21:56:31    322s]  |    routed nets:       25 (100.0% routed)
[03/23 21:56:31    322s]  |     total nets:       25
[03/23 21:56:31    322s]  +--------------------------------------------------------------
[03/23 21:56:31    322s] #################################################################################
[03/23 21:56:31    322s] # Design Stage: PostRoute
[03/23 21:56:31    322s] # Design Name: PE_top
[03/23 21:56:31    322s] # Design Mode: 130nm
[03/23 21:56:31    322s] # Analysis Mode: MMMC OCV 
[03/23 21:56:31    322s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:56:31    322s] # Signoff Settings: SI On 
[03/23 21:56:31    322s] #################################################################################
[03/23 21:56:31    322s]    _____________________________________________________________
[03/23 21:56:31    322s]   /  Design State
[03/23 21:56:31    322s]  +--------------------------------------------------------------
[03/23 21:56:31    322s]  | signal nets: 
[03/23 21:56:31    322s]  |    routed nets:     2664 (100.0% routed)
[03/23 21:56:31    322s]  |     total nets:     2664
[03/23 21:56:31    322s]  | clock nets: 
[03/23 21:56:31    322s]  |    routed nets:       25 (100.0% routed)
[03/23 21:56:31    322s]  |     total nets:       25
[03/23 21:56:31    322s]  +--------------------------------------------------------------
[03/23 21:56:31    322s] #################################################################################
[03/23 21:56:31    322s] # Design Stage: PostRoute
[03/23 21:56:31    322s] # Design Name: PE_top
[03/23 21:56:31    322s] # Design Mode: 130nm
[03/23 21:56:31    322s] # Analysis Mode: MMMC OCV 
[03/23 21:56:31    322s] # Parasitics Mode: No SPEF/RCDB 
[03/23 21:56:31    322s] # Signoff Settings: SI On 
[03/23 21:56:31    322s] #################################################################################
[03/23 21:56:31    322s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 21:56:31    322s] ### Net info: total nets: 2691
[03/23 21:56:31    322s] ### Net info: dirty nets: 0
[03/23 21:56:31    322s] ### Net info: marked as disconnected nets: 0
[03/23 21:56:31    322s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:56:31    322s] #num needed restored net=0
[03/23 21:56:31    322s] #need_extraction net=0 (total=2691)
[03/23 21:56:31    322s] ### Net info: fully routed nets: 2689
[03/23 21:56:31    322s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 21:56:31    322s] ### Net info: unrouted nets: 0
[03/23 21:56:31    322s] ### Net info: re-extraction nets: 0
[03/23 21:56:31    322s] ### Net info: ignored nets: 0
[03/23 21:56:31    322s] ### Net info: skip routing nets: 0
[03/23 21:56:31    322s] ### import design signature (157): route=2810193 fixed_route=2810193 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1554033719 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850696156 pin_access=2131412023 inst_pattern=1
[03/23 21:56:31    322s] #Extract in post route mode
[03/23 21:56:31    322s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 21:56:31    322s] #Fast data preparation for tQuantus.
[03/23 21:56:31    322s] #Start routing data preparation on Thu Mar 23 21:56:31 2023
[03/23 21:56:31    322s] #
[03/23 21:56:31    322s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:56:31    322s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:56:31    322s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:56:31    322s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:56:31    322s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:56:31    322s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:56:31    322s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:56:31    322s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:56:31    322s] #Regenerating Ggrids automatically.
[03/23 21:56:31    322s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:56:31    322s] #Using automatically generated G-grids.
[03/23 21:56:31    322s] #Done routing data preparation.
[03/23 21:56:31    322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2875.45 (MB), peak = 3198.20 (MB)
[03/23 21:56:31    322s] #Start routing data preparation on Thu Mar 23 21:56:31 2023
[03/23 21:56:31    322s] #
[03/23 21:56:31    322s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:56:31    322s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:56:31    322s] #Voltage range [0.000 - 1.200] has 2689 nets.
[03/23 21:56:31    322s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:56:31    322s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:56:31    322s] #Build and mark too close pins for the same net.
[03/23 21:56:31    322s] #Regenerating Ggrids automatically.
[03/23 21:56:31    322s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:56:31    322s] #Using automatically generated G-grids.
[03/23 21:56:31    322s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:56:31    322s] #Done routing data preparation.
[03/23 21:56:31    322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2881.01 (MB), peak = 3198.20 (MB)
[03/23 21:56:31    322s] #
[03/23 21:56:31    322s] #Start tQuantus RC extraction...
[03/23 21:56:31    322s] #Start building rc corner(s)...
[03/23 21:56:31    322s] #Number of RC Corner = 1
[03/23 21:56:31    322s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:56:31    322s] #M1 -> M1 (1)
[03/23 21:56:31    322s] #M2 -> M2 (2)
[03/23 21:56:31    322s] #M3 -> M3 (3)
[03/23 21:56:31    322s] #M4 -> M4 (4)
[03/23 21:56:31    322s] #M5 -> M5 (5)
[03/23 21:56:31    322s] #M6 -> M6 (6)
[03/23 21:56:31    322s] #MQ -> MQ (7)
[03/23 21:56:31    322s] #LM -> LM (8)
[03/23 21:56:31    322s] #SADV-On
[03/23 21:56:31    322s] # Corner(s) : 
[03/23 21:56:31    322s] #rc-typ [25.00]
[03/23 21:56:31    323s] # Corner id: 0
[03/23 21:56:31    323s] # Layout Scale: 1.000000
[03/23 21:56:31    323s] # Has Metal Fill model: yes
[03/23 21:56:31    323s] # Temperature was set
[03/23 21:56:31    323s] # Temperature : 25.000000
[03/23 21:56:31    323s] # Ref. Temp   : 25.000000
[03/23 21:56:31    323s] #SADV-Off
[03/23 21:56:31    323s] #total pattern=120 [8, 324]
[03/23 21:56:31    323s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:56:31    323s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:56:31    323s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:56:31    323s] #number model r/c [1,1] [8,324] read
[03/23 21:56:32    323s] #0 rcmodel(s) requires rebuild
[03/23 21:56:32    323s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2884.34 (MB), peak = 3198.20 (MB)
[03/23 21:56:32    323s] #Start building rc corner(s)...
[03/23 21:56:32    323s] #Number of RC Corner = 1
[03/23 21:56:32    323s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:56:32    323s] #M1 -> M1 (1)
[03/23 21:56:32    323s] #M2 -> M2 (2)
[03/23 21:56:32    323s] #M3 -> M3 (3)
[03/23 21:56:32    323s] #M4 -> M4 (4)
[03/23 21:56:32    323s] #M5 -> M5 (5)
[03/23 21:56:32    323s] #M6 -> M6 (6)
[03/23 21:56:32    323s] #MQ -> MQ (7)
[03/23 21:56:32    323s] #LM -> LM (8)
[03/23 21:56:32    323s] #SADV-On
[03/23 21:56:32    323s] # Corner(s) : 
[03/23 21:56:32    323s] #rc-typ [25.00]
[03/23 21:56:32    323s] # Corner id: 0
[03/23 21:56:32    323s] # Layout Scale: 1.000000
[03/23 21:56:32    323s] # Has Metal Fill model: yes
[03/23 21:56:32    323s] # Temperature was set
[03/23 21:56:32    323s] # Temperature : 25.000000
[03/23 21:56:32    323s] # Ref. Temp   : 25.000000
[03/23 21:56:32    323s] #SADV-Off
[03/23 21:56:32    323s] #total pattern=120 [8, 324]
[03/23 21:56:32    323s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:56:32    323s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:56:32    323s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:56:32    323s] #number model r/c [1,1] [8,324] read
[03/23 21:56:32    323s] #0 rcmodel(s) requires rebuild
[03/23 21:56:32    323s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2883.19 (MB), peak = 3198.20 (MB)
[03/23 21:56:32    323s] #Finish check_net_pin_list step Enter extract
[03/23 21:56:32    323s] #Start init net ripin tree building
[03/23 21:56:32    323s] #Finish init net ripin tree building
[03/23 21:56:32    323s] #Cpu time = 00:00:00
[03/23 21:56:32    323s] #Elapsed time = 00:00:00
[03/23 21:56:32    323s] #Increased memory = 0.00 (MB)
[03/23 21:56:32    323s] #Total memory = 2883.19 (MB)
[03/23 21:56:32    323s] #Peak memory = 3198.20 (MB)
[03/23 21:56:32    323s] #Using multithreading with 6 threads.
[03/23 21:56:32    323s] #begin processing metal fill model file
[03/23 21:56:32    323s] #end processing metal fill model file
[03/23 21:56:32    323s] #Length limit = 200 pitches
[03/23 21:56:32    323s] #opt mode = 2
[03/23 21:56:32    323s] #Finish check_net_pin_list step Fix net pin list
[03/23 21:56:32    323s] #Start generate extraction boxes.
[03/23 21:56:32    323s] #
[03/23 21:56:32    323s] #Extract using 30 x 30 Hboxes
[03/23 21:56:32    323s] #3x4 initial hboxes
[03/23 21:56:32    323s] #Use area based hbox pruning.
[03/23 21:56:32    323s] #0/0 hboxes pruned.
[03/23 21:56:32    323s] #Complete generating extraction boxes.
[03/23 21:56:32    323s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 21:56:32    323s] #Process 0 special clock nets for rc extraction
[03/23 21:56:32    323s] #Total 2689 nets were built. 73 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 21:56:33    325s] #Run Statistics for Extraction:
[03/23 21:56:33    325s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/23 21:56:33    325s] #   Increased memory =    61.41 (MB), total memory =  2945.23 (MB), peak memory =  3198.20 (MB)
[03/23 21:56:33    325s] #Register nets and terms for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d
[03/23 21:56:33    325s] #Finish registering nets and terms for rcdb.
[03/23 21:56:33    325s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2902.68 (MB), peak = 3198.20 (MB)
[03/23 21:56:33    325s] #RC Statistics: 14264 Res, 7436 Ground Cap, 3119 XCap (Edge to Edge)
[03/23 21:56:33    325s] #RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1833.92 (6342), Avg L-Edge Length: 10546.44 (4541)
[03/23 21:56:33    325s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d.
[03/23 21:56:33    325s] #Start writing RC data.
[03/23 21:56:33    325s] #Finish writing RC data
[03/23 21:56:33    325s] #Finish writing rcdb with 16954 nodes, 14265 edges, and 6694 xcaps
[03/23 21:56:33    325s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2898.89 (MB), peak = 3198.20 (MB)
[03/23 21:56:33    325s] Restoring parasitic data from file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d' ...
[03/23 21:56:33    325s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d' for reading (mem: 4096.578M)
[03/23 21:56:33    325s] Reading RCDB with compressed RC data.
[03/23 21:56:33    325s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d' for content verification (mem: 4096.578M)
[03/23 21:56:33    325s] Reading RCDB with compressed RC data.
[03/23 21:56:33    325s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d': 0 access done (mem: 4096.578M)
[03/23 21:56:33    325s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d': 0 access done (mem: 4096.578M)
[03/23 21:56:33    325s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4096.578M)
[03/23 21:56:33    325s] Following multi-corner parasitics specified:
[03/23 21:56:33    325s] 	/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d (rcdb)
[03/23 21:56:33    325s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d' for reading (mem: 4096.578M)
[03/23 21:56:33    325s] Reading RCDB with compressed RC data.
[03/23 21:56:33    325s] 		Cell PE_top has rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d specified
[03/23 21:56:33    325s] Cell PE_top, hinst 
[03/23 21:56:33    325s] processing rcdb (/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 21:56:33    325s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_FNSOGJ.rcdb.d': 0 access done (mem: 4112.578M)
[03/23 21:56:33    325s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4096.578M)
[03/23 21:56:33    325s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_C5kDUr.rcdb.d/PE_top.rcdb.d' for reading (mem: 4096.578M)
[03/23 21:56:33    325s] Reading RCDB with compressed RC data.
[03/23 21:56:34    325s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_C5kDUr.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4096.578M)
[03/23 21:56:34    325s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4096.578M)
[03/23 21:56:34    325s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4096.578M)
[03/23 21:56:34    325s] #
[03/23 21:56:34    325s] #Restore RCDB.
[03/23 21:56:34    325s] #
[03/23 21:56:34    325s] #Complete tQuantus RC extraction.
[03/23 21:56:34    325s] #Cpu time = 00:00:03
[03/23 21:56:34    325s] #Elapsed time = 00:00:03
[03/23 21:56:34    325s] #Increased memory = 17.89 (MB)
[03/23 21:56:34    325s] #Total memory = 2898.90 (MB)
[03/23 21:56:34    325s] #Peak memory = 3198.20 (MB)
[03/23 21:56:34    325s] #
[03/23 21:56:34    325s] #73 inserted nodes are removed
[03/23 21:56:34    325s] ### export design design signature (159): route=1877295363 fixed_route=1877295363 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2092680623 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850696156 pin_access=2131412023 inst_pattern=1
[03/23 21:56:34    325s] #	no debugging net set
[03/23 21:56:34    326s] ### import design signature (160): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2131412023 inst_pattern=1
[03/23 21:56:34    326s] #Start Inst Signature in MT(0)
[03/23 21:56:34    326s] #Start Net Signature in MT(3825183)
[03/23 21:56:34    326s] #Calculate SNet Signature in MT (46901309)
[03/23 21:56:34    326s] #Run time and memory report for RC extraction:
[03/23 21:56:34    326s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 21:56:34    326s] #Run Statistics for snet signature:
[03/23 21:56:34    326s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.31/6, scale score = 0.22.
[03/23 21:56:34    326s] #    Increased memory =     0.00 (MB), total memory =  2670.73 (MB), peak memory =  3198.20 (MB)
[03/23 21:56:34    326s] #Run Statistics for Net Final Signature:
[03/23 21:56:34    326s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:56:34    326s] #   Increased memory =     0.00 (MB), total memory =  2670.73 (MB), peak memory =  3198.20 (MB)
[03/23 21:56:34    326s] #Run Statistics for Net launch:
[03/23 21:56:34    326s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.07/6, scale score = 0.84.
[03/23 21:56:34    326s] #    Increased memory =     0.00 (MB), total memory =  2670.73 (MB), peak memory =  3198.20 (MB)
[03/23 21:56:34    326s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:56:34    326s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:56:34    326s] #   Increased memory =     0.00 (MB), total memory =  2670.73 (MB), peak memory =  3198.20 (MB)
[03/23 21:56:34    326s] #Run Statistics for net signature:
[03/23 21:56:34    326s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.97/6, scale score = 0.50.
[03/23 21:56:34    326s] #    Increased memory =     0.00 (MB), total memory =  2670.73 (MB), peak memory =  3198.20 (MB)
[03/23 21:56:34    326s] #Run Statistics for inst signature:
[03/23 21:56:34    326s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.52/6, scale score = 0.42.
[03/23 21:56:34    326s] #    Increased memory =    -0.27 (MB), total memory =  2670.73 (MB), peak memory =  3198.20 (MB)
[03/23 21:56:34    326s] Starting delay calculation for Setup views
[03/23 21:56:34    326s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:56:34    326s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 21:56:34    326s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:56:34    326s] #################################################################################
[03/23 21:56:34    326s] # Design Stage: PostRoute
[03/23 21:56:34    326s] # Design Name: PE_top
[03/23 21:56:34    326s] # Design Mode: 130nm
[03/23 21:56:34    326s] # Analysis Mode: MMMC OCV 
[03/23 21:56:34    326s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:56:34    326s] # Signoff Settings: SI On 
[03/23 21:56:34    326s] #################################################################################
[03/23 21:56:34    326s] Topological Sorting (REAL = 0:00:00.0, MEM = 3926.9M, InitMEM = 3926.9M)
[03/23 21:56:34    326s] Setting infinite Tws ...
[03/23 21:56:34    326s] First Iteration Infinite Tw... 
[03/23 21:56:34    326s] Calculate early delays in OCV mode...
[03/23 21:56:34    326s] Calculate late delays in OCV mode...
[03/23 21:56:34    326s] Start delay calculation (fullDC) (6 T). (MEM=3926.94)
[03/23 21:56:34    326s] End AAE Lib Interpolated Model. (MEM=3938.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:56:34    326s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_C5kDUr.rcdb.d/PE_top.rcdb.d' for reading (mem: 3938.547M)
[03/23 21:56:34    326s] Reading RCDB with compressed RC data.
[03/23 21:56:34    326s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3940.5M)
[03/23 21:56:34    327s] Total number of fetched objects 2689
[03/23 21:56:34    327s] AAE_INFO-618: Total number of nets in the design is 2691,  100.0 percent of the nets selected for SI analysis
[03/23 21:56:35    327s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[03/23 21:56:35    327s] End delay calculation. (MEM=4210.72 CPU=0:00:00.8 REAL=0:00:01.0)
[03/23 21:56:35    327s] End delay calculation (fullDC). (MEM=4210.72 CPU=0:00:00.9 REAL=0:00:01.0)
[03/23 21:56:35    327s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 4210.7M) ***
[03/23 21:56:35    327s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4202.7M)
[03/23 21:56:35    327s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:56:35    327s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4202.7M)
[03/23 21:56:35    327s] Starting SI iteration 2
[03/23 21:56:35    327s] Calculate early delays in OCV mode...
[03/23 21:56:35    327s] Calculate late delays in OCV mode...
[03/23 21:56:35    327s] Start delay calculation (fullDC) (6 T). (MEM=4035.88)
[03/23 21:56:35    327s] End AAE Lib Interpolated Model. (MEM=4035.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:56:35    327s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:56:35    327s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:56:35    327s] Total number of fetched objects 2689
[03/23 21:56:35    327s] AAE_INFO-618: Total number of nets in the design is 2691,  4.6 percent of the nets selected for SI analysis
[03/23 21:56:35    327s] End delay calculation. (MEM=4304.09 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:56:35    327s] End delay calculation (fullDC). (MEM=4304.09 CPU=0:00:00.2 REAL=0:00:00.0)
[03/23 21:56:35    327s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 4304.1M) ***
[03/23 21:56:35    328s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:01.0 totSessionCpu=0:05:28 mem=4310.1M)
[03/23 21:56:35    328s] Critical nets number = 0.
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option '0'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option '2'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option '0'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option '2'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option '0'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option '2'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option '0'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[03/23 21:56:35    328s] **WARN: (from .metalfill_219604.conf) Unknown option '2'!
[03/23 21:56:35    328s] Layer [M0] : Size_X changed to (300.000) due to window size.
[03/23 21:56:35    328s] Layer [M0] : Size_y changed to (400.000) due to window size.
[03/23 21:56:35    328s] Layer [M1] : Size_X changed to (300.000) due to window size.
[03/23 21:56:35    328s] Layer [M1] : Size_y changed to (400.000) due to window size.
[03/23 21:56:35    328s] Layer [M2] : Size_X changed to (300.000) due to window size.
[03/23 21:56:35    328s] Layer [M2] : Size_y changed to (400.000) due to window size.
[03/23 21:56:35    328s] Layer [M3] : Size_X changed to (300.000) due to window size.
[03/23 21:56:35    328s] Layer [M3] : Size_y changed to (400.000) due to window size.
[03/23 21:56:35    328s] ************************
[03/23 21:56:35    328s] Timing Aware sta
[03/23 21:56:35    328s] P/G Nets: 2
[03/23 21:56:35    328s] Non-Critical Signal Nets: 2664
[03/23 21:56:35    328s] Critical Signal Nets: 0
[03/23 21:56:35    328s] Clock Nets:25
[03/23 21:56:35    328s] ************************
[03/23 21:56:35    328s] Multi-CPU acceleration using 6 CPU(s).
[03/23 21:56:35    328s] Density calculation ...... Slot :   0 of   1 Thread : 0
[03/23 21:56:36    328s] End of Density Calculation : cpu time : 0:00:00.3, real time : 0:00:01.0, peak mem : 4326.09 megs
[03/23 21:56:36    328s] Multi-CPU acceleration using 6 CPU(s).
[03/23 21:56:36    328s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[03/23 21:56:36    328s] Multi-CPU acceleration using 6 CPU(s).
[03/23 21:56:36    329s] Multi-CPU acceleration using 6 CPU(s).
[03/23 21:56:37    329s] Multi-CPU acceleration using 6 CPU(s).
[03/23 21:56:37    329s] End metal filling: cpu:  0:00:01.1,  real:  0:00:02.0,  peak mem:  4318.09  megs.
[03/23 21:56:37    329s] <CMD> clearDrc
[03/23 21:56:37    329s]  *** Starting Verify Geometry (MEM: 4318.1) ***
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Initializing
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 21:56:37    329s]                   ...... bin size: 2560
[03/23 21:56:37    329s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/23 21:56:37    329s] Multi-CPU acceleration using 6 CPU(s).
[03/23 21:56:37    329s] <CMD> saveDrc /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/vergQTmpO151bR/qthread_src.drc
[03/23 21:56:37    329s] Saving Drc markers ...
[03/23 21:56:37    329s] ... No Drc file written since there is no markers found.
[03/23 21:56:37    329s] <CMD> clearDrc
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Wiring         :  4 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/23 21:56:37    329s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 21:56:37    329s] VG: elapsed time: 0.00
[03/23 21:56:37    329s] Begin Summary ...
[03/23 21:56:37    329s]   Cells       : 0
[03/23 21:56:37    329s]   SameNet     : 0
[03/23 21:56:37    329s]   Wiring      : 1
[03/23 21:56:37    329s]   Antenna     : 0
[03/23 21:56:37    329s]   Short       : 10
[03/23 21:56:37    329s]   Overlap     : 0
[03/23 21:56:37    329s] End Summary
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s]   Verification Complete : 11 Viols.  0 Wrngs.
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s] **********End: VERIFY GEOMETRY**********
[03/23 21:56:37    329s]  *** verify geometry (CPU: 0:00:00.2  MEM: 256.1M)
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/23 21:56:37    329s] VERIFY_CONNECTIVITY use new engine.
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s] ******** Start: VERIFY CONNECTIVITY ********
[03/23 21:56:37    329s] Start Time: Thu Mar 23 21:56:37 2023
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s] Design Name: PE_top
[03/23 21:56:37    329s] Database Units: 1000
[03/23 21:56:37    329s] Design Boundary: (0.0000, 0.0000) (300.0000, 400.0000)
[03/23 21:56:37    329s] Error Limit = 1000000; Warning Limit = 500000
[03/23 21:56:37    329s] Check specified nets
[03/23 21:56:37    329s] Use 6 pthreads
[03/23 21:56:37    329s] Net pe_in_pk_PE_state__0_: Found a geometry with bounding box (-0.08,399.24) (0.08,400.00) outside the design boundary.
[03/23 21:56:37    329s] Violations for such geometries will be reported.
[03/23 21:56:37    329s] Net pe_out_pk_PE_state__2_: Found a geometry with bounding box (-0.08,0.00) (0.08,0.76) outside the design boundary.
[03/23 21:56:37    329s] Violations for such geometries will be reported.
[03/23 21:56:37    329s] Net pe_in_pk_A__3__7_: Found a geometry with bounding box (0.00,399.89) (0.60,400.09) outside the design boundary.
[03/23 21:56:37    329s] Violations for such geometries will be reported.
[03/23 21:56:37    329s] Net clk: Found a geometry with bounding box (0.00,-0.08) (0.76,0.08) outside the design boundary.
[03/23 21:56:37    329s] Violations for such geometries will be reported.
[03/23 21:56:37    329s] Net pe_in_pk_wrb_data__7_: Found a geometry with bounding box (299.91,399.24) (300.07,400.00) outside the design boundary.
[03/23 21:56:37    329s] Violations for such geometries will be reported.
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s] Begin Summary 
[03/23 21:56:37    329s]   Found no problems or warnings.
[03/23 21:56:37    329s] End Summary
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s] End Time: Thu Mar 23 21:56:37 2023
[03/23 21:56:37    329s] Time Elapsed: 0:00:00.0
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s] ******** End: VERIFY CONNECTIVITY ********
[03/23 21:56:37    329s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 21:56:37    329s]   (CPU Time: 0:00:00.1  MEM: 24.000M)
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s] <CMD> verifyProcessAntenna -error 1000000
[03/23 21:56:37    329s] 
[03/23 21:56:37    329s] ******* START VERIFY ANTENNA ********
[03/23 21:56:37    329s] Report File: PE_top.antenna.rpt
[03/23 21:56:37    329s] LEF Macro File: PE_top.antenna.lef
[03/23 21:56:38    329s] Verification Complete: 0 Violations
[03/23 21:56:38    329s] ******* DONE VERIFY ANTENNA ********
[03/23 21:56:38    329s] (CPU Time: 0:00:00.2  MEM: 0.000M)
[03/23 21:56:38    329s] 
[03/23 21:56:38    329s] <CMD> trimMetalFill -deleteViols
[03/23 21:56:38    329s]  *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 4598.156M)
[03/23 21:56:38    329s] trimMetalFill...............SubArea: 1 of 100
[03/23 21:56:38    329s] trimMetalFill...............SubArea: 11 of 100
[03/23 21:56:38    329s] trimMetalFill...............SubArea: 21 of 100
[03/23 21:56:38    330s] trimMetalFill...............SubArea: 31 of 100
[03/23 21:56:38    330s] trimMetalFill...............SubArea: 41 of 100
[03/23 21:56:38    330s] trimMetalFill...............SubArea: 51 of 100
[03/23 21:56:38    330s] trimMetalFill...............SubArea: 61 of 100
[03/23 21:56:38    330s] trimMetalFill...............SubArea: 71 of 100
[03/23 21:56:38    330s] trimMetalFill...............SubArea: 81 of 100
[03/23 21:56:38    330s] trimMetalFill...............SubArea: 91 of 100
[03/23 21:56:38    330s]  Number of metal fills with spacing or/and short violations:0
[03/23 21:56:38    330s]  Total number of deleted metal fills: 0
[03/23 21:56:38    330s]  Total number of added metal fills:   0
[03/23 21:56:38    330s]  (CPU Time: 0:00:00.7  MEM: 4598.156M)
[03/23 21:56:38    330s]  *** END OF TRIM METALFILL ***
[03/23 21:56:38    330s] <CMD> saveDesign db/PE_top_final.enc
[03/23 21:56:38    330s] The in-memory database contained RC information but was not saved. To save 
[03/23 21:56:38    330s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 21:56:38    330s] so it should only be saved when it is really desired.
[03/23 21:56:38    330s] #% Begin save design ... (date=03/23 21:56:38, mem=2893.5M)
[03/23 21:56:38    330s] % Begin Save ccopt configuration ... (date=03/23 21:56:38, mem=2893.5M)
[03/23 21:56:38    330s] % End Save ccopt configuration ... (date=03/23 21:56:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=2894.1M, current mem=2894.1M)
[03/23 21:56:38    330s] % Begin Save netlist data ... (date=03/23 21:56:38, mem=2894.1M)
[03/23 21:56:38    330s] Writing Binary DB to db/PE_top_final.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 21:56:38    330s] % End Save netlist data ... (date=03/23 21:56:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=2894.2M, current mem=2894.2M)
[03/23 21:56:38    330s] Saving symbol-table file in separate thread ...
[03/23 21:56:38    330s] Saving congestion map file in separate thread ...
[03/23 21:56:39    330s] Saving congestion map file db/PE_top_final.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 21:56:39    330s] % Begin Save AAE data ... (date=03/23 21:56:38, mem=2894.5M)
[03/23 21:56:39    330s] Saving AAE Data ...
[03/23 21:56:39    330s] % End Save AAE data ... (date=03/23 21:56:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2894.5M, current mem=2894.5M)
[03/23 21:56:39    330s] Saving preference file db/PE_top_final.enc.dat.tmp/gui.pref.tcl ...
[03/23 21:56:39    330s] Saving mode setting ...
[03/23 21:56:39    330s] Saving global file ...
[03/23 21:56:39    330s] Saving Drc markers ...
[03/23 21:56:40    330s] ... 11 markers are saved ...
[03/23 21:56:40    330s] ... 11 geometry drc markers are saved ...
[03/23 21:56:40    330s] ... 0 antenna drc markers are saved ...
[03/23 21:56:40    330s] % Begin Save routing data ... (date=03/23 21:56:40, mem=2894.8M)
[03/23 21:56:40    330s] Saving route file ...
[03/23 21:56:40    330s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4089.7M) ***
[03/23 21:56:40    331s] % End Save routing data ... (date=03/23 21:56:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2895.0M, current mem=2895.0M)
[03/23 21:56:40    331s] Saving special route data file in separate thread ...
[03/23 21:56:40    331s] Saving PG file in separate thread ...
[03/23 21:56:40    331s] Saving placement file in separate thread ...
[03/23 21:56:40    331s] Saving PG file db/PE_top_final.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 21:56:40 2023)
[03/23 21:56:40    331s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:56:40    331s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 21:56:40    331s] Save Adaptive View Pruning View Names to Binary file
[03/23 21:56:40    331s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4127.7M) ***
[03/23 21:56:40    331s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4127.7M) ***
[03/23 21:56:40    331s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:56:40    331s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 21:56:40    331s] Saving property file db/PE_top_final.enc.dat.tmp/PE_top.prop
[03/23 21:56:40    331s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4111.7M) ***
[03/23 21:56:41    331s] #Saving pin access data to file db/PE_top_final.enc.dat.tmp/PE_top.apa ...
[03/23 21:56:41    331s] #
[03/23 21:56:41    331s] Saving preRoute extracted patterns in file 'db/PE_top_final.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 21:56:41    331s] Saving preRoute extraction data in directory 'db/PE_top_final.enc.dat.tmp/extraction/' ...
[03/23 21:56:41    331s] Checksum of RCGrid density data::96
[03/23 21:56:41    331s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:56:41    331s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 21:56:41    331s] % Begin Save power constraints data ... (date=03/23 21:56:41, mem=2895.1M)
[03/23 21:56:41    331s] % End Save power constraints data ... (date=03/23 21:56:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2895.1M, current mem=2895.1M)
[03/23 21:56:41    331s] Generated self-contained design PE_top_final.enc.dat.tmp
[03/23 21:56:42    331s] #% End save design ... (date=03/23 21:56:41, total cpu=0:00:00.9, real=0:00:04.0, peak res=2895.4M, current mem=2895.4M)
[03/23 21:56:42    331s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 21:56:42    331s] 
[03/23 21:56:42    331s] <CMD> zoomBox -681.10400 -190.34300 756.92200 1096.99700
[03/23 21:56:43    331s] <CMD> zoomBox -436.40700 -66.44700 602.56700 863.65700
[03/23 21:56:43    331s] <CMD> zoomBox -190.57000 58.02700 447.49100 629.22800
[03/23 21:56:44    331s] <CMD> zoomBox -40.86900 146.89200 350.98100 497.68100
[03/23 21:56:45    331s] <CMD> zoomBox 68.89400 219.58200 273.44400 402.69800
[03/23 21:56:45    332s] <CMD> zoomBox 126.27800 257.44100 233.05500 353.02900
[03/23 21:56:45    332s] <CMD> zoomBox 151.33000 272.57700 216.90500 331.28100
[03/23 21:56:46    332s] <CMD> zoomBox 166.96900 281.84100 207.24100 317.89300
[03/23 21:56:46    332s] <CMD> zoomBox 179.91800 289.08700 200.94100 307.90700
[03/23 21:56:47    332s] <CMD> zoomBox 186.39100 293.07800 197.36500 302.90200
[03/23 21:56:47    332s] <CMD> zoomBox 189.58900 295.12200 195.31700 300.25000
[03/23 21:56:48    332s] <CMD> zoomBox 191.38500 296.29200 193.92700 298.56800
[03/23 21:56:48    332s] <CMD> zoomBox 192.06900 296.73700 193.39800 297.92700
[03/23 21:56:50    332s] <CMD> zoomBox 191.83600 296.57200 193.67600 298.21900
[03/23 21:56:50    332s] <CMD> zoomBox 191.46000 296.24100 194.00700 298.52100
[03/23 21:56:51    333s] <CMD> zoomBox 191.22300 296.00700 194.22000 298.69000
[03/23 21:56:52    333s] <CMD> zoomBox 189.83000 294.61400 196.58800 300.66400
[03/23 21:56:53    333s] <CMD> zoomBox 183.97700 290.62400 199.20700 304.25800
[03/23 21:56:53    333s] <CMD> zoomBox 166.59900 278.77800 206.98400 314.93100
[03/23 21:56:53    333s] <CMD> zoomBox 131.61900 254.93500 222.63800 336.41600
[03/23 21:56:54    333s] <CMD> zoomBox 52.78600 201.26900 257.92200 384.91000
[03/23 21:56:54    333s] <CMD> zoomBox -73.50300 123.43500 319.47700 475.23600
[03/23 21:56:55    333s] <CMD> zoomBox -312.78000 -18.08400 440.04700 655.85700
[03/23 21:56:58    334s] <CMD> zoomBox -183.32700 24.34600 360.59100 511.26900
[03/23 21:57:00    334s] <CMD> zoomBox -74.69100 146.10000 209.23900 400.27800
[03/23 21:57:00    334s] <CMD> zoomBox -16.57800 205.97000 131.63600 338.65300
[03/23 21:57:01    334s] <CMD> zoomBox 8.50300 231.56900 99.52600 313.05400
[03/23 21:57:01    334s] <CMD> zoomBox 23.67800 248.51700 79.57900 298.56000
[03/23 21:57:01    334s] <CMD> zoomBox 33.16800 258.99600 67.49900 289.73000
[03/23 21:57:02    334s] <CMD> zoomBox 39.09700 265.50700 60.18100 284.38200
[03/23 21:57:02    335s] <CMD> zoomBox 42.80100 269.52400 55.75000 281.11600
[03/23 21:57:02    335s] <CMD> zoomBox 45.64300 272.59000 52.40300 278.64200
[03/23 21:57:03    335s] <CMD> zoomBox 46.84100 273.88200 50.99400 277.60000
[03/23 21:57:03    335s] <CMD> zoomBox 47.63100 274.69800 50.18200 276.98200
[03/23 21:57:03    335s] <CMD> zoomBox 48.23500 275.31800 49.56700 276.51000
[03/23 21:57:04    335s] <CMD> zoomBox 48.41000 275.46500 49.37300 276.32700
[03/23 21:57:09    336s] <CMD> zoomBox 48.26100 275.31500 49.59400 276.50800
[03/23 21:57:10    336s] <CMD> zoomBox 48.53900 275.59800 49.13000 276.12700
[03/23 21:57:10    336s] <CMD> zoomBox 48.66100 275.72200 48.92400 275.95700
[03/23 21:57:11    336s] <CMD> zoomBox 48.58900 275.61200 49.09600 276.06600
[03/23 21:57:14    336s] <CMD> zoomBox 48.44900 275.47000 49.27500 276.20900
[03/23 21:57:15    337s] <CMD> zoomBox 48.13300 275.16500 49.71700 276.58300
[03/23 21:57:16    337s] <CMD> zoomBox 47.94200 274.84600 50.13500 276.80900
[03/23 21:57:18    337s] <CMD> zoomBox 48.34500 275.32700 49.49100 276.35300
[03/23 21:57:18    337s] <CMD> zoomBox 48.55400 275.57800 49.15400 276.11500
[03/23 21:57:19    337s] <CMD> zoomBox 48.44300 275.46700 49.27400 276.21100
[03/23 21:57:21    338s] <CMD> zoomBox 48.63600 275.72000 49.07100 276.10900
[03/23 21:57:22    338s] <CMD> zoomBox 48.50200 275.54700 49.21000 276.18100
[03/23 21:57:22    338s] <CMD> zoomBox 48.28300 275.26600 49.43700 276.29900
[03/23 21:57:26    338s] <CMD> zoomBox 48.41600 275.33800 49.25000 276.08500
[03/23 21:57:26    338s] <CMD> zoomBox 48.46800 275.36600 49.17700 276.00100
[03/23 21:57:26    338s] <CMD> zoomBox 48.51000 275.39300 49.11300 275.93300
[03/23 21:57:27    338s] <CMD> zoomBox 48.54600 275.41600 49.05900 275.87500
[03/23 21:57:27    338s] <CMD> zoomBox 48.57600 275.43500 49.01300 275.82600
[03/23 21:57:27    339s] <CMD> zoomBox 48.62300 275.45600 48.93900 275.73900
[03/23 21:57:28    339s] <CMD> zoomBox 48.65900 275.49900 48.85400 275.67400
[03/23 21:57:29    339s] <CMD> zoomBox 48.68000 275.55500 48.78300 275.64700
[03/23 21:57:32    340s] <CMD> zoomBox 48.62400 275.50500 48.82400 275.68400
[03/23 21:57:34    340s] <CMD> zoomBox 48.58000 275.46700 48.85700 275.71500
[03/23 21:57:34    340s] <CMD> zoomBox 48.48000 275.38200 48.93200 275.78700
[03/23 21:57:34    340s] <CMD> zoomBox 48.31900 275.24200 49.05600 275.90200
[03/23 21:57:35    340s] <CMD> zoomBox 48.15900 275.10300 49.17900 276.01600
[03/23 21:57:35    340s] <CMD> zoomBox 47.93700 274.90900 49.34900 276.17300
[03/23 21:57:36    340s] <CMD> zoomBox 47.60100 274.57500 49.55600 276.32500
[03/23 21:57:37    340s] <CMD> zoomBox 47.17600 274.10100 49.88300 276.52400
[03/23 21:57:38    340s] <CMD> zoomBox 47.97200 274.91200 49.38500 276.17700
[03/23 21:57:39    340s] <CMD> zoomBox 48.39900 275.29900 49.13700 275.96000
[03/23 21:57:40    341s] <CMD> zoomBox 48.62000 275.55000 49.00600 275.89600
[03/23 21:57:40    341s] <CMD> zoomBox 48.75200 275.70300 48.92600 275.85900
[03/23 21:57:41    341s] <CMD> zoomBox 48.81300 275.77000 48.89100 275.84000
[03/23 21:57:41    341s] <CMD> zoomBox 48.84700 275.79900 48.87800 275.82700
[03/23 21:57:41    341s] <CMD> zoomBox 48.85700 275.80900 48.87200 275.82200
[03/23 21:57:44    341s] <CMD> zoomBox 48.85600 275.80800 48.87300 275.82300
[03/23 21:57:47    342s] <CMD> zoomBox 48.84800 275.79600 48.88900 275.83300
[03/23 21:57:47    342s] <CMD> zoomBox 48.82800 275.77000 48.92300 275.85500
[03/23 21:57:47    342s] <CMD> zoomBox 48.78500 275.71300 49.00100 275.90600
[03/23 21:57:48    342s] <CMD> zoomBox 48.64600 275.58500 49.13500 276.02300
[03/23 21:57:48    342s] <CMD> zoomBox 48.40800 275.37600 49.34400 276.21400
[03/23 21:57:49    342s] <CMD> zoomBox 48.21600 275.20800 49.51200 276.36800
[03/23 21:57:55    343s] <CMD> zoomBox 47.81400 274.90200 49.92500 276.79200
[03/23 21:57:57    344s] <CMD> zoomBox 46.93600 274.36700 50.37500 277.44600
[03/23 21:57:58    344s] <CMD> zoomBox 47.83200 274.83600 49.94500 276.72800
[03/23 21:57:59    344s] <CMD> zoomBox 48.38200 275.12400 49.68100 276.28700
[03/23 21:57:59    344s] <CMD> zoomBox 47.84800 274.71000 49.96500 276.60500
[03/23 21:58:00    344s] <CMD> zoomBox 46.58100 273.72800 50.63700 277.35900
[03/23 21:58:03    345s] <CMD> zoomBox 47.55300 274.74600 49.67100 276.64200
[03/23 21:58:04    345s] <CMD> zoomBox 47.99800 275.17700 49.29900 276.34200
[03/23 21:58:08    346s] <CMD> zoomBox 47.53700 274.61400 49.65600 276.51100
[03/23 21:58:15    347s] <CMD> zoomBox 47.79000 274.75000 49.59200 276.36300
[03/23 21:58:16    347s] <CMD> zoomBox 48.00500 274.86100 49.53600 276.23200
[03/23 21:58:17    347s] <CMD> zoomBox 47.69100 274.53600 49.81100 276.43400
[03/23 21:58:23    348s] <CMD> zoomBox 47.10300 274.16200 50.03700 276.78900
[03/23 21:58:32    350s] <CMD> zoomBox 45.25200 272.75900 50.87600 277.79400
[03/23 21:58:32    350s] <CMD> zoomBox 46.71800 273.78800 50.17400 276.88200
[03/23 21:58:33    350s] <CMD> zoomBox 47.77700 274.63400 49.58200 276.25000
[03/23 21:58:34    350s] <CMD> zoomBox 47.40500 274.28800 49.90500 276.52600
[03/23 21:58:35    350s] <CMD> zoomBox 46.16900 273.15600 50.95900 277.44400
[03/23 21:58:35    350s] <CMD> zoomBox 43.80200 270.98800 52.97900 279.20300
[03/23 21:58:36    350s] <CMD> zoomBox 39.26600 266.83300 56.84900 282.57400
[03/23 21:58:36    350s] <CMD> zoomBox 27.37200 255.93700 67.00200 291.41400
[03/23 21:58:36    350s] <CMD> zoomBox 14.06700 243.85600 78.59900 301.62600
[03/23 21:58:37    350s] <CMD> zoomBox -29.16000 204.60600 116.27900 334.80500
[03/23 21:58:37    351s] <CMD> zoomBox -76.44800 164.97600 160.37500 376.98300
[03/23 21:58:38    351s] <CMD> zoomBox -95.96500 148.97300 182.65000 398.39300
[03/23 21:59:51    358s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_3
[03/23 21:59:51    358s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2897.5M, totSessionCpu=0:05:59 **
[03/23 21:59:51    358s] *** optDesign #9 [begin] : totSession cpu/real = 0:05:58.7/0:10:15.4 (0.6), mem = 4090.9M
[03/23 21:59:51    358s] Info: 6 threads available for lower-level modules during optimization.
[03/23 21:59:51    358s] GigaOpt running with 6 threads.
[03/23 21:59:51    358s] *** InitOpt #1 [begin] (optDesign #9) : totSession cpu/real = 0:05:58.7/0:10:15.4 (0.6), mem = 4090.9M
[03/23 21:59:51    358s] **INFO: User settings:
[03/23 21:59:51    358s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 21:59:51    358s] setNanoRouteMode -drouteAutoStop                                false
[03/23 21:59:51    358s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 21:59:51    358s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 21:59:51    358s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 21:59:51    358s] setNanoRouteMode -drouteStartIteration                          0
[03/23 21:59:51    358s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 21:59:51    358s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 21:59:51    358s] setNanoRouteMode -extractDesignSignature                        57259309
[03/23 21:59:51    358s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 21:59:51    358s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 21:59:51    358s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 21:59:51    358s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 21:59:51    358s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 21:59:51    358s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 21:59:51    358s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 21:59:51    358s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 21:59:51    358s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 21:59:51    358s] setNanoRouteMode -routeSiEffort                                 max
[03/23 21:59:51    358s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 21:59:51    358s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 21:59:51    358s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 21:59:51    358s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 21:59:51    358s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 21:59:51    358s] setNanoRouteMode -timingEngine                                  .timing_file_219604.tif.gz
[03/23 21:59:51    358s] setDesignMode -process                                          130
[03/23 21:59:51    358s] setExtractRCMode -coupled                                       true
[03/23 21:59:51    358s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 21:59:51    358s] setExtractRCMode -effortLevel                                   medium
[03/23 21:59:51    358s] setExtractRCMode -engine                                        postRoute
[03/23 21:59:51    358s] setExtractRCMode -noCleanRCDB                                   true
[03/23 21:59:51    358s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 21:59:51    358s] setExtractRCMode -relative_c_th                                 1
[03/23 21:59:51    358s] setExtractRCMode -total_c_th                                    0
[03/23 21:59:51    358s] setDelayCalMode -enable_high_fanout                             true
[03/23 21:59:51    358s] setDelayCalMode -engine                                         aae
[03/23 21:59:51    358s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 21:59:51    358s] setDelayCalMode -reportOutBound                                 true
[03/23 21:59:51    358s] setDelayCalMode -SIAware                                        true
[03/23 21:59:51    358s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 21:59:51    358s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/23 21:59:51    358s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 21:59:51    358s] setOptMode -addInst                                             true
[03/23 21:59:51    358s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 21:59:51    358s] setOptMode -allEndPoints                                        true
[03/23 21:59:51    358s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/23 21:59:51    358s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 21:59:51    358s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 21:59:51    358s] setOptMode -autoViewHoldTargetSlack                             500
[03/23 21:59:51    358s] setOptMode -deleteInst                                          true
[03/23 21:59:51    358s] setOptMode -drcMargin                                           0.1
[03/23 21:59:51    358s] setOptMode -effort                                              high
[03/23 21:59:51    358s] setOptMode -fixDrc                                              true
[03/23 21:59:51    358s] setOptMode -fixFanoutLoad                                       true
[03/23 21:59:51    358s] setOptMode -holdTargetSlack                                     0.05
[03/23 21:59:51    358s] setOptMode -maxLength                                           1000
[03/23 21:59:51    358s] setOptMode -optimizeFF                                          true
[03/23 21:59:51    358s] setOptMode -preserveAllSequential                               false
[03/23 21:59:51    358s] setOptMode -restruct                                            false
[03/23 21:59:51    358s] setOptMode -setupTargetSlack                                    0.05
[03/23 21:59:51    358s] setOptMode -usefulSkew                                          false
[03/23 21:59:51    358s] setOptMode -usefulSkewCTS                                       true
[03/23 21:59:51    358s] setSIMode -separate_delta_delay_on_data                         true
[03/23 21:59:51    358s] setPlaceMode -place_global_max_density                          0.8
[03/23 21:59:51    358s] setPlaceMode -place_global_uniform_density                      true
[03/23 21:59:51    358s] setPlaceMode -timingDriven                                      true
[03/23 21:59:51    358s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 21:59:51    358s] setAnalysisMode -checkType                                      setup
[03/23 21:59:51    358s] setAnalysisMode -clkSrcPath                                     true
[03/23 21:59:51    358s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 21:59:51    358s] setAnalysisMode -cppr                                           both
[03/23 21:59:51    358s] 
[03/23 21:59:51    358s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 21:59:51    358s] 
[03/23 21:59:51    358s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:59:51    358s] Summary for sequential cells identification: 
[03/23 21:59:51    358s]   Identified SBFF number: 112
[03/23 21:59:51    358s]   Identified MBFF number: 0
[03/23 21:59:51    358s]   Identified SB Latch number: 0
[03/23 21:59:51    358s]   Identified MB Latch number: 0
[03/23 21:59:51    358s]   Not identified SBFF number: 8
[03/23 21:59:51    358s]   Not identified MBFF number: 0
[03/23 21:59:51    358s]   Not identified SB Latch number: 0
[03/23 21:59:51    358s]   Not identified MB Latch number: 0
[03/23 21:59:51    358s]   Number of sequential cells which are not FFs: 34
[03/23 21:59:51    358s]  Visiting view : setupAnalysis
[03/23 21:59:51    358s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:59:51    358s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:59:51    358s]  Visiting view : holdAnalysis
[03/23 21:59:51    358s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:59:51    358s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:59:51    358s] TLC MultiMap info (StdDelay):
[03/23 21:59:51    358s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:59:51    358s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:59:51    358s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:59:51    358s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:59:51    358s]  Setting StdDelay to: 22.7ps
[03/23 21:59:51    358s] 
[03/23 21:59:51    358s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:59:51    358s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 21:59:51    358s] OPERPROF: Starting DPlace-Init at level 1, MEM:4094.9M, EPOCH TIME: 1679623191.839932
[03/23 21:59:51    358s] Processing tracks to init pin-track alignment.
[03/23 21:59:51    358s] z: 2, totalTracks: 1
[03/23 21:59:51    358s] z: 4, totalTracks: 1
[03/23 21:59:51    358s] z: 6, totalTracks: 1
[03/23 21:59:51    358s] z: 8, totalTracks: 1
[03/23 21:59:51    358s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:59:51    358s] All LLGs are deleted
[03/23 21:59:51    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:51    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:51    358s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4094.9M, EPOCH TIME: 1679623191.845217
[03/23 21:59:51    358s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4094.9M, EPOCH TIME: 1679623191.845448
[03/23 21:59:51    358s] # Building PE_top llgBox search-tree.
[03/23 21:59:51    358s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4094.9M, EPOCH TIME: 1679623191.846808
[03/23 21:59:51    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:51    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:51    358s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4190.9M, EPOCH TIME: 1679623191.853295
[03/23 21:59:51    358s] Max number of tech site patterns supported in site array is 256.
[03/23 21:59:51    358s] Core basic site is IBM13SITE
[03/23 21:59:51    358s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4190.9M, EPOCH TIME: 1679623191.870148
[03/23 21:59:51    358s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 21:59:51    358s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 21:59:51    358s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:4190.9M, EPOCH TIME: 1679623191.874510
[03/23 21:59:51    358s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 21:59:51    358s] SiteArray: use 413,696 bytes
[03/23 21:59:51    358s] SiteArray: current memory after site array memory allocation 4191.3M
[03/23 21:59:51    358s] SiteArray: FP blocked sites are writable
[03/23 21:59:51    358s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 21:59:51    358s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:4159.3M, EPOCH TIME: 1679623191.880725
[03/23 21:59:51    358s] Process 12928 wires and vias for routing blockage analysis
[03/23 21:59:51    358s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.015, REAL:0.007, MEM:4191.3M, EPOCH TIME: 1679623191.887263
[03/23 21:59:51    358s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 21:59:51    358s] Atter site array init, number of instance map data is 0.
[03/23 21:59:51    358s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.047, REAL:0.035, MEM:4191.3M, EPOCH TIME: 1679623191.888520
[03/23 21:59:51    358s] 
[03/23 21:59:51    358s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:59:51    358s] OPERPROF:     Starting CMU at level 3, MEM:4191.3M, EPOCH TIME: 1679623191.890287
[03/23 21:59:51    358s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:4191.3M, EPOCH TIME: 1679623191.894806
[03/23 21:59:51    358s] 
[03/23 21:59:51    358s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 21:59:51    358s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.062, REAL:0.050, MEM:4095.3M, EPOCH TIME: 1679623191.897096
[03/23 21:59:51    358s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4095.3M, EPOCH TIME: 1679623191.897196
[03/23 21:59:51    358s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4095.3M, EPOCH TIME: 1679623191.899905
[03/23 21:59:51    358s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4095.3MB).
[03/23 21:59:51    358s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.074, REAL:0.063, MEM:4095.3M, EPOCH TIME: 1679623191.902527
[03/23 21:59:51    358s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4095.3M, EPOCH TIME: 1679623191.902638
[03/23 21:59:51    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:59:51    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:51    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:51    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:51    358s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.006, MEM:4091.3M, EPOCH TIME: 1679623191.908686
[03/23 21:59:51    358s] 
[03/23 21:59:51    358s] Creating Lib Analyzer ...
[03/23 21:59:51    358s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:59:51    358s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:59:51    358s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:59:51    358s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 21:59:51    358s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:59:51    358s] 
[03/23 21:59:51    358s] {RT rc-typ 0 4 4 0}
[03/23 21:59:52    359s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:00 mem=4097.3M
[03/23 21:59:52    359s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:00 mem=4097.3M
[03/23 21:59:52    359s] Creating Lib Analyzer, finished. 
[03/23 21:59:52    359s] Effort level <high> specified for reg2reg path_group
[03/23 21:59:52    359s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2961.4M, totSessionCpu=0:06:00 **
[03/23 21:59:52    359s] Existing Dirty Nets : 0
[03/23 21:59:52    359s] New Signature Flow (optDesignCheckOptions) ....
[03/23 21:59:52    359s] #Taking db snapshot
[03/23 21:59:52    359s] #Taking db snapshot ... done
[03/23 21:59:52    359s] OPERPROF: Starting checkPlace at level 1, MEM:4115.3M, EPOCH TIME: 1679623192.938161
[03/23 21:59:52    359s] Processing tracks to init pin-track alignment.
[03/23 21:59:52    359s] z: 2, totalTracks: 1
[03/23 21:59:52    359s] z: 4, totalTracks: 1
[03/23 21:59:52    359s] z: 6, totalTracks: 1
[03/23 21:59:52    359s] z: 8, totalTracks: 1
[03/23 21:59:52    359s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:59:52    359s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4115.3M, EPOCH TIME: 1679623192.941875
[03/23 21:59:52    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:52    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:52    359s] 
[03/23 21:59:52    359s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:59:52    359s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.024, MEM:4147.3M, EPOCH TIME: 1679623192.965999
[03/23 21:59:52    359s] Begin checking placement ... (start mem=4115.3M, init mem=4147.3M)
[03/23 21:59:52    359s] Begin checking exclusive groups violation ...
[03/23 21:59:52    359s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 21:59:52    359s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 21:59:52    359s] 
[03/23 21:59:52    359s] Running CheckPlace using 6 threads!...
[03/23 21:59:53    360s] 
[03/23 21:59:53    360s] ...checkPlace MT is done!
[03/23 21:59:53    360s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4147.3M, EPOCH TIME: 1679623193.009856
[03/23 21:59:53    360s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:4147.3M, EPOCH TIME: 1679623193.013058
[03/23 21:59:53    360s] *info: Placed = 9104           (Fixed = 24)
[03/23 21:59:53    360s] *info: Unplaced = 0           
[03/23 21:59:53    360s] Placement Density:100.00%(110167/110167)
[03/23 21:59:53    360s] Placement Density (including fixed std cells):100.00%(110167/110167)
[03/23 21:59:53    360s] All LLGs are deleted
[03/23 21:59:53    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9104).
[03/23 21:59:53    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:53    360s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4147.3M, EPOCH TIME: 1679623193.015693
[03/23 21:59:53    360s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4147.3M, EPOCH TIME: 1679623193.015955
[03/23 21:59:53    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:53    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:53    360s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=4147.3M)
[03/23 21:59:53    360s] OPERPROF: Finished checkPlace at level 1, CPU:0.154, REAL:0.079, MEM:4147.3M, EPOCH TIME: 1679623193.017039
[03/23 21:59:53    360s]  Initial DC engine is -> aae
[03/23 21:59:53    360s]  
[03/23 21:59:53    360s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 21:59:53    360s]  
[03/23 21:59:53    360s]  
[03/23 21:59:53    360s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 21:59:53    360s]  
[03/23 21:59:53    360s] Reset EOS DB
[03/23 21:59:53    360s] Ignoring AAE DB Resetting ...
[03/23 21:59:53    360s]  Set Options for AAE Based Opt flow 
[03/23 21:59:53    360s] *** optDesign -postRoute ***
[03/23 21:59:53    360s] DRC Margin: user margin 0.1; extra margin 0
[03/23 21:59:53    360s] Setup Target Slack: user slack 0.05
[03/23 21:59:53    360s] Hold Target Slack: user slack 0.05
[03/23 21:59:53    360s] All LLGs are deleted
[03/23 21:59:53    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:53    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:53    360s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4147.3M, EPOCH TIME: 1679623193.032567
[03/23 21:59:53    360s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4147.3M, EPOCH TIME: 1679623193.032848
[03/23 21:59:53    360s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4147.3M, EPOCH TIME: 1679623193.035052
[03/23 21:59:53    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:53    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:53    360s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4211.3M, EPOCH TIME: 1679623193.038038
[03/23 21:59:53    360s] Max number of tech site patterns supported in site array is 256.
[03/23 21:59:53    360s] Core basic site is IBM13SITE
[03/23 21:59:53    360s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4211.3M, EPOCH TIME: 1679623193.054319
[03/23 21:59:53    360s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 21:59:53    360s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 21:59:53    360s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:4243.3M, EPOCH TIME: 1679623193.059247
[03/23 21:59:53    360s] Fast DP-INIT is on for default
[03/23 21:59:53    360s] Atter site array init, number of instance map data is 0.
[03/23 21:59:53    360s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.029, REAL:0.023, MEM:4243.3M, EPOCH TIME: 1679623193.061353
[03/23 21:59:53    360s] 
[03/23 21:59:53    360s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:59:53    360s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.035, REAL:0.030, MEM:4147.3M, EPOCH TIME: 1679623193.064819
[03/23 21:59:53    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:59:53    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:53    360s] Multi-VT timing optimization disabled based on library information.
[03/23 21:59:53    360s] 
[03/23 21:59:53    360s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:59:53    360s] Deleting Lib Analyzer.
[03/23 21:59:53    360s] 
[03/23 21:59:53    360s] TimeStamp Deleting Cell Server End ...
[03/23 21:59:53    360s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 21:59:53    360s] 
[03/23 21:59:53    360s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:59:53    360s] Summary for sequential cells identification: 
[03/23 21:59:53    360s]   Identified SBFF number: 112
[03/23 21:59:53    360s]   Identified MBFF number: 0
[03/23 21:59:53    360s]   Identified SB Latch number: 0
[03/23 21:59:53    360s]   Identified MB Latch number: 0
[03/23 21:59:53    360s]   Not identified SBFF number: 8
[03/23 21:59:53    360s]   Not identified MBFF number: 0
[03/23 21:59:53    360s]   Not identified SB Latch number: 0
[03/23 21:59:53    360s]   Not identified MB Latch number: 0
[03/23 21:59:53    360s]   Number of sequential cells which are not FFs: 34
[03/23 21:59:53    360s]  Visiting view : setupAnalysis
[03/23 21:59:53    360s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:59:53    360s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:59:53    360s]  Visiting view : holdAnalysis
[03/23 21:59:53    360s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:59:53    360s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:59:53    360s] TLC MultiMap info (StdDelay):
[03/23 21:59:53    360s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:59:53    360s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:59:53    360s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:59:53    360s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:59:53    360s]  Setting StdDelay to: 22.7ps
[03/23 21:59:53    360s] 
[03/23 21:59:53    360s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:59:53    360s] 
[03/23 21:59:53    360s] TimeStamp Deleting Cell Server Begin ...
[03/23 21:59:53    360s] 
[03/23 21:59:53    360s] TimeStamp Deleting Cell Server End ...
[03/23 21:59:53    360s] *** InitOpt #1 [finish] (optDesign #9) : cpu/real = 0:00:01.5/0:00:01.3 (1.1), totSession cpu/real = 0:06:00.2/0:10:16.7 (0.6), mem = 4147.3M
[03/23 21:59:53    360s] 
[03/23 21:59:53    360s] =============================================================================================
[03/23 21:59:53    360s]  Step TAT Report : InitOpt #1 / optDesign #9                                    21.14-s109_1
[03/23 21:59:53    360s] =============================================================================================
[03/23 21:59:53    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:59:53    360s] ---------------------------------------------------------------------------------------------
[03/23 21:59:53    360s] [ CellServerInit         ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.5
[03/23 21:59:53    360s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  56.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 21:59:53    360s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:59:53    360s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:59:53    360s] [ CheckPlace             ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 21:59:53    360s] [ TimingUpdate           ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.2    4.3
[03/23 21:59:53    360s] [ MISC                   ]          0:00:00.4  (  32.7 % )     0:00:00.4 /  0:00:00.4    0.9
[03/23 21:59:53    360s] ---------------------------------------------------------------------------------------------
[03/23 21:59:53    360s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.5    1.1
[03/23 21:59:53    360s] ---------------------------------------------------------------------------------------------
[03/23 21:59:53    360s] 
[03/23 21:59:53    360s] ** INFO : this run is activating 'postRoute' automaton
[03/23 21:59:53    360s] **INFO: flowCheckPoint #36 InitialSummary
[03/23 21:59:53    360s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_C5kDUr.rcdb.d/PE_top.rcdb.d': 2689 access done (mem: 4147.340M)
[03/23 21:59:53    360s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 21:59:53    360s] #Start Inst Signature in MT(0)
[03/23 21:59:53    360s] #Start Net Signature in MT(3825183)
[03/23 21:59:53    360s] #Calculate SNet Signature in MT (46901309)
[03/23 21:59:53    360s] #Run time and memory report for RC extraction:
[03/23 21:59:53    360s] #RC extraction running on  Xeon 4.13GHz 12288KB Cache 12CPU.
[03/23 21:59:53    360s] #Run Statistics for snet signature:
[03/23 21:59:53    360s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.14/6, scale score = 0.19.
[03/23 21:59:53    360s] #    Increased memory =     0.00 (MB), total memory =  2953.45 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:53    360s] #Run Statistics for Net Final Signature:
[03/23 21:59:53    360s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:59:53    360s] #   Increased memory =     0.00 (MB), total memory =  2953.45 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:53    360s] #Run Statistics for Net launch:
[03/23 21:59:53    360s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.86/6, scale score = 0.81.
[03/23 21:59:53    360s] #    Increased memory =     0.00 (MB), total memory =  2953.45 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:53    360s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:59:53    360s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:59:53    360s] #   Increased memory =     0.00 (MB), total memory =  2953.45 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:53    360s] #Run Statistics for net signature:
[03/23 21:59:53    360s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.04/6, scale score = 0.51.
[03/23 21:59:53    360s] #    Increased memory =     0.00 (MB), total memory =  2953.45 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:53    360s] #Run Statistics for inst signature:
[03/23 21:59:53    360s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.96/6, scale score = 0.33.
[03/23 21:59:53    360s] #    Increased memory =    -8.99 (MB), total memory =  2953.45 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:53    360s] tQuantus: Original signature = 57259309, new signature = 92521144
[03/23 21:59:53    360s] tQuantus: Design is dirty by design signature
[03/23 21:59:53    360s] tQuantus: Need to rerun tQuantus because design is dirty.
[03/23 21:59:53    360s] ### Net info: total nets: 2692
[03/23 21:59:53    360s] ### Net info: dirty nets: 0
[03/23 21:59:53    360s] ### Net info: marked as disconnected nets: 0
[03/23 21:59:53    360s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 21:59:53    360s] #num needed restored net=0
[03/23 21:59:53    360s] #need_extraction net=0 (total=2692)
[03/23 21:59:53    360s] ### Net info: fully routed nets: 2689
[03/23 21:59:53    360s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 21:59:53    360s] ### Net info: unrouted nets: 0
[03/23 21:59:53    360s] ### Net info: re-extraction nets: 0
[03/23 21:59:53    360s] ### Net info: ignored nets: 0
[03/23 21:59:53    360s] ### Net info: skip routing nets: 0
[03/23 21:59:53    360s] ### import design signature (161): route=2133757165 fixed_route=2133757165 flt_obj=0 vio=81313992 swire=1905142130 shield_wire=1 net_attr=1806754774 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850644300 pin_access=2131412023 inst_pattern=1
[03/23 21:59:53    360s] #Extract in post route mode
[03/23 21:59:53    360s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 21:59:53    360s] #Fast data preparation for tQuantus.
[03/23 21:59:53    360s] #Start routing data preparation on Thu Mar 23 21:59:53 2023
[03/23 21:59:53    360s] #
[03/23 21:59:53    360s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 21:59:53    360s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:59:53    360s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:59:53    360s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:59:53    360s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:59:53    360s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 21:59:53    360s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:59:53    360s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 21:59:53    360s] #Regenerating Ggrids automatically.
[03/23 21:59:53    360s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:59:53    360s] #Using automatically generated G-grids.
[03/23 21:59:53    360s] #Done routing data preparation.
[03/23 21:59:53    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2959.05 (MB), peak = 3198.20 (MB)
[03/23 21:59:53    360s] #Start routing data preparation on Thu Mar 23 21:59:53 2023
[03/23 21:59:53    360s] #
[03/23 21:59:53    360s] #Minimum voltage of a net in the design = 0.000.
[03/23 21:59:53    360s] #Maximum voltage of a net in the design = 1.200.
[03/23 21:59:53    360s] #Voltage range [0.000 - 1.200] has 2690 nets.
[03/23 21:59:53    360s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 21:59:53    360s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 21:59:53    360s] #Build and mark too close pins for the same net.
[03/23 21:59:53    360s] #Regenerating Ggrids automatically.
[03/23 21:59:53    360s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 21:59:53    360s] #Using automatically generated G-grids.
[03/23 21:59:53    360s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 21:59:53    360s] #Done routing data preparation.
[03/23 21:59:53    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2964.64 (MB), peak = 3198.20 (MB)
[03/23 21:59:53    360s] #
[03/23 21:59:53    360s] #Start tQuantus RC extraction...
[03/23 21:59:53    360s] #Start building rc corner(s)...
[03/23 21:59:53    360s] #Number of RC Corner = 1
[03/23 21:59:53    360s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:59:53    360s] #M1 -> M1 (1)
[03/23 21:59:53    360s] #M2 -> M2 (2)
[03/23 21:59:53    360s] #M3 -> M3 (3)
[03/23 21:59:53    360s] #M4 -> M4 (4)
[03/23 21:59:53    360s] #M5 -> M5 (5)
[03/23 21:59:53    360s] #M6 -> M6 (6)
[03/23 21:59:53    360s] #MQ -> MQ (7)
[03/23 21:59:53    360s] #LM -> LM (8)
[03/23 21:59:53    360s] #SADV-On
[03/23 21:59:53    360s] # Corner(s) : 
[03/23 21:59:53    360s] #rc-typ [25.00]
[03/23 21:59:53    360s] # Corner id: 0
[03/23 21:59:53    360s] # Layout Scale: 1.000000
[03/23 21:59:53    360s] # Has Metal Fill model: yes
[03/23 21:59:53    360s] # Temperature was set
[03/23 21:59:53    360s] # Temperature : 25.000000
[03/23 21:59:53    360s] # Ref. Temp   : 25.000000
[03/23 21:59:53    360s] #SADV-Off
[03/23 21:59:53    360s] #total pattern=120 [8, 324]
[03/23 21:59:53    360s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:59:53    360s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:59:53    360s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:59:53    360s] #number model r/c [1,1] [8,324] read
[03/23 21:59:54    360s] #0 rcmodel(s) requires rebuild
[03/23 21:59:54    360s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2968.81 (MB), peak = 3198.20 (MB)
[03/23 21:59:54    360s] #Start building rc corner(s)...
[03/23 21:59:54    360s] #Number of RC Corner = 1
[03/23 21:59:54    360s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 21:59:54    360s] #M1 -> M1 (1)
[03/23 21:59:54    360s] #M2 -> M2 (2)
[03/23 21:59:54    360s] #M3 -> M3 (3)
[03/23 21:59:54    360s] #M4 -> M4 (4)
[03/23 21:59:54    360s] #M5 -> M5 (5)
[03/23 21:59:54    360s] #M6 -> M6 (6)
[03/23 21:59:54    360s] #MQ -> MQ (7)
[03/23 21:59:54    360s] #LM -> LM (8)
[03/23 21:59:54    360s] #SADV-On
[03/23 21:59:54    360s] # Corner(s) : 
[03/23 21:59:54    360s] #rc-typ [25.00]
[03/23 21:59:54    361s] # Corner id: 0
[03/23 21:59:54    361s] # Layout Scale: 1.000000
[03/23 21:59:54    361s] # Has Metal Fill model: yes
[03/23 21:59:54    361s] # Temperature was set
[03/23 21:59:54    361s] # Temperature : 25.000000
[03/23 21:59:54    361s] # Ref. Temp   : 25.000000
[03/23 21:59:54    361s] #SADV-Off
[03/23 21:59:54    361s] #total pattern=120 [8, 324]
[03/23 21:59:54    361s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 21:59:54    361s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 21:59:54    361s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 21:59:54    361s] #number model r/c [1,1] [8,324] read
[03/23 21:59:54    361s] #0 rcmodel(s) requires rebuild
[03/23 21:59:54    361s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2969.70 (MB), peak = 3198.20 (MB)
[03/23 21:59:54    361s] #Finish check_net_pin_list step Enter extract
[03/23 21:59:54    361s] #Start init net ripin tree building
[03/23 21:59:54    361s] #Finish init net ripin tree building
[03/23 21:59:54    361s] #Cpu time = 00:00:00
[03/23 21:59:54    361s] #Elapsed time = 00:00:00
[03/23 21:59:54    361s] #Increased memory = 0.00 (MB)
[03/23 21:59:54    361s] #Total memory = 2969.70 (MB)
[03/23 21:59:54    361s] #Peak memory = 3198.20 (MB)
[03/23 21:59:54    361s] #Using multithreading with 6 threads.
[03/23 21:59:54    361s] #begin processing metal fill model file
[03/23 21:59:54    361s] #end processing metal fill model file
[03/23 21:59:54    361s] #Length limit = 200 pitches
[03/23 21:59:54    361s] #opt mode = 2
[03/23 21:59:54    361s] #Finish check_net_pin_list step Fix net pin list
[03/23 21:59:54    361s] #Start generate extraction boxes.
[03/23 21:59:54    361s] #
[03/23 21:59:54    361s] #Extract using 30 x 30 Hboxes
[03/23 21:59:54    361s] #3x4 initial hboxes
[03/23 21:59:54    361s] #Use area based hbox pruning.
[03/23 21:59:54    361s] #0/0 hboxes pruned.
[03/23 21:59:54    361s] #Complete generating extraction boxes.
[03/23 21:59:54    361s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 21:59:54    361s] #Process 0 special clock nets for rc extraction
[03/23 21:59:54    361s] #Total 2689 nets were built. 73 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 21:59:55    362s] #Run Statistics for Extraction:
[03/23 21:59:55    362s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/23 21:59:55    362s] #   Increased memory =    88.60 (MB), total memory =  3058.98 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:55    362s] #Register nets and terms for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d
[03/23 21:59:55    362s] #Finish registering nets and terms for rcdb.
[03/23 21:59:55    362s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3012.18 (MB), peak = 3198.20 (MB)
[03/23 21:59:55    362s] #RC Statistics: 14264 Res, 7436 Ground Cap, 3119 XCap (Edge to Edge)
[03/23 21:59:55    362s] #RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1833.92 (6342), Avg L-Edge Length: 10546.44 (4541)
[03/23 21:59:55    362s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d.
[03/23 21:59:55    362s] #Start writing RC data.
[03/23 21:59:55    362s] #Finish writing RC data
[03/23 21:59:55    362s] #Finish writing rcdb with 16954 nodes, 14265 edges, and 6694 xcaps
[03/23 21:59:55    362s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3006.61 (MB), peak = 3198.20 (MB)
[03/23 21:59:55    362s] Restoring parasitic data from file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d' ...
[03/23 21:59:55    362s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d' for reading (mem: 4225.012M)
[03/23 21:59:55    362s] Reading RCDB with compressed RC data.
[03/23 21:59:55    362s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d' for content verification (mem: 4225.012M)
[03/23 21:59:55    362s] Reading RCDB with compressed RC data.
[03/23 21:59:55    362s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d': 0 access done (mem: 4225.012M)
[03/23 21:59:55    362s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d': 0 access done (mem: 4225.012M)
[03/23 21:59:55    362s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4225.012M)
[03/23 21:59:55    362s] Following multi-corner parasitics specified:
[03/23 21:59:55    362s] 	/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d (rcdb)
[03/23 21:59:55    362s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d' for reading (mem: 4225.012M)
[03/23 21:59:55    362s] Reading RCDB with compressed RC data.
[03/23 21:59:55    362s] 		Cell PE_top has rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d specified
[03/23 21:59:55    362s] Cell PE_top, hinst 
[03/23 21:59:55    362s] processing rcdb (/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 21:59:55    362s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_tB7gmn.rcdb.d': 0 access done (mem: 4241.012M)
[03/23 21:59:55    362s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4225.012M)
[03/23 21:59:55    362s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_E7C0bi.rcdb.d/PE_top.rcdb.d' for reading (mem: 4225.012M)
[03/23 21:59:55    362s] Reading RCDB with compressed RC data.
[03/23 21:59:56    363s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_E7C0bi.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4225.012M)
[03/23 21:59:56    363s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4225.012M)
[03/23 21:59:56    363s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4225.012M)
[03/23 21:59:56    363s] #
[03/23 21:59:56    363s] #Restore RCDB.
[03/23 21:59:56    363s] #
[03/23 21:59:56    363s] #Complete tQuantus RC extraction.
[03/23 21:59:56    363s] #Cpu time = 00:00:03
[03/23 21:59:56    363s] #Elapsed time = 00:00:03
[03/23 21:59:56    363s] #Increased memory = 42.06 (MB)
[03/23 21:59:56    363s] #Total memory = 3006.70 (MB)
[03/23 21:59:56    363s] #Peak memory = 3198.20 (MB)
[03/23 21:59:56    363s] #
[03/23 21:59:56    363s] #73 inserted nodes are removed
[03/23 21:59:56    363s] ### export design design signature (163): route=873424218 fixed_route=873424218 flt_obj=0 vio=81313992 swire=1905142130 shield_wire=1 net_attr=238397998 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850644300 pin_access=2131412023 inst_pattern=1
[03/23 21:59:56    363s] #	no debugging net set
[03/23 21:59:56    363s] ### import design signature (164): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2131412023 inst_pattern=1
[03/23 21:59:56    363s] #Start Inst Signature in MT(0)
[03/23 21:59:56    363s] #Start Net Signature in MT(3825183)
[03/23 21:59:56    363s] #Calculate SNet Signature in MT (46901309)
[03/23 21:59:56    363s] #Run time and memory report for RC extraction:
[03/23 21:59:56    363s] #RC extraction running on  Xeon 4.01GHz 12288KB Cache 12CPU.
[03/23 21:59:56    363s] #Run Statistics for snet signature:
[03/23 21:59:56    363s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/6, scale score = 0.20.
[03/23 21:59:56    363s] #    Increased memory =     0.00 (MB), total memory =  2776.67 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:56    363s] #Run Statistics for Net Final Signature:
[03/23 21:59:56    363s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:59:56    363s] #   Increased memory =     0.00 (MB), total memory =  2776.67 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:56    363s] #Run Statistics for Net launch:
[03/23 21:59:56    363s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.86/6, scale score = 0.81.
[03/23 21:59:56    363s] #    Increased memory =     0.00 (MB), total memory =  2776.67 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:56    363s] #Run Statistics for Net init_dbsNet_slist:
[03/23 21:59:56    363s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 21:59:56    363s] #   Increased memory =     0.00 (MB), total memory =  2776.67 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:56    363s] #Run Statistics for net signature:
[03/23 21:59:56    363s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.85/6, scale score = 0.47.
[03/23 21:59:56    363s] #    Increased memory =     0.00 (MB), total memory =  2776.67 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:56    363s] #Run Statistics for inst signature:
[03/23 21:59:56    363s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.45/6, scale score = 0.41.
[03/23 21:59:56    363s] #    Increased memory =    -0.28 (MB), total memory =  2776.67 (MB), peak memory =  3198.20 (MB)
[03/23 21:59:56    363s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_E7C0bi.rcdb.d/PE_top.rcdb.d' for reading (mem: 4024.246M)
[03/23 21:59:56    363s] Reading RCDB with compressed RC data.
[03/23 21:59:56    363s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4026.2M)
[03/23 21:59:56    363s] Starting delay calculation for Setup views
[03/23 21:59:56    363s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 21:59:56    363s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 21:59:56    363s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 21:59:56    363s] #################################################################################
[03/23 21:59:56    363s] # Design Stage: PostRoute
[03/23 21:59:56    363s] # Design Name: PE_top
[03/23 21:59:56    363s] # Design Mode: 130nm
[03/23 21:59:56    363s] # Analysis Mode: MMMC OCV 
[03/23 21:59:56    363s] # Parasitics Mode: SPEF/RCDB 
[03/23 21:59:56    363s] # Signoff Settings: SI On 
[03/23 21:59:56    363s] #################################################################################
[03/23 21:59:56    364s] Topological Sorting (REAL = 0:00:00.0, MEM = 4047.9M, InitMEM = 4047.9M)
[03/23 21:59:56    364s] Setting infinite Tws ...
[03/23 21:59:56    364s] First Iteration Infinite Tw... 
[03/23 21:59:56    364s] Calculate early delays in OCV mode...
[03/23 21:59:56    364s] Calculate late delays in OCV mode...
[03/23 21:59:56    364s] Start delay calculation (fullDC) (6 T). (MEM=4047.86)
[03/23 21:59:56    364s] End AAE Lib Interpolated Model. (MEM=4059.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:59:56    364s] Total number of fetched objects 2689
[03/23 21:59:56    364s] AAE_INFO-618: Total number of nets in the design is 2692,  100.0 percent of the nets selected for SI analysis
[03/23 21:59:56    364s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:59:57    364s] End delay calculation. (MEM=4310.56 CPU=0:00:00.7 REAL=0:00:01.0)
[03/23 21:59:57    364s] End delay calculation (fullDC). (MEM=4310.56 CPU=0:00:00.8 REAL=0:00:01.0)
[03/23 21:59:57    364s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4310.6M) ***
[03/23 21:59:57    365s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4302.6M)
[03/23 21:59:57    365s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 21:59:57    365s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4302.6M)
[03/23 21:59:57    365s] 
[03/23 21:59:57    365s] Executing IPO callback for view pruning ..
[03/23 21:59:57    365s] Starting SI iteration 2
[03/23 21:59:57    365s] Calculate early delays in OCV mode...
[03/23 21:59:57    365s] Calculate late delays in OCV mode...
[03/23 21:59:57    365s] Start delay calculation (fullDC) (6 T). (MEM=4147.71)
[03/23 21:59:57    365s] End AAE Lib Interpolated Model. (MEM=4147.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:59:57    365s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 21:59:57    365s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 21:59:57    365s] Total number of fetched objects 2689
[03/23 21:59:57    365s] AAE_INFO-618: Total number of nets in the design is 2692,  4.6 percent of the nets selected for SI analysis
[03/23 21:59:57    365s] End delay calculation. (MEM=4413.85 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:59:57    365s] End delay calculation (fullDC). (MEM=4413.85 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 21:59:57    365s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4413.8M) ***
[03/23 21:59:57    365s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:06:06 mem=4419.8M)
[03/23 21:59:57    365s] End AAE Lib Interpolated Model. (MEM=4419.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:59:57    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4419.8M, EPOCH TIME: 1679623197.440319
[03/23 21:59:57    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:57    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:57    365s] 
[03/23 21:59:57    365s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:59:57    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:4451.8M, EPOCH TIME: 1679623197.463071
[03/23 21:59:57    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:59:57    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:57    365s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4450.4M, EPOCH TIME: 1679623197.545312
[03/23 21:59:57    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:57    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:57    365s] 
[03/23 21:59:57    365s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:59:57    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:4451.8M, EPOCH TIME: 1679623197.563875
[03/23 21:59:57    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 21:59:57    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:57    365s] Density: 31.572%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 2995.6M, totSessionCpu=0:06:06 **
[03/23 21:59:57    365s] OPTC: m1 20.0 20.0
[03/23 21:59:57    365s] Setting latch borrow mode to budget during optimization.
[03/23 21:59:57    366s] Info: Done creating the CCOpt slew target map.
[03/23 21:59:57    366s] **INFO: flowCheckPoint #37 OptimizationPass1
[03/23 21:59:57    366s] Glitch fixing enabled
[03/23 21:59:57    366s] *** ClockDrv #1 [begin] (optDesign #9) : totSession cpu/real = 0:06:06.2/0:10:21.3 (0.6), mem = 4167.9M
[03/23 21:59:57    366s] Running CCOpt-PRO on entire clock network
[03/23 21:59:57    366s] Net route status summary:
[03/23 21:59:57    366s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:59:57    366s]   Non-clock:  2667 (unrouted=3, trialRouted=0, noStatus=0, routed=2664, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:59:57    366s] Clock tree cells fixed by user: 0 out of 24 (0%)
[03/23 21:59:57    366s] PRO...
[03/23 21:59:57    366s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 21:59:57    366s] Initializing clock structures...
[03/23 21:59:57    366s]   Creating own balancer
[03/23 21:59:57    366s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 21:59:57    366s]   Removing CTS place status from clock tree and sinks.
[03/23 21:59:57    366s]   Removed CTS place status from 24 clock cells (out of 26 ) and 0 clock sinks (out of 0 ).
[03/23 21:59:57    366s]   Initializing legalizer
[03/23 21:59:57    366s]   Using cell based legalization.
[03/23 21:59:57    366s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 21:59:57    366s] OPERPROF: Starting DPlace-Init at level 1, MEM:4167.9M, EPOCH TIME: 1679623197.732159
[03/23 21:59:57    366s] Processing tracks to init pin-track alignment.
[03/23 21:59:57    366s] z: 2, totalTracks: 1
[03/23 21:59:57    366s] z: 4, totalTracks: 1
[03/23 21:59:57    366s] z: 6, totalTracks: 1
[03/23 21:59:57    366s] z: 8, totalTracks: 1
[03/23 21:59:57    366s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:59:57    366s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4167.9M, EPOCH TIME: 1679623197.738394
[03/23 21:59:57    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:57    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:57    366s] 
[03/23 21:59:57    366s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:59:57    366s] 
[03/23 21:59:57    366s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:59:57    366s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:4199.9M, EPOCH TIME: 1679623197.756300
[03/23 21:59:57    366s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4199.9M, EPOCH TIME: 1679623197.756398
[03/23 21:59:57    366s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4199.9M, EPOCH TIME: 1679623197.758501
[03/23 21:59:57    366s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4199.9MB).
[03/23 21:59:57    366s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:4199.9M, EPOCH TIME: 1679623197.760211
[03/23 21:59:57    366s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:59:57    366s] (I)      Default pattern map key = PE_top_default.
[03/23 21:59:57    366s] (I)      Load db... (mem=4199.9M)
[03/23 21:59:57    366s] (I)      Read data from FE... (mem=4199.9M)
[03/23 21:59:57    366s] (I)      Number of ignored instance 0
[03/23 21:59:57    366s] (I)      Number of inbound cells 0
[03/23 21:59:57    366s] (I)      Number of opened ILM blockages 0
[03/23 21:59:57    366s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 21:59:57    366s] (I)      numMoveCells=8388, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 21:59:57    366s] (I)      cell height: 3600, count: 9104
[03/23 21:59:57    366s] (I)      Read rows... (mem=4203.0M)
[03/23 21:59:57    366s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 21:59:57    366s] (I)      rowRegion : (7000, 7000) - (293000, 392200)
[03/23 21:59:57    366s] (I)      coreBox   : (7000, 7000) - (293000, 393000)
[03/23 21:59:57    366s] (I)      Done Read rows (cpu=0.000s, mem=4203.0M)
[03/23 21:59:57    366s] (I)      Done Read data from FE (cpu=0.014s, mem=4203.0M)
[03/23 21:59:57    366s] (I)      Done Load db (cpu=0.014s, mem=4203.0M)
[03/23 21:59:57    366s] (I)      Constructing placeable region... (mem=4203.0M)
[03/23 21:59:57    366s] (I)      Constructing bin map
[03/23 21:59:57    366s] (I)      Initialize bin information with width=36000 height=36000
[03/23 21:59:57    366s] (I)      Done constructing bin map
[03/23 21:59:57    366s] (I)      Compute region effective width... (mem=4203.0M)
[03/23 21:59:57    366s] (I)      Done Compute region effective width (cpu=0.000s, mem=4203.0M)
[03/23 21:59:57    366s] (I)      Done Constructing placeable region (cpu=0.003s, mem=4203.0M)
[03/23 21:59:57    366s]   Legalizer reserving space for clock trees
[03/23 21:59:57    366s]   Accumulated time to calculate placeable region: 0.196
[03/23 21:59:57    366s]   Accumulated time to calculate placeable region: 0.196
[03/23 21:59:57    366s]   Accumulated time to calculate placeable region: 0.196
[03/23 21:59:57    366s]   Accumulated time to calculate placeable region: 0.196
[03/23 21:59:57    366s]   Reconstructing clock tree datastructures, skew aware...
[03/23 21:59:57    366s]     Validating CTS configuration...
[03/23 21:59:57    366s]     Checking module port directions...
[03/23 21:59:57    366s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:59:57    366s]     Non-default CCOpt properties:
[03/23 21:59:57    366s]       Public non-default CCOpt properties:
[03/23 21:59:57    366s]         adjacent_rows_legal: true (default: false)
[03/23 21:59:57    366s]         cell_density is set for at least one object
[03/23 21:59:57    366s]         cell_halo_rows: 0 (default: 1)
[03/23 21:59:57    366s]         cell_halo_sites: 0 (default: 4)
[03/23 21:59:57    366s]         original_names is set for at least one object
[03/23 21:59:57    366s]         primary_delay_corner: worstDelay (default: )
[03/23 21:59:57    366s]         route_type is set for at least one object
[03/23 21:59:57    366s]         source_driver is set for at least one object
[03/23 21:59:57    366s]         target_insertion_delay is set for at least one object
[03/23 21:59:57    366s]         target_max_trans is set for at least one object
[03/23 21:59:57    366s]         target_max_trans_sdc is set for at least one object
[03/23 21:59:57    366s]         target_skew is set for at least one object
[03/23 21:59:57    366s]         target_skew_wire is set for at least one object
[03/23 21:59:57    366s]         use_inverters is set for at least one object
[03/23 21:59:57    366s]       Private non-default CCOpt properties:
[03/23 21:59:57    366s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 21:59:57    366s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 21:59:57    366s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 21:59:57    366s]         force_design_routing_status: 1 (default: auto)
[03/23 21:59:57    366s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 21:59:57    366s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 21:59:57    366s]         r2r_iterations: 5 (default: 1)
[03/23 21:59:57    366s]     Route type trimming info:
[03/23 21:59:57    366s]       No route type modifications were made.
[03/23 21:59:57    366s] End AAE Lib Interpolated Model. (MEM=4206.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.196
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.196
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.196
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.197
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.197
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.197
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.197
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.2
[03/23 21:59:57    366s] (I)      Initializing Steiner engine. 
[03/23 21:59:57    366s] (I)      ================== Layers ==================
[03/23 21:59:57    366s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:59:57    366s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 21:59:57    366s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:59:57    366s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 21:59:57    366s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 21:59:57    366s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 21:59:57    366s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 21:59:57    366s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 21:59:57    366s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 21:59:57    366s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 21:59:57    366s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 21:59:57    366s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 21:59:57    366s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 21:59:57    366s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 21:59:57    366s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 21:59:57    366s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 21:59:57    366s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 21:59:57    366s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 21:59:57    366s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 21:59:57    366s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:59:57    366s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 21:59:57    366s] (I)      +-----+----+------+-------+--------+-------+
[03/23 21:59:57    366s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 21:59:57    366s]     Original list had 8 cells:
[03/23 21:59:57    366s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:59:57    366s]     Library trimming was not able to trim any cells:
[03/23 21:59:57    366s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.2
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.2
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.2
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.2
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.2
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.201
[03/23 21:59:57    366s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 21:59:57    366s]     Original list had 9 cells:
[03/23 21:59:57    366s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 21:59:57    366s]     New trimmed list has 8 cells:
[03/23 21:59:57    366s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.201
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.201
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.201
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.208
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.218
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.229
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.24
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.24
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.24
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.24
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.24
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.241
[03/23 21:59:57    366s]     Accumulated time to calculate placeable region: 0.241
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.241
[03/23 21:59:57    366s] Accumulated time to calculate placeable region: 0.24
[03/23 21:59:58    367s]     Clock tree balancer configuration for clock_tree clk:
[03/23 21:59:58    367s]     Non-default CCOpt properties:
[03/23 21:59:58    367s]       Public non-default CCOpt properties:
[03/23 21:59:58    367s]         cell_density: 1 (default: 0.75)
[03/23 21:59:58    367s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 21:59:58    367s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 21:59:58    367s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 21:59:58    367s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 21:59:58    367s]         use_inverters: true (default: auto)
[03/23 21:59:58    367s]       No private non-default CCOpt properties
[03/23 21:59:58    367s]     For power domain auto-default:
[03/23 21:59:58    367s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 21:59:58    367s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 21:59:58    367s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 21:59:58    367s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 21:59:58    367s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 110167.200um^2
[03/23 21:59:58    367s]     Top Routing info:
[03/23 21:59:58    367s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:59:58    367s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:59:58    367s]     Trunk Routing info:
[03/23 21:59:58    367s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:59:58    367s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:59:58    367s]     Leaf Routing info:
[03/23 21:59:58    367s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:59:58    367s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:59:58    367s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 21:59:58    367s]       Slew time target (leaf):    0.100ns
[03/23 21:59:58    367s]       Slew time target (trunk):   0.100ns
[03/23 21:59:58    367s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 21:59:58    367s]       Buffer unit delay: 0.084ns
[03/23 21:59:58    367s]       Buffer max distance: 540.378um
[03/23 21:59:58    367s]     Fastest wire driving cells and distances:
[03/23 21:59:58    367s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 21:59:58    367s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 21:59:58    367s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 21:59:58    367s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Logic Sizing Table:
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     ----------------------------------------------------------
[03/23 21:59:58    367s]     Cell    Instance count    Source    Eligible library cells
[03/23 21:59:58    367s]     ----------------------------------------------------------
[03/23 21:59:58    367s]       (empty table)
[03/23 21:59:58    367s]     ----------------------------------------------------------
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:59:58    367s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:59:58    367s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 21:59:58    367s]       Sources:                     pin clk
[03/23 21:59:58    367s]       Total number of sinks:       716
[03/23 21:59:58    367s]       Delay constrained sinks:     716
[03/23 21:59:58    367s]       Constrains:                  default
[03/23 21:59:58    367s]       Non-leaf sinks:              0
[03/23 21:59:58    367s]       Ignore pins:                 0
[03/23 21:59:58    367s]      Timing corner worstDelay:setup.late:
[03/23 21:59:58    367s]       Skew target:                 0.100ns
[03/23 21:59:58    367s]       Insertion delay target:      0.100ns
[03/23 21:59:58    367s]     Primary reporting skew groups are:
[03/23 21:59:58    367s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Clock DAG stats initial state:
[03/23 21:59:58    367s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:59:58    367s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:59:58    367s]       misc counts      : r=1, pp=0
[03/23 21:59:58    367s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:59:58    367s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:59:58    367s]     Clock DAG library cell distribution initial state {count}:
[03/23 21:59:58    367s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:59:58    367s]     Clock DAG hash initial state: 9043657580075338299 13391469031759418034
[03/23 21:59:58    367s]     CTS services accumulated run-time stats initial state:
[03/23 21:59:58    367s]       delay calculator: calls=59101, total_wall_time=1.966s, mean_wall_time=0.033ms
[03/23 21:59:58    367s]       legalizer: calls=2670, total_wall_time=0.074s, mean_wall_time=0.028ms
[03/23 21:59:58    367s]       steiner router: calls=48912, total_wall_time=3.300s, mean_wall_time=0.067ms
[03/23 21:59:58    367s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 21:59:58    367s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     --------------------------------------------------------------------
[03/23 21:59:58    367s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:59:58    367s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:59:58    367s]     --------------------------------------------------------------------
[03/23 21:59:58    367s]     M1       N            H          0.317         0.288         0.091
[03/23 21:59:58    367s]     M2       Y            V          0.186         0.327         0.061
[03/23 21:59:58    367s]     M3       Y            H          0.186         0.328         0.061
[03/23 21:59:58    367s]     M4       Y            V          0.186         0.327         0.061
[03/23 21:59:58    367s]     M5       N            H          0.186         0.328         0.061
[03/23 21:59:58    367s]     M6       N            V          0.181         0.323         0.058
[03/23 21:59:58    367s]     MQ       N            H          0.075         0.283         0.021
[03/23 21:59:58    367s]     LM       N            V          0.068         0.289         0.020
[03/23 21:59:58    367s]     --------------------------------------------------------------------
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:59:58    367s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Layer information for route type default_route_type_leaf:
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     --------------------------------------------------------------------
[03/23 21:59:58    367s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:59:58    367s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:59:58    367s]     --------------------------------------------------------------------
[03/23 21:59:58    367s]     M1       N            H          0.317         0.213         0.068
[03/23 21:59:58    367s]     M2       N            V          0.186         0.267         0.050
[03/23 21:59:58    367s]     M3       Y            H          0.186         0.265         0.049
[03/23 21:59:58    367s]     M4       Y            V          0.186         0.265         0.049
[03/23 21:59:58    367s]     M5       N            H          0.186         0.263         0.049
[03/23 21:59:58    367s]     M6       N            V          0.181         0.254         0.046
[03/23 21:59:58    367s]     MQ       N            H          0.075         0.240         0.018
[03/23 21:59:58    367s]     LM       N            V          0.068         0.231         0.016
[03/23 21:59:58    367s]     --------------------------------------------------------------------
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 21:59:58    367s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Layer information for route type default_route_type_nonleaf:
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     --------------------------------------------------------------------
[03/23 21:59:58    367s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 21:59:58    367s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 21:59:58    367s]     --------------------------------------------------------------------
[03/23 21:59:58    367s]     M1       N            H          0.317         0.213         0.068
[03/23 21:59:58    367s]     M2       N            V          0.186         0.267         0.050
[03/23 21:59:58    367s]     M3       Y            H          0.186         0.265         0.049
[03/23 21:59:58    367s]     M4       Y            V          0.186         0.265         0.049
[03/23 21:59:58    367s]     M5       N            H          0.186         0.263         0.049
[03/23 21:59:58    367s]     M6       N            V          0.181         0.254         0.046
[03/23 21:59:58    367s]     MQ       N            H          0.075         0.240         0.018
[03/23 21:59:58    367s]     LM       N            V          0.068         0.231         0.016
[03/23 21:59:58    367s]     --------------------------------------------------------------------
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Via selection for estimated routes (rule default):
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     ------------------------------------------------------------
[03/23 21:59:58    367s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 21:59:58    367s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 21:59:58    367s]     ------------------------------------------------------------
[03/23 21:59:58    367s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 21:59:58    367s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 21:59:58    367s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 21:59:58    367s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 21:59:58    367s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 21:59:58    367s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 21:59:58    367s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 21:59:58    367s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 21:59:58    367s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 21:59:58    367s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 21:59:58    367s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 21:59:58    367s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 21:59:58    367s]     ------------------------------------------------------------
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 21:59:58    367s]     No ideal or dont_touch nets found in the clock tree
[03/23 21:59:58    367s]     No dont_touch hnets found in the clock tree
[03/23 21:59:58    367s]     No dont_touch hpins found in the clock network.
[03/23 21:59:58    367s]     Checking for illegal sizes of clock logic instances...
[03/23 21:59:58    367s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Filtering reasons for cell type: buffer
[03/23 21:59:58    367s]     =======================================
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:59:58    367s]     Clock trees    Power domain    Reason                         Library cells
[03/23 21:59:58    367s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:59:58    367s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 21:59:58    367s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Filtering reasons for cell type: inverter
[03/23 21:59:58    367s]     =========================================
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:59:58    367s]     Clock trees    Power domain    Reason                         Library cells
[03/23 21:59:58    367s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:59:58    367s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 21:59:58    367s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 21:59:58    367s]                                                                     INVXLTR }
[03/23 21:59:58    367s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.0)
[03/23 21:59:58    367s]     CCOpt configuration status: all checks passed.
[03/23 21:59:58    367s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 21:59:58    367s] Initializing clock structures done.
[03/23 21:59:58    367s] PRO...
[03/23 21:59:58    367s]   PRO active optimizations:
[03/23 21:59:58    367s]    - DRV fixing with sizing
[03/23 21:59:58    367s]   
[03/23 21:59:58    367s]   Detected clock skew data from CTS
[03/23 21:59:58    367s]   Clock DAG stats PRO initial state:
[03/23 21:59:58    367s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:59:58    367s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:59:58    367s]     misc counts      : r=1, pp=0
[03/23 21:59:58    367s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:59:58    367s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:59:58    367s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:59:58    367s]     wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:59:58    367s]     wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:59:58    367s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:59:58    367s]   Clock DAG net violations PRO initial state:
[03/23 21:59:58    367s]     Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:59:58    367s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 21:59:58    367s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:59:58    367s]     Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:59:58    367s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 21:59:58    367s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:59:58    367s]   Clock DAG hash PRO initial state: 9043657580075338299 13391469031759418034
[03/23 21:59:58    367s]   CTS services accumulated run-time stats PRO initial state:
[03/23 21:59:58    367s]     delay calculator: calls=59101, total_wall_time=1.966s, mean_wall_time=0.033ms
[03/23 21:59:58    367s]     legalizer: calls=2670, total_wall_time=0.074s, mean_wall_time=0.028ms
[03/23 21:59:58    367s]     steiner router: calls=48912, total_wall_time=3.300s, mean_wall_time=0.067ms
[03/23 21:59:58    367s]   Primary reporting skew groups PRO initial state:
[03/23 21:59:58    367s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:59:58    367s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:59:58    367s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:59:58    367s]   Skew group summary PRO initial state:
[03/23 21:59:58    367s]     skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312, avg=0.277, sd=0.020], skew [0.083 vs 0.100], 100% {0.229, 0.312} (wid=0.048 ws=0.035) (gid=0.269 gs=0.056)
[03/23 21:59:58    367s]   Recomputing CTS skew targets...
[03/23 21:59:58    367s]   Resolving skew group constraints...
[03/23 21:59:58    367s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 21:59:58    367s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.312ns.
[03/23 21:59:58    367s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Slackened skew group targets:
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     ---------------------------------------------------------------------
[03/23 21:59:58    367s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 21:59:58    367s]                              Target     Target       Target     Target
[03/23 21:59:58    367s]                              Max ID     Max ID       Skew       Skew
[03/23 21:59:58    367s]     ---------------------------------------------------------------------
[03/23 21:59:58    367s]     clk/typConstraintMode     0.150       0.312         -           -
[03/23 21:59:58    367s]     ---------------------------------------------------------------------
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]   Resolving skew group constraints done.
[03/23 21:59:58    367s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 21:59:58    367s]   PRO Fixing DRVs...
[03/23 21:59:58    367s]     Clock DAG hash before 'PRO Fixing DRVs': 9043657580075338299 13391469031759418034
[03/23 21:59:58    367s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 21:59:58    367s]       delay calculator: calls=59141, total_wall_time=1.967s, mean_wall_time=0.033ms
[03/23 21:59:58    367s]       legalizer: calls=2670, total_wall_time=0.074s, mean_wall_time=0.028ms
[03/23 21:59:58    367s]       steiner router: calls=48952, total_wall_time=3.300s, mean_wall_time=0.067ms
[03/23 21:59:58    367s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 21:59:58    367s]     CCOpt-PRO: considered: 25, tested: 25, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 21:59:58    367s]     =======================================
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Cell changes by Net Type:
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:59:58    367s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 21:59:58    367s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:59:58    367s]     top                0                    0           0            0                    0                  0
[03/23 21:59:58    367s]     trunk              2 [20.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 21:59:58    367s]     leaf               8 [80.0%]            0           0            0                    0 (0.0%)           8 (100.0%)
[03/23 21:59:58    367s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:59:58    367s]     Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[03/23 21:59:58    367s]     -------------------------------------------------------------------------------------------------------------------
[03/23 21:59:58    367s]     
[03/23 21:59:58    367s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
[03/23 21:59:58    367s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 21:59:58    367s]     
[03/23 21:59:59    367s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 21:59:59    367s]       cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:59:59    367s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:59:59    367s]       misc counts      : r=1, pp=0
[03/23 21:59:59    367s]       cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:59:59    367s]       cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:59:59    367s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:59:59    367s]       wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:59:59    367s]       wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:59:59    367s]       hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:59:59    367s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 21:59:59    367s]       Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.011ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:59:59    367s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 21:59:59    367s]       Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:59:59    367s]       Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:59:59    367s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 21:59:59    367s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:59:59    367s]     Clock DAG hash after 'PRO Fixing DRVs': 9043657580075338299 13391469031759418034
[03/23 21:59:59    367s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 21:59:59    367s]       delay calculator: calls=59503, total_wall_time=1.991s, mean_wall_time=0.033ms
[03/23 21:59:59    367s]       legalizer: calls=2712, total_wall_time=0.075s, mean_wall_time=0.028ms
[03/23 21:59:59    367s]       steiner router: calls=49112, total_wall_time=3.301s, mean_wall_time=0.067ms
[03/23 21:59:59    367s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 21:59:59    367s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:59:59    367s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:59:59    367s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:59:59    367s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 21:59:59    367s]       skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312], skew [0.083 vs 0.100]
[03/23 21:59:59    367s]     Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 21:59:59    367s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 21:59:59    367s]   
[03/23 21:59:59    367s]   Slew Diagnostics: After DRV fixing
[03/23 21:59:59    367s]   ==================================
[03/23 21:59:59    367s]   
[03/23 21:59:59    367s]   Global Causes:
[03/23 21:59:59    367s]   
[03/23 21:59:59    367s]   -------------------------------------
[03/23 21:59:59    367s]   Cause
[03/23 21:59:59    367s]   -------------------------------------
[03/23 21:59:59    367s]   DRV fixing with buffering is disabled
[03/23 21:59:59    367s]   -------------------------------------
[03/23 21:59:59    367s]   
[03/23 21:59:59    367s]   Top 5 overslews:
[03/23 21:59:59    367s]   
[03/23 21:59:59    367s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:59:59    367s]   Overslew    Causes                                        Driving Pin
[03/23 21:59:59    367s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:59:59    367s]   0.023ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/23 21:59:59    367s]   0.023ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00018/Y
[03/23 21:59:59    367s]   0.017ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/23 21:59:59    367s]   0.011ns     Inst already optimally sized (CLKINVX16TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 21:59:59    367s]   0.007ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00007/Y
[03/23 21:59:59    367s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 21:59:59    367s]   
[03/23 21:59:59    367s]   Slew diagnostics counts from the 10 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 21:59:59    367s]   
[03/23 21:59:59    367s]   ------------------------------------------
[03/23 21:59:59    367s]   Cause                           Occurences
[03/23 21:59:59    367s]   ------------------------------------------
[03/23 21:59:59    367s]   Inst already optimally sized        10
[03/23 21:59:59    367s]   ------------------------------------------
[03/23 21:59:59    367s]   
[03/23 21:59:59    367s]   Violation diagnostics counts from the 10 nodes that have violations:
[03/23 21:59:59    367s]   
[03/23 21:59:59    367s]   ------------------------------------------
[03/23 21:59:59    367s]   Cause                           Occurences
[03/23 21:59:59    367s]   ------------------------------------------
[03/23 21:59:59    367s]   Inst already optimally sized        10
[03/23 21:59:59    367s]   ------------------------------------------
[03/23 21:59:59    367s]   
[03/23 21:59:59    367s]   Reconnecting optimized routes...
[03/23 21:59:59    367s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:59:59    367s]   Set dirty flag on 0 instances, 0 nets
[03/23 21:59:59    367s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 21:59:59    367s] End AAE Lib Interpolated Model. (MEM=4510.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:59:59    367s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 21:59:59    367s]   Clock DAG stats PRO final:
[03/23 21:59:59    367s]     cell counts      : b=0, i=24, icg=0, dcg=0, l=0, total=24
[03/23 21:59:59    367s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 21:59:59    367s]     misc counts      : r=1, pp=0
[03/23 21:59:59    367s]     cell areas       : b=0.000um^2, i=459.360um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=459.360um^2
[03/23 21:59:59    367s]     cell capacitance : b=0.000pF, i=0.633pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.633pF
[03/23 21:59:59    367s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 21:59:59    367s]     wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.446pF, total=1.752pF
[03/23 21:59:59    367s]     wire lengths     : top=0.000um, trunk=1760.400um, leaf=7786.320um, total=9546.720um
[03/23 21:59:59    367s]     hp wire lengths  : top=0.000um, trunk=1146.400um, leaf=2670.600um, total=3817.000um
[03/23 21:59:59    367s]   Clock DAG net violations PRO final:
[03/23 21:59:59    367s]     Remaining Transition : {count=10, worst=[0.023ns, 0.023ns, 0.017ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.009ns sum=0.093ns
[03/23 21:59:59    367s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 21:59:59    367s]     Trunk : target=0.100ns count=8 avg=0.090ns sd=0.024ns min=0.049ns max=0.123ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 21:59:59    367s]     Leaf  : target=0.100ns count=17 avg=0.091ns sd=0.019ns min=0.058ns max=0.117ns {1 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 2 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 21:59:59    367s]   Clock DAG library cell distribution PRO final {count}:
[03/23 21:59:59    367s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 CLKINVX12TR: 2 CLKINVX8TR: 1 
[03/23 21:59:59    367s]   Clock DAG hash PRO final: 9043657580075338299 13391469031759418034
[03/23 21:59:59    367s]   CTS services accumulated run-time stats PRO final:
[03/23 21:59:59    367s]     delay calculator: calls=59528, total_wall_time=1.995s, mean_wall_time=0.034ms
[03/23 21:59:59    367s]     legalizer: calls=2712, total_wall_time=0.075s, mean_wall_time=0.028ms
[03/23 21:59:59    367s]     steiner router: calls=49112, total_wall_time=3.301s, mean_wall_time=0.067ms
[03/23 21:59:59    367s]   Primary reporting skew groups PRO final:
[03/23 21:59:59    367s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 21:59:59    367s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/23 21:59:59    367s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/CK
[03/23 21:59:59    367s]   Skew group summary PRO final:
[03/23 21:59:59    367s]     skew_group clk/typConstraintMode: insertion delay [min=0.229, max=0.312, avg=0.277, sd=0.020], skew [0.083 vs 0.100], 100% {0.229, 0.312} (wid=0.048 ws=0.035) (gid=0.269 gs=0.056)
[03/23 21:59:59    367s] PRO done.
[03/23 21:59:59    367s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 21:59:59    367s] numClockCells = 26, numClockCellsFixed = 0, numClockCellsRestored = 24, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 21:59:59    367s] Net route status summary:
[03/23 21:59:59    367s]   Clock:        25 (unrouted=0, trialRouted=0, noStatus=0, routed=25, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:59:59    367s]   Non-clock:  2667 (unrouted=3, trialRouted=0, noStatus=0, routed=2664, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 21:59:59    367s] Updating delays...
[03/23 21:59:59    367s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:59:59    367s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:59:59    367s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:59:59    367s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:59:59    367s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:59:59    367s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:59:59    367s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:59:59    367s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 21:59:59    367s] Dumping Information for Job ...
[03/23 21:59:59    367s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 21:59:59    367s] Updating delays done.
[03/23 21:59:59    367s] PRO done. (took cpu=0:00:01.6 real=0:00:01.4)
[03/23 21:59:59    367s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 21:59:59    367s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5028.1M, EPOCH TIME: 1679623199.124922
[03/23 21:59:59    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 21:59:59    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:59    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:59    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:59    367s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.017, REAL:0.011, MEM:4555.8M, EPOCH TIME: 1679623199.136098
[03/23 21:59:59    367s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 21:59:59    367s] *** ClockDrv #1 [finish] (optDesign #9) : cpu/real = 0:00:01.6/0:00:01.4 (1.2), totSession cpu/real = 0:06:07.8/0:10:22.7 (0.6), mem = 4547.8M
[03/23 21:59:59    367s] 
[03/23 21:59:59    367s] =============================================================================================
[03/23 21:59:59    367s]  Step TAT Report : ClockDrv #1 / optDesign #9                                   21.14-s109_1
[03/23 21:59:59    367s] =============================================================================================
[03/23 21:59:59    367s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 21:59:59    367s] ---------------------------------------------------------------------------------------------
[03/23 21:59:59    367s] [ OptimizationStep       ]      1   0:00:01.4  (  98.7 % )     0:00:01.4 /  0:00:01.6    1.1
[03/23 21:59:59    367s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.2
[03/23 21:59:59    367s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:59:59    367s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 21:59:59    367s] ---------------------------------------------------------------------------------------------
[03/23 21:59:59    367s]  ClockDrv #1 TOTAL                  0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.6    1.2
[03/23 21:59:59    367s] ---------------------------------------------------------------------------------------------
[03/23 21:59:59    367s] 
[03/23 21:59:59    367s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 21:59:59    367s] **INFO: Start fixing DRV (Mem = 4254.54M) ...
[03/23 21:59:59    367s] Begin: GigaOpt DRV Optimization
[03/23 21:59:59    367s] Glitch fixing enabled
[03/23 21:59:59    367s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 21:59:59    367s] *** DrvOpt #1 [begin] (optDesign #9) : totSession cpu/real = 0:06:07.9/0:10:22.8 (0.6), mem = 4254.5M
[03/23 21:59:59    367s] Info: 25 clock nets excluded from IPO operation.
[03/23 21:59:59    367s] End AAE Lib Interpolated Model. (MEM=4254.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 21:59:59    367s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.34
[03/23 21:59:59    367s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 21:59:59    367s] ### Creating PhyDesignMc. totSessionCpu=0:06:08 mem=4254.5M
[03/23 21:59:59    367s] OPERPROF: Starting DPlace-Init at level 1, MEM:4254.5M, EPOCH TIME: 1679623199.222169
[03/23 21:59:59    367s] Processing tracks to init pin-track alignment.
[03/23 21:59:59    367s] z: 2, totalTracks: 1
[03/23 21:59:59    367s] z: 4, totalTracks: 1
[03/23 21:59:59    367s] z: 6, totalTracks: 1
[03/23 21:59:59    367s] z: 8, totalTracks: 1
[03/23 21:59:59    367s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 21:59:59    367s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4254.5M, EPOCH TIME: 1679623199.228791
[03/23 21:59:59    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:59    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 21:59:59    367s] 
[03/23 21:59:59    367s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 21:59:59    367s] 
[03/23 21:59:59    367s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 21:59:59    367s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.027, MEM:4223.5M, EPOCH TIME: 1679623199.256250
[03/23 21:59:59    367s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4223.5M, EPOCH TIME: 1679623199.256365
[03/23 21:59:59    367s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4223.5M, EPOCH TIME: 1679623199.259660
[03/23 21:59:59    367s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4223.5MB).
[03/23 21:59:59    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:4223.5M, EPOCH TIME: 1679623199.262076
[03/23 21:59:59    368s] TotalInstCnt at PhyDesignMc Initialization: 2622
[03/23 21:59:59    368s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:08 mem=4223.5M
[03/23 21:59:59    368s] #optDebug: Start CG creation (mem=4223.5M)
[03/23 21:59:59    368s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 21:59:59    368s] (cpu=0:00:00.1, mem=4300.1M)
[03/23 21:59:59    368s]  ...processing cgPrt (cpu=0:00:00.1, mem=4300.1M)
[03/23 21:59:59    368s]  ...processing cgEgp (cpu=0:00:00.1, mem=4300.1M)
[03/23 21:59:59    368s]  ...processing cgPbk (cpu=0:00:00.1, mem=4300.1M)
[03/23 21:59:59    368s]  ...processing cgNrb(cpu=0:00:00.1, mem=4300.1M)
[03/23 21:59:59    368s]  ...processing cgObs (cpu=0:00:00.1, mem=4300.1M)
[03/23 21:59:59    368s]  ...processing cgCon (cpu=0:00:00.1, mem=4300.1M)
[03/23 21:59:59    368s]  ...processing cgPdm (cpu=0:00:00.1, mem=4300.1M)
[03/23 21:59:59    368s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4300.1M)
[03/23 21:59:59    368s] ### Creating RouteCongInterface, started
[03/23 21:59:59    368s] {MMLU 0 25 2689}
[03/23 21:59:59    368s] ### Creating LA Mngr. totSessionCpu=0:06:08 mem=4300.1M
[03/23 21:59:59    368s] ### Creating LA Mngr, finished. totSessionCpu=0:06:08 mem=4300.1M
[03/23 21:59:59    368s] ### Creating RouteCongInterface, finished
[03/23 21:59:59    368s] 
[03/23 21:59:59    368s] Creating Lib Analyzer ...
[03/23 21:59:59    368s] 
[03/23 21:59:59    368s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 21:59:59    368s] Summary for sequential cells identification: 
[03/23 21:59:59    368s]   Identified SBFF number: 112
[03/23 21:59:59    368s]   Identified MBFF number: 0
[03/23 21:59:59    368s]   Identified SB Latch number: 0
[03/23 21:59:59    368s]   Identified MB Latch number: 0
[03/23 21:59:59    368s]   Not identified SBFF number: 8
[03/23 21:59:59    368s]   Not identified MBFF number: 0
[03/23 21:59:59    368s]   Not identified SB Latch number: 0
[03/23 21:59:59    368s]   Not identified MB Latch number: 0
[03/23 21:59:59    368s]   Number of sequential cells which are not FFs: 34
[03/23 21:59:59    368s]  Visiting view : setupAnalysis
[03/23 21:59:59    368s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:59:59    368s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:59:59    368s]  Visiting view : holdAnalysis
[03/23 21:59:59    368s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 21:59:59    368s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 21:59:59    368s] TLC MultiMap info (StdDelay):
[03/23 21:59:59    368s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 21:59:59    368s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 21:59:59    368s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 21:59:59    368s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 21:59:59    368s]  Setting StdDelay to: 22.7ps
[03/23 21:59:59    368s] 
[03/23 21:59:59    368s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 21:59:59    368s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 21:59:59    368s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 21:59:59    368s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 21:59:59    368s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 21:59:59    368s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 21:59:59    368s] 
[03/23 21:59:59    368s] {RT rc-typ 0 4 4 0}
[03/23 22:00:00    368s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:09 mem=4300.1M
[03/23 22:00:00    368s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:09 mem=4300.1M
[03/23 22:00:00    368s] Creating Lib Analyzer, finished. 
[03/23 22:00:00    369s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 22:00:00    369s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 22:00:00    369s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:00:00    369s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:00:00    369s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 22:00:00    369s] [GPS-DRV] MaintainWNS: 1
[03/23 22:00:00    369s] [GPS-DRV] All active and enabled setup views
[03/23 22:00:00    369s] [GPS-DRV]     setupAnalysis
[03/23 22:00:00    369s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:00:00    369s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:00:00    369s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:00:00    369s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 22:00:00    369s] [GPS-DRV] timing-driven DRV settings
[03/23 22:00:00    369s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:00:00    369s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4542.4M, EPOCH TIME: 1679623200.490227
[03/23 22:00:00    369s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4542.4M, EPOCH TIME: 1679623200.490430
[03/23 22:00:00    369s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:00:00    369s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:00:00    369s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:00:00    369s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 22:00:00    369s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:00:00    369s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:00:00    369s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:00:00    369s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:00:00    369s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:00:00    369s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:00:00    369s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0|100.00%|          |         |
[03/23 22:00:00    369s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:00:00    369s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:00:00    369s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:00:00    369s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0|100.00%| 0:00:00.0|  4574.4M|
[03/23 22:00:00    369s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4574.4M) ***
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] Begin: glitch net info
[03/23 22:00:00    369s] glitch slack range: number of glitch nets
[03/23 22:00:00    369s] glitch slack < -0.32 : 0
[03/23 22:00:00    369s] -0.32 < glitch slack < -0.28 : 0
[03/23 22:00:00    369s] -0.28 < glitch slack < -0.24 : 0
[03/23 22:00:00    369s] -0.24 < glitch slack < -0.2 : 0
[03/23 22:00:00    369s] -0.2 < glitch slack < -0.16 : 0
[03/23 22:00:00    369s] -0.16 < glitch slack < -0.12 : 0
[03/23 22:00:00    369s] -0.12 < glitch slack < -0.08 : 0
[03/23 22:00:00    369s] -0.08 < glitch slack < -0.04 : 0
[03/23 22:00:00    369s] -0.04 < glitch slack : 0
[03/23 22:00:00    369s] End: glitch net info
[03/23 22:00:00    369s] Total-nets :: 2689, Stn-nets :: 0, ratio :: 0 %, Total-len 87079.9, Stn-len 0
[03/23 22:00:00    369s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4413.1M, EPOCH TIME: 1679623200.621568
[03/23 22:00:00    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9104).
[03/23 22:00:00    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:00    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:00    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:00    369s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.006, MEM:4267.8M, EPOCH TIME: 1679623200.628027
[03/23 22:00:00    369s] TotalInstCnt at PhyDesignMc Destruction: 2622
[03/23 22:00:00    369s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.34
[03/23 22:00:00    369s] *** DrvOpt #1 [finish] (optDesign #9) : cpu/real = 0:00:01.5/0:00:01.4 (1.1), totSession cpu/real = 0:06:09.5/0:10:24.2 (0.6), mem = 4267.8M
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] =============================================================================================
[03/23 22:00:00    369s]  Step TAT Report : DrvOpt #1 / optDesign #9                                     21.14-s109_1
[03/23 22:00:00    369s] =============================================================================================
[03/23 22:00:00    369s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:00:00    369s] ---------------------------------------------------------------------------------------------
[03/23 22:00:00    369s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 22:00:00    369s] [ CellServerInit         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:00:00    369s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  55.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 22:00:00    369s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:00    369s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 22:00:00    369s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:00:00    369s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:00:00    369s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:00:00    369s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 22:00:00    369s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.6
[03/23 22:00:00    369s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 22:00:00    369s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:00    369s] [ MISC                   ]          0:00:00.3  (  22.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:00:00    369s] ---------------------------------------------------------------------------------------------
[03/23 22:00:00    369s]  DrvOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.5    1.1
[03/23 22:00:00    369s] ---------------------------------------------------------------------------------------------
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] drv optimizer changes nothing and skips refinePlace
[03/23 22:00:00    369s] End: GigaOpt DRV Optimization
[03/23 22:00:00    369s] **optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 3050.0M, totSessionCpu=0:06:09 **
[03/23 22:00:00    369s] *info:
[03/23 22:00:00    369s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 4267.83M).
[03/23 22:00:00    369s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4267.8M, EPOCH TIME: 1679623200.636007
[03/23 22:00:00    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:00    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:00    369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.017, MEM:4268.6M, EPOCH TIME: 1679623200.652537
[03/23 22:00:00    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:00    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:00    369s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.02min mem=4267.8M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4457.0M, EPOCH TIME: 1679623200.752742
[03/23 22:00:00    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:00    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:00    369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:4458.5M, EPOCH TIME: 1679623200.773074
[03/23 22:00:00    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:00    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:00    369s] Density: 31.572%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 3046.9M, totSessionCpu=0:06:10 **
[03/23 22:00:00    369s]   DRV Snapshot: (REF)
[03/23 22:00:00    369s]          Tran DRV: 0 (0)
[03/23 22:00:00    369s]           Cap DRV: 0 (0)
[03/23 22:00:00    369s]        Fanout DRV: 0 (17)
[03/23 22:00:00    369s]            Glitch: 0 (0)
[03/23 22:00:00    369s] *** Timing Is met
[03/23 22:00:00    369s] *** Check timing (0:00:00.0)
[03/23 22:00:00    369s] *** Setup timing is met (target slack 0.05ns)
[03/23 22:00:00    369s]   Timing Snapshot: (REF)
[03/23 22:00:00    369s]      Weighted WNS: 0.000
[03/23 22:00:00    369s]       All  PG WNS: 0.000
[03/23 22:00:00    369s]       High PG WNS: 0.000
[03/23 22:00:00    369s]       All  PG TNS: 0.000
[03/23 22:00:00    369s]       High PG TNS: 0.000
[03/23 22:00:00    369s]       Low  PG TNS: 0.000
[03/23 22:00:00    369s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] **INFO: flowCheckPoint #38 OptimizationPreEco
[03/23 22:00:00    369s] Running postRoute recovery in preEcoRoute mode
[03/23 22:00:00    369s] **optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 3048.7M, totSessionCpu=0:06:10 **
[03/23 22:00:00    369s]   DRV Snapshot: (TGT)
[03/23 22:00:00    369s]          Tran DRV: 0 (0)
[03/23 22:00:00    369s]           Cap DRV: 0 (0)
[03/23 22:00:00    369s]        Fanout DRV: 0 (17)
[03/23 22:00:00    369s]            Glitch: 0 (0)
[03/23 22:00:00    369s] Checking DRV degradation...
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] Recovery Manager:
[03/23 22:00:00    369s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:00:00    369s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:00:00    369s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:00:00    369s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:00:00    369s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4267.08M, totSessionCpu=0:06:10).
[03/23 22:00:00    369s] **optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 3048.7M, totSessionCpu=0:06:10 **
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s]   DRV Snapshot: (REF)
[03/23 22:00:00    369s]          Tran DRV: 0 (0)
[03/23 22:00:00    369s]           Cap DRV: 0 (0)
[03/23 22:00:00    369s]        Fanout DRV: 0 (17)
[03/23 22:00:00    369s]            Glitch: 0 (0)
[03/23 22:00:00    369s] Skipping post route harden opt
[03/23 22:00:00    369s] **INFO: Skipping refine place as no legal commits were detected
[03/23 22:00:00    369s] {MMLU 0 25 2689}
[03/23 22:00:00    369s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=4400.6M
[03/23 22:00:00    369s] ### Creating LA Mngr, finished. totSessionCpu=0:06:10 mem=4400.6M
[03/23 22:00:00    369s] Default Rule : ""
[03/23 22:00:00    369s] Non Default Rules :
[03/23 22:00:00    369s] Worst Slack : 0.001 ns
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] Start Layer Assignment ...
[03/23 22:00:00    369s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] Select 15 cadidates out of 2692.
[03/23 22:00:00    369s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[03/23 22:00:00    369s] GigaOpt: setting up router preferences
[03/23 22:00:00    369s] GigaOpt: 0 nets assigned router directives
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] Start Assign Priority Nets ...
[03/23 22:00:00    369s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:00:00    369s] Existing Priority Nets 0 (0.0%)
[03/23 22:00:00    369s] Total Assign Priority Nets 79 (3.0%)
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] Set Prefer Layer Routing Effort ...
[03/23 22:00:00    369s] Total Net(2689) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/23 22:00:00    369s] 
[03/23 22:00:00    369s] {MMLU 0 25 2689}
[03/23 22:00:00    369s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=4400.6M
[03/23 22:00:00    369s] ### Creating LA Mngr, finished. totSessionCpu=0:06:10 mem=4400.6M
[03/23 22:00:00    369s] #optDebug: Start CG creation (mem=4400.6M)
[03/23 22:00:00    369s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 22:00:00    369s] (cpu=0:00:00.1, mem=4400.6M)
[03/23 22:00:00    369s]  ...processing cgPrt (cpu=0:00:00.1, mem=4400.6M)
[03/23 22:00:00    369s]  ...processing cgEgp (cpu=0:00:00.1, mem=4400.6M)
[03/23 22:00:00    369s]  ...processing cgPbk (cpu=0:00:00.1, mem=4400.6M)
[03/23 22:00:00    369s]  ...processing cgNrb(cpu=0:00:00.1, mem=4400.6M)
[03/23 22:00:00    369s]  ...processing cgObs (cpu=0:00:00.1, mem=4400.6M)
[03/23 22:00:00    369s]  ...processing cgCon (cpu=0:00:00.1, mem=4400.6M)
[03/23 22:00:00    369s]  ...processing cgPdm (cpu=0:00:00.1, mem=4400.6M)
[03/23 22:00:00    369s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4400.6M)
[03/23 22:00:01    369s] Default Rule : ""
[03/23 22:00:01    369s] Non Default Rules :
[03/23 22:00:01    369s] Worst Slack : 0.001 ns
[03/23 22:00:01    369s] 
[03/23 22:00:01    369s] Start Layer Assignment ...
[03/23 22:00:01    369s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 22:00:01    369s] 
[03/23 22:00:01    369s] Select 66 cadidates out of 2692.
[03/23 22:00:01    370s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 22:00:01    370s] GigaOpt: setting up router preferences
[03/23 22:00:01    370s] GigaOpt: 0 nets assigned router directives
[03/23 22:00:01    370s] 
[03/23 22:00:01    370s] Start Assign Priority Nets ...
[03/23 22:00:01    370s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:00:01    370s] Existing Priority Nets 0 (0.0%)
[03/23 22:00:01    370s] Total Assign Priority Nets 79 (3.0%)
[03/23 22:00:01    370s] {MMLU 0 25 2689}
[03/23 22:00:01    370s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=4400.6M
[03/23 22:00:01    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:10 mem=4400.6M
[03/23 22:00:01    370s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4400.6M, EPOCH TIME: 1679623201.084165
[03/23 22:00:01    370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:01    370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:01    370s] 
[03/23 22:00:01    370s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:01    370s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:4402.1M, EPOCH TIME: 1679623201.102405
[03/23 22:00:01    370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:01    370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:01    370s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:00:01    370s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4400.6M, EPOCH TIME: 1679623201.200240
[03/23 22:00:01    370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:01    370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:01    370s] 
[03/23 22:00:01    370s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:01    370s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.027, MEM:4402.1M, EPOCH TIME: 1679623201.226774
[03/23 22:00:01    370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:01    370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:01    370s] Density: 31.572%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:10, mem = 3011.3M, totSessionCpu=0:06:10 **
[03/23 22:00:01    370s] **INFO: flowCheckPoint #39 GlobalDetailRoute
[03/23 22:00:01    370s] -routeWithEco false                       # bool, default=false
[03/23 22:00:01    370s] -routeSelectedNetOnly false               # bool, default=false
[03/23 22:00:01    370s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 22:00:01    370s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 22:00:01    370s] Existing Dirty Nets : 0
[03/23 22:00:01    370s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 22:00:01    370s] Reset Dirty Nets : 0
[03/23 22:00:01    370s] *** EcoRoute #1 [begin] (optDesign #9) : totSession cpu/real = 0:06:10.3/0:10:24.8 (0.6), mem = 4232.1M
[03/23 22:00:01    370s] 
[03/23 22:00:01    370s] globalDetailRoute
[03/23 22:00:01    370s] 
[03/23 22:00:01    370s] #Start globalDetailRoute on Thu Mar 23 22:00:01 2023
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:00:01    370s] ### Time Record (Pre Callback) is installed.
[03/23 22:00:01    370s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_E7C0bi.rcdb.d/PE_top.rcdb.d': 2769 access done (mem: 4264.105M)
[03/23 22:00:01    370s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:00:01    370s] ### Time Record (DB Import) is installed.
[03/23 22:00:01    370s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:00:01    370s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:00:01    370s] ### Net info: total nets: 2692
[03/23 22:00:01    370s] ### Net info: dirty nets: 0
[03/23 22:00:01    370s] ### Net info: marked as disconnected nets: 0
[03/23 22:00:01    370s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:00:01    370s] #num needed restored net=0
[03/23 22:00:01    370s] #need_extraction net=0 (total=2692)
[03/23 22:00:01    370s] ### Net info: fully routed nets: 2689
[03/23 22:00:01    370s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 22:00:01    370s] ### Net info: unrouted nets: 0
[03/23 22:00:01    370s] ### Net info: re-extraction nets: 0
[03/23 22:00:01    370s] ### Net info: ignored nets: 0
[03/23 22:00:01    370s] ### Net info: skip routing nets: 0
[03/23 22:00:01    370s] ### import design signature (165): route=1144777252 fixed_route=2034335648 flt_obj=0 vio=81313992 swire=1905142130 shield_wire=1 net_attr=1806754774 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850644300 pin_access=2131412023 inst_pattern=1
[03/23 22:00:01    370s] ### Time Record (DB Import) is uninstalled.
[03/23 22:00:01    370s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:00:01    370s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba7041207
[03/23 22:00:01    370s] #       1207b6fdfab9650c3aba38f5d17af4ca7e257bb17cdf6c81118698ac068c548e906d8922
[03/23 22:00:01    370s] #       4e72859cd41361ee426fcfec7eb17c79dd619c0286d1794150355d611f611c740f83b6b6
[03/23 22:00:01    370s] #       36c7871f2e41a88a66d010ecbbaeb9ca90e2974cf9698ab63e40a9ab626cec1f9cc7026c
[03/23 22:00:01    370s] #       3f4e29729900339dd10c82c1f62e70151311023b57f67071ecab28dca158abcb7a6ca7b5
[03/23 22:00:01    370s] #       a450a02825c42481a036561f757f95542205d61ff2b62b7513ee6b332dac94f23a8d4897
[03/23 22:00:01    370s] #       de4d3b8da7eedd84dfa49e8a188842e11f22eee2debb71e4332031c3252109d83adb6db2
[03/23 22:00:01    370s] #       6cbddb4edb8e4221d074271dc3e74d074af40e374ae9d4065b98b2e84ba7a7cdd8fe478a
[03/23 22:00:01    370s] #       df773041a9c85b5371e9632842f43332f532489173abf898b68a9027e079428462463967
[03/23 22:00:01    370s] #       a7977116b113e4391391fb51425bb76e2fafea46e72e954789dbaac2e3d7bfd977dfa708
[03/23 22:00:01    370s] #       b173
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:00:01    370s] ### Time Record (Data Preparation) is installed.
[03/23 22:00:01    370s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac99a524fe3876d06b364ab76b481ba704f201
[03/23 22:00:01    370s] #       8903db7efddc32061d5d9cfa683d7e25bf96bc58be6fb6c008438c5703729d21a45b222e
[03/23 22:00:01    370s] #       48ad50907e22cc5ce8ed99dd2f962faf3b8c12c0909f170465dde5f611c6c1f430186bab
[03/23 22:00:01    370s] #       f6f8f0c3c508655e0f06827dd7d55719d2e292293edbbca90e5098321f6bfb07179104db
[03/23 22:00:01    370s] #       8f538a42c5c0daae350c82c1f62e7015931c819d337bb828f26594ae28d698a21a9b692d
[03/23 22:00:01    370s] #       2535684a08318e21a85a6b8ea6bf4a6a9900eb0f59d315a60ef7553b2dacb5f63a8d4897
[03/23 22:00:01    370s] #       de4d3b8da7d7bb09bf493d91111085d2df44c2c5bd771328664072864b5211b075badba4
[03/23 22:00:01    370s] #       e97ab79db61da546a0e997748c98d71da8d0dbdca894531b6cde16795f383dd38ecd7fa4
[03/23 22:00:01    370s] #       fc9d83094a736f4e4d6ad6a8a016ca27461cd1cfa8c4cb2071676bfe315d12a188c1336b
[03/23 22:00:01    370s] #       8472463ae7bb97715eb213e4a989c87d3da1ad1ab79795556d327754f0d86d95e1f1ebdf
[03/23 22:00:01    370s] #       d377df1917be2b
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:00:01    370s] ### Time Record (Global Routing) is installed.
[03/23 22:00:01    370s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:00:01    370s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/23 22:00:01    370s] #Total number of routable nets = 2689.
[03/23 22:00:01    370s] #Total number of nets in the design = 2692.
[03/23 22:00:01    370s] #2689 routable nets have routed wires.
[03/23 22:00:01    370s] #37 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:00:01    370s] #No nets have been global routed.
[03/23 22:00:01    370s] #Using multithreading with 6 threads.
[03/23 22:00:01    370s] ### Time Record (Data Preparation) is installed.
[03/23 22:00:01    370s] #Start routing data preparation on Thu Mar 23 22:00:01 2023
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:00:01    370s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:00:01    370s] #Voltage range [0.000 - 1.200] has 2690 nets.
[03/23 22:00:01    370s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:00:01    370s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:00:01    370s] #Build and mark too close pins for the same net.
[03/23 22:00:01    370s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:00:01    370s] #Initial pin access analysis.
[03/23 22:00:01    370s] #Detail pin access analysis.
[03/23 22:00:01    370s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:00:01    370s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:00:01    370s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:01    370s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:01    370s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:01    370s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:01    370s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:01    370s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:00:01    370s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:00:01    370s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 5 insts, 0 nets marked need extraction)
[03/23 22:00:01    370s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3027.45 (MB), peak = 3198.20 (MB)
[03/23 22:00:01    370s] #Regenerating Ggrids automatically.
[03/23 22:00:01    370s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:00:01    370s] #Using automatically generated G-grids.
[03/23 22:00:01    370s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:00:01    370s] #Done routing data preparation.
[03/23 22:00:01    370s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3029.25 (MB), peak = 3198.20 (MB)
[03/23 22:00:01    370s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #Finished routing data preparation on Thu Mar 23 22:00:01 2023
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #Cpu time = 00:00:00
[03/23 22:00:01    370s] #Elapsed time = 00:00:00
[03/23 22:00:01    370s] #Increased memory = 5.70 (MB)
[03/23 22:00:01    370s] #Total memory = 3029.25 (MB)
[03/23 22:00:01    370s] #Peak memory = 3198.20 (MB)
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:00:01    370s] ### Time Record (Global Routing) is installed.
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #Start global routing on Thu Mar 23 22:00:01 2023
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #Start global routing initialization on Thu Mar 23 22:00:01 2023
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #WARNING (NRGR-22) Design is already detail routed.
[03/23 22:00:01    370s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:00:01    370s] ### Time Record (Data Preparation) is installed.
[03/23 22:00:01    370s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:00:01    370s] ### track-assign external-init starts on Thu Mar 23 22:00:01 2023 with memory = 3029.25 (MB), peak = 3198.20 (MB)
[03/23 22:00:01    370s] ### Time Record (Track Assignment) is installed.
[03/23 22:00:01    370s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:00:01    370s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --1.39 [6]--
[03/23 22:00:01    370s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:00:01    370s] #Cpu time = 00:00:00
[03/23 22:00:01    370s] #Elapsed time = 00:00:00
[03/23 22:00:01    370s] #Increased memory = 5.70 (MB)
[03/23 22:00:01    370s] #Total memory = 3029.25 (MB)
[03/23 22:00:01    370s] #Peak memory = 3198.20 (MB)
[03/23 22:00:01    370s] #Using multithreading with 6 threads.
[03/23 22:00:01    370s] ### Time Record (Detail Routing) is installed.
[03/23 22:00:01    370s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #Start Detail Routing..
[03/23 22:00:01    370s] #start initial detail routing ...
[03/23 22:00:01    370s] ### Design has 0 dirty nets, has valid drcs
[03/23 22:00:01    370s] #   number of violations = 11
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #    By Layer and Type :
[03/23 22:00:01    370s] #	          SpacV   Totals
[03/23 22:00:01    370s] #	M1            1        1
[03/23 22:00:01    370s] #	M2           10       10
[03/23 22:00:01    370s] #	Totals       11       11
[03/23 22:00:01    370s] #0.0% of the total area was checked
[03/23 22:00:01    370s] ### Routing stats:
[03/23 22:00:01    370s] #   number of violations = 0
[03/23 22:00:01    370s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3029.25 (MB), peak = 3198.20 (MB)
[03/23 22:00:01    370s] #Complete Detail Routing.
[03/23 22:00:01    370s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:00:01    370s] #Total wire length = 87080 um.
[03/23 22:00:01    370s] #Total half perimeter of net bounding box = 73305 um.
[03/23 22:00:01    370s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:00:01    370s] #Total wire length on LAYER M2 = 49543 um.
[03/23 22:00:01    370s] #Total wire length on LAYER M3 = 26879 um.
[03/23 22:00:01    370s] #Total wire length on LAYER M4 = 10658 um.
[03/23 22:00:01    370s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:00:01    370s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:00:01    370s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:00:01    370s] #Total wire length on LAYER LM = 0 um.
[03/23 22:00:01    370s] #Total number of vias = 22522
[03/23 22:00:01    370s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 22:00:01    370s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 22:00:01    370s] #Up-Via Summary (total 22522):
[03/23 22:00:01    370s] #                   single-cut          multi-cut      Total
[03/23 22:00:01    370s] #-----------------------------------------------------------
[03/23 22:00:01    370s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 22:00:01    370s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 22:00:01    370s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 22:00:01    370s] #-----------------------------------------------------------
[03/23 22:00:01    370s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #Total number of DRC violations = 0
[03/23 22:00:01    370s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:00:01    370s] #Cpu time = 00:00:00
[03/23 22:00:01    370s] #Elapsed time = 00:00:00
[03/23 22:00:01    370s] #Increased memory = 0.10 (MB)
[03/23 22:00:01    370s] #Total memory = 3029.36 (MB)
[03/23 22:00:01    370s] #Peak memory = 3198.20 (MB)
[03/23 22:00:01    370s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:00:01    370s] #
[03/23 22:00:01    370s] #start routing for process antenna violation fix ...
[03/23 22:00:01    370s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:00:01    371s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:00:01    371s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3046.27 (MB), peak = 3198.20 (MB)
[03/23 22:00:01    371s] #
[03/23 22:00:01    371s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:00:01    371s] #Total wire length = 87080 um.
[03/23 22:00:01    371s] #Total half perimeter of net bounding box = 73305 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M2 = 49543 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M3 = 26879 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M4 = 10658 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER LM = 0 um.
[03/23 22:00:01    371s] #Total number of vias = 22522
[03/23 22:00:01    371s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 22:00:01    371s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 22:00:01    371s] #Up-Via Summary (total 22522):
[03/23 22:00:01    371s] #                   single-cut          multi-cut      Total
[03/23 22:00:01    371s] #-----------------------------------------------------------
[03/23 22:00:01    371s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 22:00:01    371s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 22:00:01    371s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 22:00:01    371s] #-----------------------------------------------------------
[03/23 22:00:01    371s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 22:00:01    371s] #
[03/23 22:00:01    371s] #Total number of DRC violations = 0
[03/23 22:00:01    371s] #Total number of process antenna violations = 0
[03/23 22:00:01    371s] #Total number of net violated process antenna rule = 0
[03/23 22:00:01    371s] #
[03/23 22:00:01    371s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:00:01    371s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:00:01    371s] #
[03/23 22:00:01    371s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:00:01    371s] #Total wire length = 87080 um.
[03/23 22:00:01    371s] #Total half perimeter of net bounding box = 73305 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M2 = 49543 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M3 = 26879 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M4 = 10658 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER LM = 0 um.
[03/23 22:00:01    371s] #Total number of vias = 22522
[03/23 22:00:01    371s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 22:00:01    371s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 22:00:01    371s] #Up-Via Summary (total 22522):
[03/23 22:00:01    371s] #                   single-cut          multi-cut      Total
[03/23 22:00:01    371s] #-----------------------------------------------------------
[03/23 22:00:01    371s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 22:00:01    371s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 22:00:01    371s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 22:00:01    371s] #-----------------------------------------------------------
[03/23 22:00:01    371s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 22:00:01    371s] #
[03/23 22:00:01    371s] #Total number of DRC violations = 0
[03/23 22:00:01    371s] #Total number of process antenna violations = 0
[03/23 22:00:01    371s] #Total number of net violated process antenna rule = 0
[03/23 22:00:01    371s] #
[03/23 22:00:01    371s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:00:01    371s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:00:01    371s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:00:01    371s] #
[03/23 22:00:01    371s] #Start Post Route via swapping..
[03/23 22:00:01    371s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[03/23 22:00:01    371s] #   number of violations = 0
[03/23 22:00:01    371s] #cpu time = 00:06:12, elapsed time = 466562:00:02, memory = 3044.57 (MB), peak = 3198.20 (MB)
[03/23 22:00:01    371s] #CELL_VIEW PE_top,init has no DRC violation.
[03/23 22:00:01    371s] #Total number of DRC violations = 0
[03/23 22:00:01    371s] #Total number of process antenna violations = 0
[03/23 22:00:01    371s] #Total number of net violated process antenna rule = 0
[03/23 22:00:01    371s] #No via is swapped.
[03/23 22:00:01    371s] #Post Route via swapping is done.
[03/23 22:00:01    371s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:00:01    371s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:00:01    371s] #Total wire length = 87080 um.
[03/23 22:00:01    371s] #Total half perimeter of net bounding box = 73305 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M2 = 49543 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M3 = 26879 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M4 = 10658 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:00:01    371s] #Total wire length on LAYER LM = 0 um.
[03/23 22:00:01    371s] #Total number of vias = 22522
[03/23 22:00:01    371s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 22:00:01    371s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 22:00:01    371s] #Up-Via Summary (total 22522):
[03/23 22:00:01    371s] #                   single-cut          multi-cut      Total
[03/23 22:00:01    371s] #-----------------------------------------------------------
[03/23 22:00:01    371s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 22:00:01    371s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 22:00:01    371s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 22:00:01    371s] #-----------------------------------------------------------
[03/23 22:00:01    371s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 22:00:01    371s] #
[03/23 22:00:01    371s] #detailRoute Statistics:
[03/23 22:00:01    372s] #Cpu time = 00:00:01
[03/23 22:00:01    372s] #Elapsed time = 00:00:00
[03/23 22:00:01    372s] #Increased memory = 15.31 (MB)
[03/23 22:00:01    372s] #Total memory = 3044.57 (MB)
[03/23 22:00:01    372s] #Peak memory = 3198.20 (MB)
[03/23 22:00:01    372s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:00:01    372s] ### global_detail_route design signature (179): route=1785768086 flt_obj=0 vio=1905142130 shield_wire=1
[03/23 22:00:01    372s] ### Time Record (DB Export) is installed.
[03/23 22:00:01    372s] ### export design design signature (180): route=1785768086 fixed_route=2034335648 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1 net_attr=1654940703 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850644300 pin_access=2131412023 inst_pattern=1
[03/23 22:00:02    372s] #	no debugging net set
[03/23 22:00:02    372s] ### Time Record (DB Export) is uninstalled.
[03/23 22:00:02    372s] ### Time Record (Post Callback) is installed.
[03/23 22:00:02    372s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:00:02    372s] #
[03/23 22:00:02    372s] #globalDetailRoute statistics:
[03/23 22:00:02    372s] #Cpu time = 00:00:02
[03/23 22:00:02    372s] #Elapsed time = 00:00:01
[03/23 22:00:02    372s] #Increased memory = 32.00 (MB)
[03/23 22:00:02    372s] #Total memory = 3043.32 (MB)
[03/23 22:00:02    372s] #Peak memory = 3198.20 (MB)
[03/23 22:00:02    372s] #Number of warnings = 4
[03/23 22:00:02    372s] #Total number of warnings = 41
[03/23 22:00:02    372s] #Number of fails = 0
[03/23 22:00:02    372s] #Total number of fails = 0
[03/23 22:00:02    372s] #Complete globalDetailRoute on Thu Mar 23 22:00:02 2023
[03/23 22:00:02    372s] #
[03/23 22:00:02    372s] ### import design signature (181): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2131412023 inst_pattern=1
[03/23 22:00:02    372s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:00:02    372s] ### 
[03/23 22:00:02    372s] ###   Scalability Statistics
[03/23 22:00:02    372s] ### 
[03/23 22:00:02    372s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:00:02    372s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:00:02    372s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:00:02    372s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:02    372s] ###   Entire Command                |        00:00:02|        00:00:01|             2.3|
[03/23 22:00:02    372s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:00:02    372s] ### 
[03/23 22:00:02    372s] *** EcoRoute #1 [finish] (optDesign #9) : cpu/real = 0:00:01.9/0:00:00.8 (2.3), totSession cpu/real = 0:06:12.2/0:10:25.6 (0.6), mem = 4235.8M
[03/23 22:00:02    372s] 
[03/23 22:00:02    372s] =============================================================================================
[03/23 22:00:02    372s]  Step TAT Report : EcoRoute #1 / optDesign #9                                   21.14-s109_1
[03/23 22:00:02    372s] =============================================================================================
[03/23 22:00:02    372s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:00:02    372s] ---------------------------------------------------------------------------------------------
[03/23 22:00:02    372s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:02    372s] [ DetailRoute            ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    2.2
[03/23 22:00:02    372s] [ MISC                   ]          0:00:00.8  (  93.8 % )     0:00:00.8 /  0:00:01.8    2.3
[03/23 22:00:02    372s] ---------------------------------------------------------------------------------------------
[03/23 22:00:02    372s]  EcoRoute #1 TOTAL                  0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.9    2.3
[03/23 22:00:02    372s] ---------------------------------------------------------------------------------------------
[03/23 22:00:02    372s] 
[03/23 22:00:02    372s] **optDesign ... cpu = 0:00:13, real = 0:00:11, mem = 3032.0M, totSessionCpu=0:06:12 **
[03/23 22:00:02    372s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 22:00:02    372s] **INFO: flowCheckPoint #40 PostEcoSummary
[03/23 22:00:02    372s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:00:02    372s] 
[03/23 22:00:02    372s] Trim Metal Layers:
[03/23 22:00:02    372s] LayerId::1 widthSet size::1
[03/23 22:00:02    372s] LayerId::2 widthSet size::1
[03/23 22:00:02    372s] LayerId::3 widthSet size::1
[03/23 22:00:02    372s] LayerId::4 widthSet size::1
[03/23 22:00:02    372s] LayerId::5 widthSet size::1
[03/23 22:00:02    372s] LayerId::6 widthSet size::1
[03/23 22:00:02    372s] LayerId::7 widthSet size::1
[03/23 22:00:02    372s] LayerId::8 widthSet size::1
[03/23 22:00:02    372s] eee: pegSigSF::1.070000
[03/23 22:00:02    372s] Initializing multi-corner resistance tables ...
[03/23 22:00:02    372s] eee: l::1 avDens::0.119798 usedTrk::1067.400002 availTrk::8910.000000 sigTrk::1067.400002
[03/23 22:00:02    372s] eee: l::2 avDens::0.203827 usedTrk::1981.195268 availTrk::9720.000000 sigTrk::1981.195268
[03/23 22:00:02    372s] eee: l::3 avDens::0.093779 usedTrk::911.533330 availTrk::9720.000000 sigTrk::911.533330
[03/23 22:00:02    372s] eee: l::4 avDens::0.049000 usedTrk::476.280556 availTrk::9720.000000 sigTrk::476.280556
[03/23 22:00:02    372s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:00:02    372s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:00:02    372s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:00:02    372s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:00:02    372s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.094449 aWlH=0.000000 lMod=0 pMax=0.832600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:00:02    372s] ### Net info: total nets: 2692
[03/23 22:00:02    372s] ### Net info: dirty nets: 0
[03/23 22:00:02    372s] ### Net info: marked as disconnected nets: 0
[03/23 22:00:02    372s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:00:02    372s] #num needed restored net=0
[03/23 22:00:02    372s] #need_extraction net=0 (total=2692)
[03/23 22:00:02    372s] ### Net info: fully routed nets: 2689
[03/23 22:00:02    372s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 22:00:02    372s] ### Net info: unrouted nets: 0
[03/23 22:00:02    372s] ### Net info: re-extraction nets: 0
[03/23 22:00:02    372s] ### Net info: ignored nets: 0
[03/23 22:00:02    372s] ### Net info: skip routing nets: 0
[03/23 22:00:02    372s] ### import design signature (182): route=2133757165 fixed_route=2133757165 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1 net_attr=1806754774 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850644300 pin_access=2131412023 inst_pattern=1
[03/23 22:00:02    372s] #Extract in post route mode
[03/23 22:00:02    372s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:00:02    372s] #Fast data preparation for tQuantus.
[03/23 22:00:02    372s] #Start routing data preparation on Thu Mar 23 22:00:02 2023
[03/23 22:00:02    372s] #
[03/23 22:00:02    372s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:00:02    372s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:02    372s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:02    372s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:02    372s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:02    372s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:02    372s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:00:02    372s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:00:02    372s] #Regenerating Ggrids automatically.
[03/23 22:00:02    372s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:00:02    372s] #Using automatically generated G-grids.
[03/23 22:00:02    372s] #Done routing data preparation.
[03/23 22:00:02    372s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3042.77 (MB), peak = 3198.20 (MB)
[03/23 22:00:02    372s] #Start routing data preparation on Thu Mar 23 22:00:02 2023
[03/23 22:00:02    372s] #
[03/23 22:00:02    372s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:00:02    372s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:00:02    372s] #Voltage range [0.000 - 1.200] has 2690 nets.
[03/23 22:00:02    372s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:00:02    372s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:00:02    372s] #Build and mark too close pins for the same net.
[03/23 22:00:02    372s] #Regenerating Ggrids automatically.
[03/23 22:00:02    372s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:00:02    372s] #Using automatically generated G-grids.
[03/23 22:00:02    372s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:00:02    372s] #Done routing data preparation.
[03/23 22:00:02    372s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3048.37 (MB), peak = 3198.20 (MB)
[03/23 22:00:02    372s] #
[03/23 22:00:02    372s] #Start tQuantus RC extraction...
[03/23 22:00:02    372s] #Start building rc corner(s)...
[03/23 22:00:02    372s] #Number of RC Corner = 1
[03/23 22:00:02    372s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:00:02    372s] #M1 -> M1 (1)
[03/23 22:00:02    372s] #M2 -> M2 (2)
[03/23 22:00:02    372s] #M3 -> M3 (3)
[03/23 22:00:02    372s] #M4 -> M4 (4)
[03/23 22:00:02    372s] #M5 -> M5 (5)
[03/23 22:00:02    372s] #M6 -> M6 (6)
[03/23 22:00:02    372s] #MQ -> MQ (7)
[03/23 22:00:02    372s] #LM -> LM (8)
[03/23 22:00:02    372s] #SADV-On
[03/23 22:00:02    372s] # Corner(s) : 
[03/23 22:00:02    372s] #rc-typ [25.00]
[03/23 22:00:02    373s] # Corner id: 0
[03/23 22:00:02    373s] # Layout Scale: 1.000000
[03/23 22:00:02    373s] # Has Metal Fill model: yes
[03/23 22:00:02    373s] # Temperature was set
[03/23 22:00:02    373s] # Temperature : 25.000000
[03/23 22:00:02    373s] # Ref. Temp   : 25.000000
[03/23 22:00:02    373s] #SADV-Off
[03/23 22:00:02    373s] #total pattern=120 [8, 324]
[03/23 22:00:02    373s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:00:02    373s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:00:02    373s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:00:02    373s] #number model r/c [1,1] [8,324] read
[03/23 22:00:03    373s] #0 rcmodel(s) requires rebuild
[03/23 22:00:03    373s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3050.31 (MB), peak = 3198.20 (MB)
[03/23 22:00:03    373s] #Start building rc corner(s)...
[03/23 22:00:03    373s] #Number of RC Corner = 1
[03/23 22:00:03    373s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:00:03    373s] #M1 -> M1 (1)
[03/23 22:00:03    373s] #M2 -> M2 (2)
[03/23 22:00:03    373s] #M3 -> M3 (3)
[03/23 22:00:03    373s] #M4 -> M4 (4)
[03/23 22:00:03    373s] #M5 -> M5 (5)
[03/23 22:00:03    373s] #M6 -> M6 (6)
[03/23 22:00:03    373s] #MQ -> MQ (7)
[03/23 22:00:03    373s] #LM -> LM (8)
[03/23 22:00:03    373s] #SADV-On
[03/23 22:00:03    373s] # Corner(s) : 
[03/23 22:00:03    373s] #rc-typ [25.00]
[03/23 22:00:03    373s] # Corner id: 0
[03/23 22:00:03    373s] # Layout Scale: 1.000000
[03/23 22:00:03    373s] # Has Metal Fill model: yes
[03/23 22:00:03    373s] # Temperature was set
[03/23 22:00:03    373s] # Temperature : 25.000000
[03/23 22:00:03    373s] # Ref. Temp   : 25.000000
[03/23 22:00:03    373s] #SADV-Off
[03/23 22:00:03    373s] #total pattern=120 [8, 324]
[03/23 22:00:03    373s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:00:03    373s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:00:03    373s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:00:03    373s] #number model r/c [1,1] [8,324] read
[03/23 22:00:03    373s] #0 rcmodel(s) requires rebuild
[03/23 22:00:03    373s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3051.07 (MB), peak = 3198.20 (MB)
[03/23 22:00:03    373s] #Finish check_net_pin_list step Enter extract
[03/23 22:00:03    373s] #Start init net ripin tree building
[03/23 22:00:03    373s] #Finish init net ripin tree building
[03/23 22:00:03    373s] #Cpu time = 00:00:00
[03/23 22:00:03    373s] #Elapsed time = 00:00:00
[03/23 22:00:03    373s] #Increased memory = 0.00 (MB)
[03/23 22:00:03    373s] #Total memory = 3051.07 (MB)
[03/23 22:00:03    373s] #Peak memory = 3198.20 (MB)
[03/23 22:00:03    373s] #Using multithreading with 6 threads.
[03/23 22:00:03    373s] #begin processing metal fill model file
[03/23 22:00:03    373s] #end processing metal fill model file
[03/23 22:00:03    373s] #Length limit = 200 pitches
[03/23 22:00:03    373s] #opt mode = 2
[03/23 22:00:03    373s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:00:03    373s] #Start generate extraction boxes.
[03/23 22:00:03    373s] #
[03/23 22:00:03    373s] #Extract using 30 x 30 Hboxes
[03/23 22:00:03    373s] #3x4 initial hboxes
[03/23 22:00:03    373s] #Use area based hbox pruning.
[03/23 22:00:03    373s] #0/0 hboxes pruned.
[03/23 22:00:03    373s] #Complete generating extraction boxes.
[03/23 22:00:03    373s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.00GHz 12288KB Cache 12CPU...
[03/23 22:00:03    373s] #Process 0 special clock nets for rc extraction
[03/23 22:00:03    373s] #Total 2689 nets were built. 73 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:00:04    374s] #Run Statistics for Extraction:
[03/23 22:00:04    374s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/23 22:00:04    374s] #   Increased memory =    85.25 (MB), total memory =  3136.30 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:04    374s] #Register nets and terms for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d
[03/23 22:00:04    374s] #Finish registering nets and terms for rcdb.
[03/23 22:00:04    374s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3083.63 (MB), peak = 3198.20 (MB)
[03/23 22:00:04    374s] #RC Statistics: 14264 Res, 7436 Ground Cap, 3119 XCap (Edge to Edge)
[03/23 22:00:04    374s] #RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1833.92 (6342), Avg L-Edge Length: 10546.44 (4541)
[03/23 22:00:04    374s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d.
[03/23 22:00:04    374s] #Start writing RC data.
[03/23 22:00:04    375s] #Finish writing RC data
[03/23 22:00:04    375s] #Finish writing rcdb with 16954 nodes, 14265 edges, and 6694 xcaps
[03/23 22:00:04    375s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3078.04 (MB), peak = 3198.20 (MB)
[03/23 22:00:04    375s] Restoring parasitic data from file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d' ...
[03/23 22:00:04    375s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d' for reading (mem: 4321.543M)
[03/23 22:00:04    375s] Reading RCDB with compressed RC data.
[03/23 22:00:04    375s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d' for content verification (mem: 4321.543M)
[03/23 22:00:04    375s] Reading RCDB with compressed RC data.
[03/23 22:00:04    375s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d': 0 access done (mem: 4321.543M)
[03/23 22:00:04    375s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d': 0 access done (mem: 4321.543M)
[03/23 22:00:04    375s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4321.543M)
[03/23 22:00:04    375s] Following multi-corner parasitics specified:
[03/23 22:00:04    375s] 	/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d (rcdb)
[03/23 22:00:04    375s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d' for reading (mem: 4321.543M)
[03/23 22:00:04    375s] Reading RCDB with compressed RC data.
[03/23 22:00:04    375s] 		Cell PE_top has rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d specified
[03/23 22:00:04    375s] Cell PE_top, hinst 
[03/23 22:00:04    375s] processing rcdb (/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:00:04    375s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_dtbLOr.rcdb.d': 0 access done (mem: 4337.543M)
[03/23 22:00:04    375s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4321.543M)
[03/23 22:00:04    375s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_g4VFwx.rcdb.d/PE_top.rcdb.d' for reading (mem: 4321.543M)
[03/23 22:00:04    375s] Reading RCDB with compressed RC data.
[03/23 22:00:05    375s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_g4VFwx.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4321.543M)
[03/23 22:00:05    375s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4321.543M)
[03/23 22:00:05    375s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4321.543M)
[03/23 22:00:05    375s] #
[03/23 22:00:05    375s] #Restore RCDB.
[03/23 22:00:05    375s] #
[03/23 22:00:05    375s] #Complete tQuantus RC extraction.
[03/23 22:00:05    375s] #Cpu time = 00:00:03
[03/23 22:00:05    375s] #Elapsed time = 00:00:03
[03/23 22:00:05    375s] #Increased memory = 29.67 (MB)
[03/23 22:00:05    375s] #Total memory = 3078.04 (MB)
[03/23 22:00:05    375s] #Peak memory = 3198.20 (MB)
[03/23 22:00:05    375s] #
[03/23 22:00:05    375s] #73 inserted nodes are removed
[03/23 22:00:05    375s] ### export design design signature (184): route=873424218 fixed_route=873424218 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1 net_attr=238397998 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850644300 pin_access=2131412023 inst_pattern=1
[03/23 22:00:05    375s] #	no debugging net set
[03/23 22:00:05    375s] ### import design signature (185): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2131412023 inst_pattern=1
[03/23 22:00:05    375s] #Start Inst Signature in MT(0)
[03/23 22:00:05    375s] #Start Net Signature in MT(3825183)
[03/23 22:00:05    375s] #Calculate SNet Signature in MT (46901309)
[03/23 22:00:05    375s] #Run time and memory report for RC extraction:
[03/23 22:00:05    375s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 22:00:05    375s] #Run Statistics for snet signature:
[03/23 22:00:05    375s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.20/6, scale score = 0.20.
[03/23 22:00:05    375s] #    Increased memory =    -0.02 (MB), total memory =  2844.45 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:05    375s] #Run Statistics for Net Final Signature:
[03/23 22:00:05    375s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:00:05    375s] #   Increased memory =     0.00 (MB), total memory =  2844.46 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:05    375s] #Run Statistics for Net launch:
[03/23 22:00:05    375s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.50/6, scale score = 0.75.
[03/23 22:00:05    375s] #    Increased memory =     0.02 (MB), total memory =  2844.46 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:05    375s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:00:05    375s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:00:05    375s] #   Increased memory =     0.00 (MB), total memory =  2844.45 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:05    375s] #Run Statistics for net signature:
[03/23 22:00:05    375s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.69/6, scale score = 0.45.
[03/23 22:00:05    375s] #    Increased memory =     0.02 (MB), total memory =  2844.46 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:05    375s] #Run Statistics for inst signature:
[03/23 22:00:05    375s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.20/6, scale score = 0.37.
[03/23 22:00:05    375s] #    Increased memory =     0.26 (MB), total memory =  2844.45 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:05    375s] **optDesign ... cpu = 0:00:17, real = 0:00:14, mem = 2844.4M, totSessionCpu=0:06:16 **
[03/23 22:00:05    375s] Starting delay calculation for Setup views
[03/23 22:00:05    375s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:00:05    375s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:00:05    375s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:00:05    376s] #################################################################################
[03/23 22:00:05    376s] # Design Stage: PostRoute
[03/23 22:00:05    376s] # Design Name: PE_top
[03/23 22:00:05    376s] # Design Mode: 130nm
[03/23 22:00:05    376s] # Analysis Mode: MMMC OCV 
[03/23 22:00:05    376s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:00:05    376s] # Signoff Settings: SI On 
[03/23 22:00:05    376s] #################################################################################
[03/23 22:00:05    376s] Topological Sorting (REAL = 0:00:00.0, MEM = 4135.9M, InitMEM = 4135.9M)
[03/23 22:00:05    376s] Setting infinite Tws ...
[03/23 22:00:05    376s] First Iteration Infinite Tw... 
[03/23 22:00:05    376s] Calculate early delays in OCV mode...
[03/23 22:00:05    376s] Calculate late delays in OCV mode...
[03/23 22:00:05    376s] Start delay calculation (fullDC) (6 T). (MEM=4135.9)
[03/23 22:00:05    376s] End AAE Lib Interpolated Model. (MEM=4147.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:05    376s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_g4VFwx.rcdb.d/PE_top.rcdb.d' for reading (mem: 4147.512M)
[03/23 22:00:05    376s] Reading RCDB with compressed RC data.
[03/23 22:00:05    376s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4147.5M)
[03/23 22:00:05    376s] AAE_INFO: 6 threads acquired from CTE.
[03/23 22:00:06    377s] Total number of fetched objects 2689
[03/23 22:00:06    377s] AAE_INFO-618: Total number of nets in the design is 2692,  100.0 percent of the nets selected for SI analysis
[03/23 22:00:06    377s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:06    377s] End delay calculation. (MEM=4395.62 CPU=0:00:00.8 REAL=0:00:01.0)
[03/23 22:00:06    377s] End delay calculation (fullDC). (MEM=4395.62 CPU=0:00:00.9 REAL=0:00:01.0)
[03/23 22:00:06    377s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 4395.6M) ***
[03/23 22:00:06    377s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4387.6M)
[03/23 22:00:06    377s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:00:06    377s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4387.6M)
[03/23 22:00:06    377s] Starting SI iteration 2
[03/23 22:00:06    377s] Calculate early delays in OCV mode...
[03/23 22:00:06    377s] Calculate late delays in OCV mode...
[03/23 22:00:06    377s] Start delay calculation (fullDC) (6 T). (MEM=4231.78)
[03/23 22:00:06    377s] End AAE Lib Interpolated Model. (MEM=4231.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:06    377s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 22:00:06    377s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 22:00:06    377s] Total number of fetched objects 2689
[03/23 22:00:06    377s] AAE_INFO-618: Total number of nets in the design is 2692,  4.6 percent of the nets selected for SI analysis
[03/23 22:00:06    377s] End delay calculation. (MEM=4497.99 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:00:06    377s] End delay calculation (fullDC). (MEM=4497.99 CPU=0:00:00.2 REAL=0:00:00.0)
[03/23 22:00:06    377s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 4498.0M) ***
[03/23 22:00:06    378s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:06:18 mem=4504.0M)
[03/23 22:00:06    378s] End AAE Lib Interpolated Model. (MEM=4503.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:06    378s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4504.0M, EPOCH TIME: 1679623206.520247
[03/23 22:00:06    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:06    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:06    378s] 
[03/23 22:00:06    378s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:06    378s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.025, MEM:4536.0M, EPOCH TIME: 1679623206.545146
[03/23 22:00:06    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:06    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:06    378s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4534.5M, EPOCH TIME: 1679623206.622469
[03/23 22:00:06    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:06    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:06    378s] 
[03/23 22:00:06    378s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:06    378s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:4536.0M, EPOCH TIME: 1679623206.641055
[03/23 22:00:06    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:06    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:06    378s] Density: 31.572%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:15, mem = 3055.9M, totSessionCpu=0:06:18 **
[03/23 22:00:06    378s] Executing marking Critical Nets1
[03/23 22:00:06    378s] **INFO: flowCheckPoint #41 OptimizationRecovery
[03/23 22:00:06    378s] *** Timing Is met
[03/23 22:00:06    378s] *** Check timing (0:00:00.0)
[03/23 22:00:06    378s] Running postRoute recovery in postEcoRoute mode
[03/23 22:00:06    378s] **optDesign ... cpu = 0:00:20, real = 0:00:15, mem = 3055.9M, totSessionCpu=0:06:18 **
[03/23 22:00:06    378s]   Timing/DRV Snapshot: (TGT)
[03/23 22:00:06    378s]      Weighted WNS: 0.000
[03/23 22:00:06    378s]       All  PG WNS: 0.000
[03/23 22:00:06    378s]       High PG WNS: 0.000
[03/23 22:00:06    378s]       All  PG TNS: 0.000
[03/23 22:00:06    378s]       High PG TNS: 0.000
[03/23 22:00:06    378s]       Low  PG TNS: 0.000
[03/23 22:00:06    378s]          Tran DRV: 0 (0)
[03/23 22:00:06    378s]           Cap DRV: 0 (0)
[03/23 22:00:06    378s]        Fanout DRV: 0 (17)
[03/23 22:00:06    378s]            Glitch: 0 (0)
[03/23 22:00:06    378s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/23 22:00:06    378s] 
[03/23 22:00:06    378s] Checking setup slack degradation ...
[03/23 22:00:06    378s] 
[03/23 22:00:06    378s] Recovery Manager:
[03/23 22:00:06    378s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/23 22:00:06    378s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/23 22:00:06    378s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/23 22:00:06    378s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/23 22:00:06    378s] 
[03/23 22:00:06    378s] Checking DRV degradation...
[03/23 22:00:06    378s] 
[03/23 22:00:06    378s] Recovery Manager:
[03/23 22:00:06    378s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:00:06    378s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:00:06    378s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:00:06    378s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:00:06    378s] 
[03/23 22:00:06    378s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:00:06    378s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4283.06M, totSessionCpu=0:06:18).
[03/23 22:00:06    378s] **optDesign ... cpu = 0:00:20, real = 0:00:15, mem = 3055.9M, totSessionCpu=0:06:18 **
[03/23 22:00:06    378s] 
[03/23 22:00:06    378s] Latch borrow mode reset to max_borrow
[03/23 22:00:06    378s] **INFO: flowCheckPoint #42 FinalSummary
[03/23 22:00:06    378s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_3
[03/23 22:00:06    378s] **optDesign ... cpu = 0:00:20, real = 0:00:15, mem = 3051.9M, totSessionCpu=0:06:19 **
[03/23 22:00:06    378s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4245.5M, EPOCH TIME: 1679623206.849287
[03/23 22:00:06    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:06    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:06    378s] 
[03/23 22:00:06    378s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:06    378s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.020, MEM:4277.5M, EPOCH TIME: 1679623206.869616
[03/23 22:00:06    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:06    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4284.1M, EPOCH TIME: 1679623209.492136
[03/23 22:00:09    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:09    379s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:4285.5M, EPOCH TIME: 1679623209.515568
[03/23 22:00:09    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:09    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] Density: 31.572%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4285.5M, EPOCH TIME: 1679623209.529134
[03/23 22:00:09    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:09    379s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.030, MEM:4285.5M, EPOCH TIME: 1679623209.558888
[03/23 22:00:09    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:09    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] **optDesign ... cpu = 0:00:21, real = 0:00:18, mem = 3059.9M, totSessionCpu=0:06:19 **
[03/23 22:00:09    379s]  ReSet Options after AAE Based Opt flow 
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:00:09    379s] Deleting Lib Analyzer.
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] TimeStamp Deleting Cell Server End ...
[03/23 22:00:09    379s] *** Finished optDesign ***
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:21.0 real=0:00:18.2)
[03/23 22:00:09    379s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:00:09    379s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:07.1 real=0:00:06.8)
[03/23 22:00:09    379s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.5 real=0:00:01.2)
[03/23 22:00:09    379s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:00:09    379s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.8 real=0:00:01.5)
[03/23 22:00:09    379s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.8 real=0:00:01.6)
[03/23 22:00:09    379s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:00:09    379s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[03/23 22:00:09    379s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.9 real=0:00:00.8)
[03/23 22:00:09    379s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.4 real=0:00:01.1)
[03/23 22:00:09    379s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:00:09    379s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.1)
[03/23 22:00:09    379s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:00:09    379s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:00:09    379s] Info: Destroy the CCOpt slew target map.
[03/23 22:00:09    379s] clean pInstBBox. size 0
[03/23 22:00:09    379s] All LLGs are deleted
[03/23 22:00:09    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4277.5M, EPOCH TIME: 1679623209.630481
[03/23 22:00:09    379s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4277.5M, EPOCH TIME: 1679623209.630574
[03/23 22:00:09    379s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:00:09    379s] *** optDesign #9 [finish] : cpu/real = 0:00:20.6/0:00:17.8 (1.2), totSession cpu/real = 0:06:19.3/0:10:33.2 (0.6), mem = 4277.5M
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] =============================================================================================
[03/23 22:00:09    379s]  Final TAT Report : optDesign #9                                                21.14-s109_1
[03/23 22:00:09    379s] =============================================================================================
[03/23 22:00:09    379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:00:09    379s] ---------------------------------------------------------------------------------------------
[03/23 22:00:09    379s] [ InitOpt                ]      1   0:00:01.2  (   6.8 % )     0:00:01.3 /  0:00:01.5    1.1
[03/23 22:00:09    379s] [ DrvOpt                 ]      1   0:00:01.4  (   8.0 % )     0:00:01.4 /  0:00:01.5    1.1
[03/23 22:00:09    379s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:09    379s] [ LayerAssignment        ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 22:00:09    379s] [ OptSummaryReport       ]      5   0:00:00.4  (   2.3 % )     0:00:03.3 /  0:00:01.5    0.4
[03/23 22:00:09    379s] [ DrvReport              ]      9   0:00:02.6  (  14.3 % )     0:00:02.6 /  0:00:00.5    0.2
[03/23 22:00:09    379s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:00:09    379s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 22:00:09    379s] [ ClockDrv               ]      1   0:00:01.4  (   8.0 % )     0:00:01.4 /  0:00:01.6    1.2
[03/23 22:00:09    379s] [ EcoRoute               ]      1   0:00:00.8  (   4.6 % )     0:00:00.8 /  0:00:01.9    2.3
[03/23 22:00:09    379s] [ ExtractRC              ]      2   0:00:06.8  (  38.1 % )     0:00:06.8 /  0:00:07.1    1.1
[03/23 22:00:09    379s] [ TimingUpdate           ]     19   0:00:01.5  (   8.2 % )     0:00:02.2 /  0:00:05.0    2.3
[03/23 22:00:09    379s] [ FullDelayCalc          ]      4   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:02.4    3.2
[03/23 22:00:09    379s] [ TimingReport           ]      5   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.8
[03/23 22:00:09    379s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 22:00:09    379s] [ MISC                   ]          0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 22:00:09    379s] ---------------------------------------------------------------------------------------------
[03/23 22:00:09    379s]  optDesign #9 TOTAL                 0:00:17.8  ( 100.0 % )     0:00:17.8 /  0:00:20.6    1.2
[03/23 22:00:09    379s] ---------------------------------------------------------------------------------------------
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_3_hold
[03/23 22:00:09    379s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3048.3M, totSessionCpu=0:06:19 **
[03/23 22:00:09    379s] *** optDesign #10 [begin] : totSession cpu/real = 0:06:19.3/0:10:33.2 (0.6), mem = 4271.5M
[03/23 22:00:09    379s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:00:09    379s] GigaOpt running with 6 threads.
[03/23 22:00:09    379s] *** InitOpt #1 [begin] (optDesign #10) : totSession cpu/real = 0:06:19.3/0:10:33.2 (0.6), mem = 4271.5M
[03/23 22:00:09    379s] **INFO: User settings:
[03/23 22:00:09    379s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 22:00:09    379s] setNanoRouteMode -drouteAutoStop                                false
[03/23 22:00:09    379s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 22:00:09    379s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 22:00:09    379s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 22:00:09    379s] setNanoRouteMode -drouteStartIteration                          0
[03/23 22:00:09    379s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 22:00:09    379s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 22:00:09    379s] setNanoRouteMode -extractDesignSignature                        92521144
[03/23 22:00:09    379s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 22:00:09    379s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 22:00:09    379s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 22:00:09    379s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 22:00:09    379s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 22:00:09    379s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 22:00:09    379s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 22:00:09    379s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 22:00:09    379s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 22:00:09    379s] setNanoRouteMode -routeSiEffort                                 max
[03/23 22:00:09    379s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 22:00:09    379s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 22:00:09    379s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 22:00:09    379s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 22:00:09    379s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 22:00:09    379s] setNanoRouteMode -timingEngine                                  .timing_file_219604.tif.gz
[03/23 22:00:09    379s] setDesignMode -process                                          130
[03/23 22:00:09    379s] setExtractRCMode -coupled                                       true
[03/23 22:00:09    379s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 22:00:09    379s] setExtractRCMode -effortLevel                                   medium
[03/23 22:00:09    379s] setExtractRCMode -engine                                        postRoute
[03/23 22:00:09    379s] setExtractRCMode -noCleanRCDB                                   true
[03/23 22:00:09    379s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 22:00:09    379s] setExtractRCMode -relative_c_th                                 1
[03/23 22:00:09    379s] setExtractRCMode -total_c_th                                    0
[03/23 22:00:09    379s] setDelayCalMode -enable_high_fanout                             true
[03/23 22:00:09    379s] setDelayCalMode -engine                                         aae
[03/23 22:00:09    379s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 22:00:09    379s] setDelayCalMode -reportOutBound                                 true
[03/23 22:00:09    379s] setDelayCalMode -SIAware                                        true
[03/23 22:00:09    379s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 22:00:09    379s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 22:00:09    379s] setOptMode -addInst                                             true
[03/23 22:00:09    379s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 22:00:09    379s] setOptMode -allEndPoints                                        true
[03/23 22:00:09    379s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 22:00:09    379s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 22:00:09    379s] setOptMode -deleteInst                                          true
[03/23 22:00:09    379s] setOptMode -drcMargin                                           0.1
[03/23 22:00:09    379s] setOptMode -effort                                              high
[03/23 22:00:09    379s] setOptMode -fixDrc                                              true
[03/23 22:00:09    379s] setOptMode -fixFanoutLoad                                       true
[03/23 22:00:09    379s] setOptMode -holdTargetSlack                                     0.05
[03/23 22:00:09    379s] setOptMode -maxLength                                           1000
[03/23 22:00:09    379s] setOptMode -optimizeFF                                          true
[03/23 22:00:09    379s] setOptMode -preserveAllSequential                               false
[03/23 22:00:09    379s] setOptMode -restruct                                            false
[03/23 22:00:09    379s] setOptMode -setupTargetSlack                                    0.05
[03/23 22:00:09    379s] setOptMode -usefulSkew                                          false
[03/23 22:00:09    379s] setOptMode -usefulSkewCTS                                       true
[03/23 22:00:09    379s] setSIMode -separate_delta_delay_on_data                         true
[03/23 22:00:09    379s] setPlaceMode -place_global_max_density                          0.8
[03/23 22:00:09    379s] setPlaceMode -place_global_uniform_density                      true
[03/23 22:00:09    379s] setPlaceMode -timingDriven                                      true
[03/23 22:00:09    379s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 22:00:09    379s] setAnalysisMode -checkType                                      setup
[03/23 22:00:09    379s] setAnalysisMode -clkSrcPath                                     true
[03/23 22:00:09    379s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 22:00:09    379s] setAnalysisMode -cppr                                           both
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:00:09    379s] Summary for sequential cells identification: 
[03/23 22:00:09    379s]   Identified SBFF number: 112
[03/23 22:00:09    379s]   Identified MBFF number: 0
[03/23 22:00:09    379s]   Identified SB Latch number: 0
[03/23 22:00:09    379s]   Identified MB Latch number: 0
[03/23 22:00:09    379s]   Not identified SBFF number: 8
[03/23 22:00:09    379s]   Not identified MBFF number: 0
[03/23 22:00:09    379s]   Not identified SB Latch number: 0
[03/23 22:00:09    379s]   Not identified MB Latch number: 0
[03/23 22:00:09    379s]   Number of sequential cells which are not FFs: 34
[03/23 22:00:09    379s]  Visiting view : setupAnalysis
[03/23 22:00:09    379s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:09    379s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:09    379s]  Visiting view : holdAnalysis
[03/23 22:00:09    379s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:09    379s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:09    379s] TLC MultiMap info (StdDelay):
[03/23 22:00:09    379s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:09    379s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:09    379s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:09    379s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:09    379s]  Setting StdDelay to: 22.7ps
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:00:09    379s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 22:00:09    379s] OPERPROF: Starting DPlace-Init at level 1, MEM:4275.5M, EPOCH TIME: 1679623209.702572
[03/23 22:00:09    379s] Processing tracks to init pin-track alignment.
[03/23 22:00:09    379s] z: 2, totalTracks: 1
[03/23 22:00:09    379s] z: 4, totalTracks: 1
[03/23 22:00:09    379s] z: 6, totalTracks: 1
[03/23 22:00:09    379s] z: 8, totalTracks: 1
[03/23 22:00:09    379s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:00:09    379s] All LLGs are deleted
[03/23 22:00:09    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4275.5M, EPOCH TIME: 1679623209.708631
[03/23 22:00:09    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4275.5M, EPOCH TIME: 1679623209.708916
[03/23 22:00:09    379s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4275.5M, EPOCH TIME: 1679623209.710871
[03/23 22:00:09    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4339.5M, EPOCH TIME: 1679623209.713793
[03/23 22:00:09    379s] Max number of tech site patterns supported in site array is 256.
[03/23 22:00:09    379s] Core basic site is IBM13SITE
[03/23 22:00:09    379s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4339.5M, EPOCH TIME: 1679623209.728165
[03/23 22:00:09    379s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:00:09    379s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:00:09    379s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.012, MEM:4371.5M, EPOCH TIME: 1679623209.739836
[03/23 22:00:09    379s] Fast DP-INIT is on for default
[03/23 22:00:09    379s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:00:09    379s] Atter site array init, number of instance map data is 0.
[03/23 22:00:09    379s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.031, MEM:4371.5M, EPOCH TIME: 1679623209.745070
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:09    379s] OPERPROF:     Starting CMU at level 3, MEM:4371.5M, EPOCH TIME: 1679623209.749097
[03/23 22:00:09    379s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:4371.5M, EPOCH TIME: 1679623209.753925
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:00:09    379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.045, MEM:4275.5M, EPOCH TIME: 1679623209.755960
[03/23 22:00:09    379s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4275.5M, EPOCH TIME: 1679623209.756091
[03/23 22:00:09    379s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:4275.5M, EPOCH TIME: 1679623209.759510
[03/23 22:00:09    379s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4275.5MB).
[03/23 22:00:09    379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.055, REAL:0.059, MEM:4275.5M, EPOCH TIME: 1679623209.761874
[03/23 22:00:09    379s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4275.5M, EPOCH TIME: 1679623209.762015
[03/23 22:00:09    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:09    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:09    379s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:4271.5M, EPOCH TIME: 1679623209.767120
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] Creating Lib Analyzer ...
[03/23 22:00:09    379s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:00:09    379s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:00:09    379s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:00:09    379s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:00:09    379s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:00:09    379s] 
[03/23 22:00:09    379s] {RT rc-typ 0 4 4 0}
[03/23 22:00:10    380s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:20 mem=4277.5M
[03/23 22:00:10    380s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:20 mem=4277.5M
[03/23 22:00:10    380s] Creating Lib Analyzer, finished. 
[03/23 22:00:10    380s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3057.3M, totSessionCpu=0:06:20 **
[03/23 22:00:10    380s] Existing Dirty Nets : 0
[03/23 22:00:10    380s] New Signature Flow (optDesignCheckOptions) ....
[03/23 22:00:10    380s] #Taking db snapshot
[03/23 22:00:10    380s] #Taking db snapshot ... done
[03/23 22:00:10    380s] OPERPROF: Starting checkPlace at level 1, MEM:4277.5M, EPOCH TIME: 1679623210.515254
[03/23 22:00:10    380s] Processing tracks to init pin-track alignment.
[03/23 22:00:10    380s] z: 2, totalTracks: 1
[03/23 22:00:10    380s] z: 4, totalTracks: 1
[03/23 22:00:10    380s] z: 6, totalTracks: 1
[03/23 22:00:10    380s] z: 8, totalTracks: 1
[03/23 22:00:10    380s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:00:10    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4277.5M, EPOCH TIME: 1679623210.518681
[03/23 22:00:10    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:10    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:4277.5M, EPOCH TIME: 1679623210.542010
[03/23 22:00:10    380s] Begin checking placement ... (start mem=4277.5M, init mem=4277.5M)
[03/23 22:00:10    380s] Begin checking exclusive groups violation ...
[03/23 22:00:10    380s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 22:00:10    380s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] Running CheckPlace using 6 threads!...
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] ...checkPlace MT is done!
[03/23 22:00:10    380s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4277.5M, EPOCH TIME: 1679623210.586488
[03/23 22:00:10    380s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:4277.5M, EPOCH TIME: 1679623210.589410
[03/23 22:00:10    380s] *info: Placed = 9104           (Fixed = 24)
[03/23 22:00:10    380s] *info: Unplaced = 0           
[03/23 22:00:10    380s] Placement Density:100.00%(110167/110167)
[03/23 22:00:10    380s] Placement Density (including fixed std cells):100.00%(110167/110167)
[03/23 22:00:10    380s] All LLGs are deleted
[03/23 22:00:10    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9104).
[03/23 22:00:10    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4277.5M, EPOCH TIME: 1679623210.591630
[03/23 22:00:10    380s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4277.5M, EPOCH TIME: 1679623210.591841
[03/23 22:00:10    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4277.5M)
[03/23 22:00:10    380s] OPERPROF: Finished checkPlace at level 1, CPU:0.158, REAL:0.078, MEM:4277.5M, EPOCH TIME: 1679623210.592966
[03/23 22:00:10    380s]  Initial DC engine is -> aae
[03/23 22:00:10    380s]  
[03/23 22:00:10    380s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 22:00:10    380s]  
[03/23 22:00:10    380s]  
[03/23 22:00:10    380s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 22:00:10    380s]  
[03/23 22:00:10    380s] Reset EOS DB
[03/23 22:00:10    380s] Ignoring AAE DB Resetting ...
[03/23 22:00:10    380s]  Set Options for AAE Based Opt flow 
[03/23 22:00:10    380s] *** optDesign -postRoute ***
[03/23 22:00:10    380s] DRC Margin: user margin 0.1; extra margin 0
[03/23 22:00:10    380s] Setup Target Slack: user slack 0.05
[03/23 22:00:10    380s] Hold Target Slack: user slack 0.05
[03/23 22:00:10    380s] All LLGs are deleted
[03/23 22:00:10    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4277.5M, EPOCH TIME: 1679623210.605295
[03/23 22:00:10    380s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4277.5M, EPOCH TIME: 1679623210.605602
[03/23 22:00:10    380s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4277.5M, EPOCH TIME: 1679623210.607870
[03/23 22:00:10    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4341.5M, EPOCH TIME: 1679623210.610817
[03/23 22:00:10    380s] Max number of tech site patterns supported in site array is 256.
[03/23 22:00:10    380s] Core basic site is IBM13SITE
[03/23 22:00:10    380s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4341.5M, EPOCH TIME: 1679623210.626685
[03/23 22:00:10    380s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:00:10    380s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:00:10    380s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:4373.5M, EPOCH TIME: 1679623210.633346
[03/23 22:00:10    380s] Fast DP-INIT is on for default
[03/23 22:00:10    380s] Atter site array init, number of instance map data is 0.
[03/23 22:00:10    380s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.029, REAL:0.026, MEM:4373.5M, EPOCH TIME: 1679623210.636681
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:10    380s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.036, MEM:4277.5M, EPOCH TIME: 1679623210.643604
[03/23 22:00:10    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:10    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:00:10    380s] Deleting Lib Analyzer.
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] TimeStamp Deleting Cell Server End ...
[03/23 22:00:10    380s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:00:10    380s] Summary for sequential cells identification: 
[03/23 22:00:10    380s]   Identified SBFF number: 112
[03/23 22:00:10    380s]   Identified MBFF number: 0
[03/23 22:00:10    380s]   Identified SB Latch number: 0
[03/23 22:00:10    380s]   Identified MB Latch number: 0
[03/23 22:00:10    380s]   Not identified SBFF number: 8
[03/23 22:00:10    380s]   Not identified MBFF number: 0
[03/23 22:00:10    380s]   Not identified SB Latch number: 0
[03/23 22:00:10    380s]   Not identified MB Latch number: 0
[03/23 22:00:10    380s]   Number of sequential cells which are not FFs: 34
[03/23 22:00:10    380s]  Visiting view : setupAnalysis
[03/23 22:00:10    380s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:10    380s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:10    380s]  Visiting view : holdAnalysis
[03/23 22:00:10    380s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:10    380s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:10    380s] TLC MultiMap info (StdDelay):
[03/23 22:00:10    380s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:10    380s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:10    380s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:10    380s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:10    380s]  Setting StdDelay to: 22.7ps
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] TimeStamp Deleting Cell Server End ...
[03/23 22:00:10    380s] *** InitOpt #1 [finish] (optDesign #10) : cpu/real = 0:00:01.2/0:00:01.0 (1.1), totSession cpu/real = 0:06:20.5/0:10:34.2 (0.6), mem = 4277.5M
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] =============================================================================================
[03/23 22:00:10    380s]  Step TAT Report : InitOpt #1 / optDesign #10                                   21.14-s109_1
[03/23 22:00:10    380s] =============================================================================================
[03/23 22:00:10    380s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:00:10    380s] ---------------------------------------------------------------------------------------------
[03/23 22:00:10    380s] [ CellServerInit         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:00:10    380s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  70.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:00:10    380s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:10    380s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:10    380s] [ CheckPlace             ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.2    2.0
[03/23 22:00:10    380s] [ MISC                   ]          0:00:00.2  (  19.8 % )     0:00:00.2 /  0:00:00.3    1.2
[03/23 22:00:10    380s] ---------------------------------------------------------------------------------------------
[03/23 22:00:10    380s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.2    1.1
[03/23 22:00:10    380s] ---------------------------------------------------------------------------------------------
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] ** INFO : this run is activating 'postRoute' automaton
[03/23 22:00:10    380s] **INFO: flowCheckPoint #43 InitialSummary
[03/23 22:00:10    380s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_g4VFwx.rcdb.d/PE_top.rcdb.d': 2689 access done (mem: 4277.543M)
[03/23 22:00:10    380s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 22:00:10    380s] #Start Inst Signature in MT(0)
[03/23 22:00:10    380s] #Start Net Signature in MT(3825183)
[03/23 22:00:10    380s] #Calculate SNet Signature in MT (46901309)
[03/23 22:00:10    380s] #Run time and memory report for RC extraction:
[03/23 22:00:10    380s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 22:00:10    380s] #Run Statistics for snet signature:
[03/23 22:00:10    380s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.19/6, scale score = 0.20.
[03/23 22:00:10    380s] #    Increased memory =    -0.02 (MB), total memory =  3049.42 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:10    380s] #Run Statistics for Net Final Signature:
[03/23 22:00:10    380s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:00:10    380s] #   Increased memory =     0.00 (MB), total memory =  3049.44 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:10    380s] #Run Statistics for Net launch:
[03/23 22:00:10    380s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.80/6, scale score = 0.80.
[03/23 22:00:10    380s] #    Increased memory =     0.02 (MB), total memory =  3049.44 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:10    380s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:00:10    380s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:00:10    380s] #   Increased memory =     0.00 (MB), total memory =  3049.42 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:10    380s] #Run Statistics for net signature:
[03/23 22:00:10    380s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.05/6, scale score = 0.51.
[03/23 22:00:10    380s] #    Increased memory =     0.02 (MB), total memory =  3049.44 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:10    380s] #Run Statistics for inst signature:
[03/23 22:00:10    380s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.19/6, scale score = 0.37.
[03/23 22:00:10    380s] #    Increased memory =    -7.74 (MB), total memory =  3049.42 (MB), peak memory =  3198.20 (MB)
[03/23 22:00:10    380s] tQuantus: Original signature = 92521144, new signature = 92521144
[03/23 22:00:10    380s] tQuantus: Design is clean by design signature
[03/23 22:00:10    380s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_g4VFwx.rcdb.d/PE_top.rcdb.d' for reading (mem: 4269.543M)
[03/23 22:00:10    380s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_g4VFwx.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4269.543M)
[03/23 22:00:10    380s] The design is extracted. Skipping TQuantus.
[03/23 22:00:10    380s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4269.5M, EPOCH TIME: 1679623210.719752
[03/23 22:00:10    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:10    380s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.029, MEM:4269.5M, EPOCH TIME: 1679623210.748767
[03/23 22:00:10    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:10    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[03/23 22:00:10    380s] **INFO: flowCheckPoint #44 OptimizationHold
[03/23 22:00:10    380s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4269.5M, EPOCH TIME: 1679623210.762098
[03/23 22:00:10    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:10    380s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.019, MEM:4269.5M, EPOCH TIME: 1679623210.781382
[03/23 22:00:10    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:10    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:10    380s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[03/23 22:00:10    380s] GigaOpt Hold Optimizer is used
[03/23 22:00:10    380s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_g4VFwx.rcdb.d/PE_top.rcdb.d' for reading (mem: 4269.543M)
[03/23 22:00:10    380s] Reading RCDB with compressed RC data.
[03/23 22:00:10    380s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4271.5M)
[03/23 22:00:10    380s] End AAE Lib Interpolated Model. (MEM=4271.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] Creating Lib Analyzer ...
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:00:10    380s] Summary for sequential cells identification: 
[03/23 22:00:10    380s]   Identified SBFF number: 112
[03/23 22:00:10    380s]   Identified MBFF number: 0
[03/23 22:00:10    380s]   Identified SB Latch number: 0
[03/23 22:00:10    380s]   Identified MB Latch number: 0
[03/23 22:00:10    380s]   Not identified SBFF number: 8
[03/23 22:00:10    380s]   Not identified MBFF number: 0
[03/23 22:00:10    380s]   Not identified SB Latch number: 0
[03/23 22:00:10    380s]   Not identified MB Latch number: 0
[03/23 22:00:10    380s]   Number of sequential cells which are not FFs: 34
[03/23 22:00:10    380s]  Visiting view : setupAnalysis
[03/23 22:00:10    380s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:10    380s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:10    380s]  Visiting view : holdAnalysis
[03/23 22:00:10    380s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:10    380s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:10    380s] TLC MultiMap info (StdDelay):
[03/23 22:00:10    380s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:10    380s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:10    380s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:10    380s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:10    380s]  Setting StdDelay to: 22.7ps
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:00:10    380s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:00:10    380s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:00:10    380s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:00:10    380s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:00:10    380s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:00:10    380s] 
[03/23 22:00:10    380s] {RT rc-typ 0 4 4 0}
[03/23 22:00:11    381s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:21 mem=4279.6M
[03/23 22:00:11    381s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:21 mem=4279.6M
[03/23 22:00:11    381s] Creating Lib Analyzer, finished. 
[03/23 22:00:11    381s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:21 mem=4279.6M ***
[03/23 22:00:11    381s] *** BuildHoldData #1 [begin] (optDesign #10) : totSession cpu/real = 0:06:21.4/0:10:35.1 (0.6), mem = 4279.6M
[03/23 22:00:11    381s] Effort level <high> specified for reg2reg path_group
[03/23 22:00:11    381s] Saving timing graph ...
[03/23 22:00:11    381s] Done save timing graph
[03/23 22:00:11    381s] 
[03/23 22:00:11    381s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:00:11    381s] Deleting Lib Analyzer.
[03/23 22:00:11    381s] 
[03/23 22:00:11    381s] TimeStamp Deleting Cell Server End ...
[03/23 22:00:12    382s] Starting delay calculation for Hold views
[03/23 22:00:12    382s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:00:12    382s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 22:00:12    382s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:00:12    382s] #################################################################################
[03/23 22:00:12    382s] # Design Stage: PostRoute
[03/23 22:00:12    382s] # Design Name: PE_top
[03/23 22:00:12    382s] # Design Mode: 130nm
[03/23 22:00:12    382s] # Analysis Mode: MMMC OCV 
[03/23 22:00:12    382s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:00:12    382s] # Signoff Settings: SI On 
[03/23 22:00:12    382s] #################################################################################
[03/23 22:00:12    382s] Topological Sorting (REAL = 0:00:00.0, MEM = 4359.5M, InitMEM = 4359.5M)
[03/23 22:00:12    382s] Setting infinite Tws ...
[03/23 22:00:12    382s] First Iteration Infinite Tw... 
[03/23 22:00:12    382s] Calculate late delays in OCV mode...
[03/23 22:00:12    382s] Calculate early delays in OCV mode...
[03/23 22:00:12    382s] Start delay calculation (fullDC) (6 T). (MEM=4359.46)
[03/23 22:00:12    382s] End AAE Lib Interpolated Model. (MEM=4371.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:12    383s] Total number of fetched objects 2689
[03/23 22:00:12    383s] AAE_INFO-618: Total number of nets in the design is 2692,  100.0 percent of the nets selected for SI analysis
[03/23 22:00:12    383s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:12    383s] End delay calculation. (MEM=4436.3 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 22:00:12    383s] End delay calculation (fullDC). (MEM=4436.3 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 22:00:12    383s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 4436.3M) ***
[03/23 22:00:12    383s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4428.3M)
[03/23 22:00:12    383s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:00:12    383s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4428.3M)
[03/23 22:00:12    383s] 
[03/23 22:00:12    383s] Executing IPO callback for view pruning ..
[03/23 22:00:12    383s] Starting SI iteration 2
[03/23 22:00:12    383s] Calculate late delays in OCV mode...
[03/23 22:00:12    383s] Calculate early delays in OCV mode...
[03/23 22:00:12    383s] Start delay calculation (fullDC) (6 T). (MEM=4244.46)
[03/23 22:00:12    383s] End AAE Lib Interpolated Model. (MEM=4244.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:12    383s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 22:00:12    383s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 22:00:12    383s] Total number of fetched objects 2689
[03/23 22:00:12    383s] AAE_INFO-618: Total number of nets in the design is 2692,  0.0 percent of the nets selected for SI analysis
[03/23 22:00:12    383s] End delay calculation. (MEM=4480.45 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 22:00:12    383s] End delay calculation (fullDC). (MEM=4480.45 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 22:00:12    383s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4480.4M) ***
[03/23 22:00:12    384s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:00.0 totSessionCpu=0:06:24 mem=4486.4M)
[03/23 22:00:13    384s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:00:13    384s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:00:13    384s] 
[03/23 22:00:13    384s] Active hold views:
[03/23 22:00:13    384s]  holdAnalysis
[03/23 22:00:13    384s]   Dominating endpoints: 0
[03/23 22:00:13    384s]   Dominating TNS: -0.000
[03/23 22:00:13    384s] 
[03/23 22:00:13    384s] Done building cte hold timing graph (fixHold) cpu=0:00:02.9 real=0:00:02.0 totSessionCpu=0:06:24 mem=4517.0M ***
[03/23 22:00:13    384s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.0 real=0:00:02.0 totSessionCpu=0:06:24 mem=4517.0M ***
[03/23 22:00:13    384s] Restoring timing graph ...
[03/23 22:00:13    384s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 22:00:13    384s] Done restore timing graph
[03/23 22:00:13    385s] Done building cte setup timing graph (fixHold) cpu=0:00:03.6 real=0:00:02.0 totSessionCpu=0:06:25 mem=4621.1M ***
[03/23 22:00:13    385s] *info: category slack lower bound [L 0.0] default
[03/23 22:00:13    385s] *info: category slack lower bound [H 0.0] reg2reg 
[03/23 22:00:13    385s] --------------------------------------------------- 
[03/23 22:00:13    385s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 22:00:13    385s] --------------------------------------------------- 
[03/23 22:00:13    385s]          WNS    reg2regWNS
[03/23 22:00:13    385s]     0.001 ns      0.001 ns
[03/23 22:00:13    385s] --------------------------------------------------- 
[03/23 22:00:13    385s]   Timing/DRV Snapshot: (REF)
[03/23 22:00:13    385s]      Weighted WNS: 0.000
[03/23 22:00:13    385s]       All  PG WNS: 0.000
[03/23 22:00:13    385s]       High PG WNS: 0.000
[03/23 22:00:13    385s]       All  PG TNS: 0.000
[03/23 22:00:13    385s]       High PG TNS: 0.000
[03/23 22:00:13    385s]       Low  PG TNS: 0.000
[03/23 22:00:13    385s]          Tran DRV: 0 (0)
[03/23 22:00:13    385s]           Cap DRV: 0 (0)
[03/23 22:00:13    385s]        Fanout DRV: 0 (17)
[03/23 22:00:13    385s]            Glitch: 0 (0)
[03/23 22:00:13    385s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/23 22:00:13    385s] 
[03/23 22:00:13    385s] 
[03/23 22:00:13    385s] Creating Lib Analyzer ...
[03/23 22:00:13    385s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:00:13    385s] 
[03/23 22:00:13    385s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:00:13    385s] Summary for sequential cells identification: 
[03/23 22:00:13    385s]   Identified SBFF number: 112
[03/23 22:00:13    385s]   Identified MBFF number: 0
[03/23 22:00:13    385s]   Identified SB Latch number: 0
[03/23 22:00:13    385s]   Identified MB Latch number: 0
[03/23 22:00:13    385s]   Not identified SBFF number: 8
[03/23 22:00:13    385s]   Not identified MBFF number: 0
[03/23 22:00:13    385s]   Not identified SB Latch number: 0
[03/23 22:00:13    385s]   Not identified MB Latch number: 0
[03/23 22:00:13    385s]   Number of sequential cells which are not FFs: 34
[03/23 22:00:13    385s]  Visiting view : setupAnalysis
[03/23 22:00:13    385s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:13    385s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:13    385s]  Visiting view : holdAnalysis
[03/23 22:00:13    385s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:13    385s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:13    385s] TLC MultiMap info (StdDelay):
[03/23 22:00:13    385s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:13    385s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:13    385s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:13    385s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:13    385s]  Setting StdDelay to: 22.7ps
[03/23 22:00:13    385s] 
[03/23 22:00:13    385s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:00:13    385s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:00:13    385s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:00:13    385s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:00:13    385s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:00:13    385s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:00:13    385s] 
[03/23 22:00:13    385s] {RT rc-typ 0 4 4 0}
[03/23 22:00:14    385s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:26 mem=4630.5M
[03/23 22:00:14    385s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:26 mem=4630.5M
[03/23 22:00:14    385s] Creating Lib Analyzer, finished. 
[03/23 22:00:14    385s] OPTC: m1 20.0 20.0
[03/23 22:00:14    385s] Setting latch borrow mode to budget during optimization.
[03/23 22:00:14    386s] 
[03/23 22:00:14    386s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:00:14    386s] Deleting Lib Analyzer.
[03/23 22:00:14    386s] 
[03/23 22:00:14    386s] TimeStamp Deleting Cell Server End ...
[03/23 22:00:14    386s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:00:14    386s] 
[03/23 22:00:14    386s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:00:14    386s] Summary for sequential cells identification: 
[03/23 22:00:14    386s]   Identified SBFF number: 112
[03/23 22:00:14    386s]   Identified MBFF number: 0
[03/23 22:00:14    386s]   Identified SB Latch number: 0
[03/23 22:00:14    386s]   Identified MB Latch number: 0
[03/23 22:00:14    386s]   Not identified SBFF number: 8
[03/23 22:00:14    386s]   Not identified MBFF number: 0
[03/23 22:00:14    386s]   Not identified SB Latch number: 0
[03/23 22:00:14    386s]   Not identified MB Latch number: 0
[03/23 22:00:14    386s]   Number of sequential cells which are not FFs: 34
[03/23 22:00:14    386s]  Visiting view : setupAnalysis
[03/23 22:00:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:14    386s]  Visiting view : holdAnalysis
[03/23 22:00:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:14    386s] TLC MultiMap info (StdDelay):
[03/23 22:00:14    386s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:14    386s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:14    386s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:14    386s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:14    386s]  Setting StdDelay to: 22.7ps
[03/23 22:00:14    386s] 
[03/23 22:00:14    386s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:00:14    386s] 
[03/23 22:00:14    386s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:00:14    386s] 
[03/23 22:00:14    386s] TimeStamp Deleting Cell Server End ...
[03/23 22:00:14    386s] 
[03/23 22:00:14    386s] Creating Lib Analyzer ...
[03/23 22:00:14    386s] 
[03/23 22:00:14    386s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:00:14    386s] Summary for sequential cells identification: 
[03/23 22:00:14    386s]   Identified SBFF number: 112
[03/23 22:00:14    386s]   Identified MBFF number: 0
[03/23 22:00:14    386s]   Identified SB Latch number: 0
[03/23 22:00:14    386s]   Identified MB Latch number: 0
[03/23 22:00:14    386s]   Not identified SBFF number: 8
[03/23 22:00:14    386s]   Not identified MBFF number: 0
[03/23 22:00:14    386s]   Not identified SB Latch number: 0
[03/23 22:00:14    386s]   Not identified MB Latch number: 0
[03/23 22:00:14    386s]   Number of sequential cells which are not FFs: 34
[03/23 22:00:14    386s]  Visiting view : setupAnalysis
[03/23 22:00:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:14    386s]  Visiting view : holdAnalysis
[03/23 22:00:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:14    386s] TLC MultiMap info (StdDelay):
[03/23 22:00:14    386s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:14    386s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:14    386s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:00:14    386s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:00:14    386s]  Setting StdDelay to: 22.7ps
[03/23 22:00:14    386s] 
[03/23 22:00:14    386s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:00:14    386s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:00:14    386s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:00:14    386s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:00:14    386s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:00:14    386s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:00:14    386s] 
[03/23 22:00:14    386s] {RT rc-typ 0 4 4 0}
[03/23 22:00:15    386s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:27 mem=4630.5M
[03/23 22:00:15    386s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:27 mem=4630.5M
[03/23 22:00:15    386s] Creating Lib Analyzer, finished. 
[03/23 22:00:15    386s] 
[03/23 22:00:15    386s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 22:00:15    386s] *Info: worst delay setup view: setupAnalysis
[03/23 22:00:15    386s] Footprint list for hold buffering (delay unit: ps)
[03/23 22:00:15    386s] =================================================================
[03/23 22:00:15    386s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 22:00:15    386s] ------------------------------------------------------------------
[03/23 22:00:15    386s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 22:00:15    386s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 22:00:15    386s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 22:00:15    386s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 22:00:15    386s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 22:00:15    386s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 22:00:15    386s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 22:00:15    386s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 22:00:15    386s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 22:00:15    386s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 22:00:15    386s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 22:00:15    386s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 22:00:15    386s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 22:00:15    386s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 22:00:15    386s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 22:00:15    386s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 22:00:15    386s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 22:00:15    386s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 22:00:15    386s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 22:00:15    386s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 22:00:15    386s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 22:00:15    386s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 22:00:15    386s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 22:00:15    386s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 22:00:15    386s] =================================================================
[03/23 22:00:15    387s] Hold Timer stdDelay = 22.7ps
[03/23 22:00:15    387s]  Visiting view : holdAnalysis
[03/23 22:00:15    387s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:00:15    387s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:00:15    387s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 22:00:15    387s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4630.5M, EPOCH TIME: 1679623215.412447
[03/23 22:00:15    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:15    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:15    387s] 
[03/23 22:00:15    387s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:15    387s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:4630.5M, EPOCH TIME: 1679623215.432909
[03/23 22:00:15    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:15    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:15    387s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.175  |  0.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4629.1M, EPOCH TIME: 1679623215.504641
[03/23 22:00:15    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:15    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:15    387s] 
[03/23 22:00:15    387s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:15    387s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.027, MEM:4630.5M, EPOCH TIME: 1679623215.531399
[03/23 22:00:15    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:15    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:15    387s] Density: 31.572%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 3102.0M, totSessionCpu=0:06:27 **
[03/23 22:00:15    387s] *** BuildHoldData #1 [finish] (optDesign #10) : cpu/real = 0:00:05.8/0:00:04.0 (1.4), totSession cpu/real = 0:06:27.2/0:10:39.1 (0.6), mem = 4335.5M
[03/23 22:00:15    387s] 
[03/23 22:00:15    387s] =============================================================================================
[03/23 22:00:15    387s]  Step TAT Report : BuildHoldData #1 / optDesign #10                             21.14-s109_1
[03/23 22:00:15    387s] =============================================================================================
[03/23 22:00:15    387s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:00:15    387s] ---------------------------------------------------------------------------------------------
[03/23 22:00:15    387s] [ ViewPruning            ]      6   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    2.1
[03/23 22:00:15    387s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 22:00:15    387s] [ DrvReport              ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 22:00:15    387s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 22:00:15    387s] [ CellServerInit         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 22:00:15    387s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  34.6 % )     0:00:01.4 /  0:00:01.4    1.0
[03/23 22:00:15    387s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:15    387s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:15    387s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:15    387s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:00:15    387s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:15    387s] [ TimingUpdate           ]      8   0:00:00.8  (  19.4 % )     0:00:01.1 /  0:00:02.4    2.3
[03/23 22:00:15    387s] [ FullDelayCalc          ]      3   0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:01.0    3.6
[03/23 22:00:15    387s] [ TimingReport           ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    2.0
[03/23 22:00:15    387s] [ SaveTimingGraph        ]      1   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.4    1.4
[03/23 22:00:15    387s] [ RestoreTimingGraph     ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 22:00:15    387s] [ MISC                   ]          0:00:00.6  (  16.1 % )     0:00:00.6 /  0:00:00.8    1.2
[03/23 22:00:15    387s] ---------------------------------------------------------------------------------------------
[03/23 22:00:15    387s]  BuildHoldData #1 TOTAL             0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:05.8    1.4
[03/23 22:00:15    387s] ---------------------------------------------------------------------------------------------
[03/23 22:00:15    387s] 
[03/23 22:00:15    387s] *** HoldOpt #1 [begin] (optDesign #10) : totSession cpu/real = 0:06:27.2/0:10:39.1 (0.6), mem = 4335.5M
[03/23 22:00:15    387s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.219604.35
[03/23 22:00:15    387s] #optDebug: Start CG creation (mem=4335.5M)
[03/23 22:00:15    387s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 22:00:15    387s] (cpu=0:00:00.1, mem=4409.0M)
[03/23 22:00:15    387s]  ...processing cgPrt (cpu=0:00:00.1, mem=4409.0M)
[03/23 22:00:15    387s]  ...processing cgEgp (cpu=0:00:00.1, mem=4409.0M)
[03/23 22:00:15    387s]  ...processing cgPbk (cpu=0:00:00.1, mem=4409.0M)
[03/23 22:00:15    387s]  ...processing cgNrb(cpu=0:00:00.1, mem=4409.0M)
[03/23 22:00:15    387s]  ...processing cgObs (cpu=0:00:00.1, mem=4409.0M)
[03/23 22:00:15    387s]  ...processing cgCon (cpu=0:00:00.1, mem=4409.0M)
[03/23 22:00:15    387s]  ...processing cgPdm (cpu=0:00:00.1, mem=4409.0M)
[03/23 22:00:15    387s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4409.0M)
[03/23 22:00:15    387s] HoldSingleBuffer minRootGain=0.000
[03/23 22:00:15    387s] HoldSingleBuffer minRootGain=0.000
[03/23 22:00:15    387s] HoldSingleBuffer minRootGain=0.000
[03/23 22:00:15    387s] HoldSingleBuffer minRootGain=0.000
[03/23 22:00:15    387s] *info: Run optDesign holdfix with 6 threads.
[03/23 22:00:15    387s] Info: 25 clock nets excluded from IPO operation.
[03/23 22:00:15    387s] --------------------------------------------------- 
[03/23 22:00:15    387s]    Hold Timing Summary  - Initial 
[03/23 22:00:15    387s] --------------------------------------------------- 
[03/23 22:00:15    387s]  Target slack:       0.0500 ns
[03/23 22:00:15    387s]  View: holdAnalysis 
[03/23 22:00:15    387s]    WNS:       0.1108  >>>  WNS:       0.0608 with TargetSlack
[03/23 22:00:15    387s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 22:00:15    387s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 22:00:15    387s]    Worst hold path end point: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/D
[03/23 22:00:15    387s] --------------------------------------------------- 
[03/23 22:00:15    387s] *** Hold timing is met. Hold fixing is not needed 
[03/23 22:00:15    387s] **INFO: total 0 insts, 0 nets marked don't touch
[03/23 22:00:15    387s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/23 22:00:15    387s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/23 22:00:15    387s] 
[03/23 22:00:15    387s] Capturing REF for hold ...
[03/23 22:00:15    387s]    Hold Timing Snapshot: (REF)
[03/23 22:00:15    387s]              All PG WNS: 0.000
[03/23 22:00:15    387s]              All PG TNS: 0.000
[03/23 22:00:15    387s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.219604.35
[03/23 22:00:15    387s] *** HoldOpt #1 [finish] (optDesign #10) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:27.3/0:10:39.2 (0.6), mem = 4522.0M
[03/23 22:00:15    387s] 
[03/23 22:00:15    387s] =============================================================================================
[03/23 22:00:15    387s]  Step TAT Report : HoldOpt #1 / optDesign #10                                   21.14-s109_1
[03/23 22:00:15    387s] =============================================================================================
[03/23 22:00:15    387s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:00:15    387s] ---------------------------------------------------------------------------------------------
[03/23 22:00:15    387s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:00:15    387s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  73.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:00:15    387s] [ MISC                   ]          0:00:00.0  (  26.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:00:15    387s] ---------------------------------------------------------------------------------------------
[03/23 22:00:15    387s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:00:15    387s] ---------------------------------------------------------------------------------------------
[03/23 22:00:15    387s] 
[03/23 22:00:15    387s] Running postRoute recovery in preEcoRoute mode
[03/23 22:00:15    387s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 3140.0M, totSessionCpu=0:06:27 **
[03/23 22:00:15    387s]   DRV Snapshot: (TGT)
[03/23 22:00:15    387s]          Tran DRV: 0 (0)
[03/23 22:00:15    387s]           Cap DRV: 0 (0)
[03/23 22:00:15    387s]        Fanout DRV: 0 (17)
[03/23 22:00:15    387s]            Glitch: 0 (0)
[03/23 22:00:15    387s] Checking DRV degradation...
[03/23 22:00:15    387s] 
[03/23 22:00:15    387s] Recovery Manager:
[03/23 22:00:15    387s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:00:15    387s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:00:15    387s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:00:15    387s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:00:15    387s] 
[03/23 22:00:15    387s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:00:15    387s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4370.52M, totSessionCpu=0:06:27).
[03/23 22:00:15    387s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 3140.1M, totSessionCpu=0:06:27 **
[03/23 22:00:15    387s] 
[03/23 22:00:15    387s]   DRV Snapshot: (REF)
[03/23 22:00:15    387s]          Tran DRV: 0 (0)
[03/23 22:00:15    387s]           Cap DRV: 0 (0)
[03/23 22:00:15    387s]        Fanout DRV: 0 (17)
[03/23 22:00:15    387s]            Glitch: 0 (0)
[03/23 22:00:15    387s] **INFO: Skipping refine place as no legal commits were detected
[03/23 22:00:15    387s] Latch borrow mode reset to max_borrow
[03/23 22:00:15    387s] **INFO: flowCheckPoint #45 FinalSummary
[03/23 22:00:15    387s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_3_hold
[03/23 22:00:15    387s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 3140.0M, totSessionCpu=0:06:28 **
[03/23 22:00:15    387s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4331.5M, EPOCH TIME: 1679623215.909038
[03/23 22:00:15    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:15    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:15    387s] 
[03/23 22:00:15    387s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:15    387s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.026, MEM:4363.5M, EPOCH TIME: 1679623215.934750
[03/23 22:00:15    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:15    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:15    387s] Saving timing graph ...
[03/23 22:00:16    388s] Done save timing graph
[03/23 22:00:16    388s] 
[03/23 22:00:16    388s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:00:16    388s] 
[03/23 22:00:16    388s] TimeStamp Deleting Cell Server End ...
[03/23 22:00:16    388s] Starting delay calculation for Hold views
[03/23 22:00:16    388s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:00:16    388s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 22:00:16    388s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:00:16    388s] #################################################################################
[03/23 22:00:16    388s] # Design Stage: PostRoute
[03/23 22:00:16    388s] # Design Name: PE_top
[03/23 22:00:16    388s] # Design Mode: 130nm
[03/23 22:00:16    388s] # Analysis Mode: MMMC OCV 
[03/23 22:00:16    388s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:00:16    388s] # Signoff Settings: SI On 
[03/23 22:00:16    388s] #################################################################################
[03/23 22:00:16    388s] Topological Sorting (REAL = 0:00:00.0, MEM = 4456.4M, InitMEM = 4456.4M)
[03/23 22:00:16    388s] Setting infinite Tws ...
[03/23 22:00:16    388s] First Iteration Infinite Tw... 
[03/23 22:00:16    388s] Calculate late delays in OCV mode...
[03/23 22:00:16    388s] Calculate early delays in OCV mode...
[03/23 22:00:16    388s] Start delay calculation (fullDC) (6 T). (MEM=4456.45)
[03/23 22:00:16    388s] End AAE Lib Interpolated Model. (MEM=4468.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:16    389s] Total number of fetched objects 2689
[03/23 22:00:16    389s] AAE_INFO-618: Total number of nets in the design is 2692,  100.0 percent of the nets selected for SI analysis
[03/23 22:00:16    389s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:16    389s] End delay calculation. (MEM=4533.29 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 22:00:16    389s] End delay calculation (fullDC). (MEM=4533.29 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 22:00:16    389s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 4533.3M) ***
[03/23 22:00:17    390s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4525.3M)
[03/23 22:00:17    390s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:00:17    390s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4525.3M)
[03/23 22:00:17    390s] Starting SI iteration 2
[03/23 22:00:17    390s] Calculate late delays in OCV mode...
[03/23 22:00:17    390s] Calculate early delays in OCV mode...
[03/23 22:00:17    390s] Start delay calculation (fullDC) (6 T). (MEM=4310.45)
[03/23 22:00:17    390s] End AAE Lib Interpolated Model. (MEM=4310.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:17    390s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 22:00:17    390s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 22:00:17    390s] Total number of fetched objects 2689
[03/23 22:00:17    390s] AAE_INFO-618: Total number of nets in the design is 2692,  0.0 percent of the nets selected for SI analysis
[03/23 22:00:17    390s] End delay calculation. (MEM=4545.43 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 22:00:17    390s] End delay calculation (fullDC). (MEM=4545.43 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:00:17    390s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4545.4M) ***
[03/23 22:00:17    390s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:06:30 mem=4551.4M)
[03/23 22:00:17    390s] Restoring timing graph ...
[03/23 22:00:18    391s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 22:00:18    391s] Done restore timing graph
[03/23 22:00:20    391s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.175  |  0.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:00:20    391s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4339.7M, EPOCH TIME: 1679623220.586981
[03/23 22:00:20    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] 
[03/23 22:00:20    391s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:20    391s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.029, MEM:4341.2M, EPOCH TIME: 1679623220.615879
[03/23 22:00:20    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:20    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] Density: 31.572%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4341.2M, EPOCH TIME: 1679623220.627763
[03/23 22:00:20    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] 
[03/23 22:00:20    391s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:20    391s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.030, MEM:4341.2M, EPOCH TIME: 1679623220.658243
[03/23 22:00:20    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:20    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4341.2M, EPOCH TIME: 1679623220.670993
[03/23 22:00:20    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] 
[03/23 22:00:20    391s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:20    391s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:4341.2M, EPOCH TIME: 1679623220.695132
[03/23 22:00:20    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/23 22:00:20    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] *** Final Summary (holdfix) CPU=0:00:04.1, REAL=0:00:05.0, MEM=4341.2M
[03/23 22:00:20    391s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 3091.3M, totSessionCpu=0:06:32 **
[03/23 22:00:20    391s]  ReSet Options after AAE Based Opt flow 
[03/23 22:00:20    391s] *** Finished optDesign ***
[03/23 22:00:20    391s] 
[03/23 22:00:20    391s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.5 real=0:00:11.1)
[03/23 22:00:20    391s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:00:20    391s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:00:20    391s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:00:20    391s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:07.1 real=0:00:05.1)
[03/23 22:00:20    391s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:00:20    391s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4341.2M)
[03/23 22:00:20    391s] Info: Destroy the CCOpt slew target map.
[03/23 22:00:20    391s] clean pInstBBox. size 0
[03/23 22:00:20    391s] All LLGs are deleted
[03/23 22:00:20    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:20    391s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4333.2M, EPOCH TIME: 1679623220.780050
[03/23 22:00:20    391s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4333.2M, EPOCH TIME: 1679623220.780159
[03/23 22:00:20    391s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:00:20    391s] *** optDesign #10 [finish] : cpu/real = 0:00:12.5/0:00:11.1 (1.1), totSession cpu/real = 0:06:31.8/0:10:44.3 (0.6), mem = 4333.2M
[03/23 22:00:20    391s] 
[03/23 22:00:20    391s] =============================================================================================
[03/23 22:00:20    391s]  Final TAT Report : optDesign #10                                               21.14-s109_1
[03/23 22:00:20    391s] =============================================================================================
[03/23 22:00:20    391s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:00:20    391s] ---------------------------------------------------------------------------------------------
[03/23 22:00:20    391s] [ InitOpt                ]      1   0:00:00.9  (   8.5 % )     0:00:01.0 /  0:00:01.2    1.1
[03/23 22:00:20    391s] [ HoldOpt                ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:00:20    391s] [ ViewPruning            ]     10   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 22:00:20    391s] [ BuildHoldData          ]      1   0:00:02.7  (  24.3 % )     0:00:04.0 /  0:00:05.8    1.4
[03/23 22:00:20    391s] [ OptSummaryReport       ]      2   0:00:01.2  (  10.8 % )     0:00:04.9 /  0:00:04.2    0.9
[03/23 22:00:20    391s] [ DrvReport              ]      5   0:00:02.4  (  21.9 % )     0:00:02.4 /  0:00:00.3    0.1
[03/23 22:00:20    391s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:00:20    391s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   6.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:00:20    391s] [ CheckPlace             ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    2.0
[03/23 22:00:20    391s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 22:00:20    391s] [ TimingUpdate           ]     12   0:00:01.5  (  13.7 % )     0:00:02.1 /  0:00:04.7    2.3
[03/23 22:00:20    391s] [ FullDelayCalc          ]      6   0:00:00.5  (   4.8 % )     0:00:00.5 /  0:00:02.0    3.7
[03/23 22:00:20    391s] [ TimingReport           ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    2.1
[03/23 22:00:20    391s] [ GenerateReports        ]      2   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 22:00:20    391s] [ MISC                   ]          0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 22:00:20    391s] ---------------------------------------------------------------------------------------------
[03/23 22:00:20    391s]  optDesign #10 TOTAL                0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:12.5    1.1
[03/23 22:00:20    391s] ---------------------------------------------------------------------------------------------
[03/23 22:00:20    391s] 
[03/23 22:00:20    391s] <CMD> saveDesign db/PE_top_postroute_3.enc
[03/23 22:00:20    391s] The in-memory database contained RC information but was not saved. To save 
[03/23 22:00:20    391s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 22:00:20    391s] so it should only be saved when it is really desired.
[03/23 22:00:20    391s] #% Begin save design ... (date=03/23 22:00:20, mem=3052.0M)
[03/23 22:00:20    391s] % Begin Save ccopt configuration ... (date=03/23 22:00:20, mem=3052.0M)
[03/23 22:00:20    391s] % End Save ccopt configuration ... (date=03/23 22:00:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=3052.0M, current mem=3052.0M)
[03/23 22:00:20    392s] % Begin Save netlist data ... (date=03/23 22:00:20, mem=3052.0M)
[03/23 22:00:20    392s] Writing Binary DB to db/PE_top_postroute_3.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:00:21    392s] % End Save netlist data ... (date=03/23 22:00:21, total cpu=0:00:00.1, real=0:00:01.0, peak res=3053.4M, current mem=3053.4M)
[03/23 22:00:21    392s] Saving symbol-table file in separate thread ...
[03/23 22:00:21    392s] Saving congestion map file in separate thread ...
[03/23 22:00:21    392s] Saving congestion map file db/PE_top_postroute_3.enc.dat/PE_top.route.congmap.gz ...
[03/23 22:00:21    392s] % Begin Save AAE data ... (date=03/23 22:00:21, mem=3053.4M)
[03/23 22:00:21    392s] Saving AAE Data ...
[03/23 22:00:21    392s] % End Save AAE data ... (date=03/23 22:00:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3053.4M, current mem=3053.4M)
[03/23 22:00:21    392s] Saving preference file db/PE_top_postroute_3.enc.dat/gui.pref.tcl ...
[03/23 22:00:21    392s] Saving mode setting ...
[03/23 22:00:21    392s] Saving global file ...
[03/23 22:00:21    392s] Saving Drc markers ...
[03/23 22:00:21    392s] ... No Drc file written since there is no markers found.
[03/23 22:00:21    392s] % Begin Save routing data ... (date=03/23 22:00:21, mem=3053.3M)
[03/23 22:00:21    392s] Saving route file ...
[03/23 22:00:22    392s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=4302.7M) ***
[03/23 22:00:22    392s] % End Save routing data ... (date=03/23 22:00:22, total cpu=0:00:00.1, real=0:00:01.0, peak res=3053.4M, current mem=3053.4M)
[03/23 22:00:22    392s] Saving special route data file in separate thread ...
[03/23 22:00:22    392s] Saving PG file in separate thread ...
[03/23 22:00:22    392s] Saving placement file in separate thread ...
[03/23 22:00:22    392s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:00:22    392s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:00:22    392s] Saving PG file db/PE_top_postroute_3.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:00:22 2023)
[03/23 22:00:22    392s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4348.7M) ***
[03/23 22:00:22    392s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:22    392s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4340.7M) ***
[03/23 22:00:22    392s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:22    392s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:22    392s] Saving property file db/PE_top_postroute_3.enc.dat/PE_top.prop
[03/23 22:00:22    392s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4324.7M) ***
[03/23 22:00:23    392s] #Saving pin access data to file db/PE_top_postroute_3.enc.dat/PE_top.apa ...
[03/23 22:00:23    392s] #
[03/23 22:00:23    392s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_3.enc.dat/PE_top.techData.gz' ...
[03/23 22:00:23    392s] Saving preRoute extraction data in directory 'db/PE_top_postroute_3.enc.dat/extraction/' ...
[03/23 22:00:23    392s] Checksum of RCGrid density data::96
[03/23 22:00:23    392s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:23    392s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:23    392s] % Begin Save power constraints data ... (date=03/23 22:00:23, mem=3053.4M)
[03/23 22:00:23    392s] % End Save power constraints data ... (date=03/23 22:00:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=3053.4M, current mem=3053.4M)
[03/23 22:00:23    392s] Generated self-contained design PE_top_postroute_3.enc.dat
[03/23 22:00:23    392s] #% End save design ... (date=03/23 22:00:23, total cpu=0:00:00.9, real=0:00:03.0, peak res=3053.7M, current mem=3053.7M)
[03/23 22:00:23    392s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:00:23    392s] 
[03/23 22:00:23    392s] <CMD> zoomBox -103.97900 130.40000 223.80300 423.83500
[03/23 22:00:30    393s] <CMD> zoomBox -215.73300 -2.00600 412.19700 560.12500
[03/23 22:00:31    393s] <CMD> zoomBox -429.95700 -255.65400 772.95800 821.21200
[03/23 22:00:31    393s] <CMD> zoomBox -189.16400 -130.75400 549.57700 530.57700
[03/23 22:00:32    393s] <CMD> zoomBox -82.82000 -16.71800 450.92200 461.09500
[03/23 22:00:33    394s] <CMD> zoomBox -4.06900 65.29000 381.56000 410.51000
[03/23 22:00:33    394s] <CMD> zoomBox -40.25200 27.61100 413.42900 433.75200
[03/23 22:00:33    394s] <CMD> zoomBox -82.82000 -16.71800 450.92200 461.09500
[03/23 22:00:34    394s] <CMD> zoomBox 26.68700 97.31800 354.47100 390.75500
[03/23 22:00:35    394s] <CMD> zoomBox 109.99000 184.06900 281.09700 337.24600
[03/23 22:00:35    394s] <CMD> zoomBox 22.83300 103.19400 350.62100 396.63400
[03/23 22:00:36    394s] <CMD> zoomBox -91.73800 -3.11700 442.01100 474.70200
[03/23 22:00:41    395s] <CMD> addFiller -cell {FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR} -prefix FILLCELL
[03/23 22:00:41    395s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[03/23 22:00:41    395s] Type 'man IMPSP-5217' for more detail.
[03/23 22:00:41    395s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:4306.8M, EPOCH TIME: 1679623241.851685
[03/23 22:00:41    395s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:4306.8M, EPOCH TIME: 1679623241.851960
[03/23 22:00:41    395s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4306.8M, EPOCH TIME: 1679623241.852059
[03/23 22:00:41    395s] Processing tracks to init pin-track alignment.
[03/23 22:00:41    395s] z: 2, totalTracks: 1
[03/23 22:00:41    395s] z: 4, totalTracks: 1
[03/23 22:00:41    395s] z: 6, totalTracks: 1
[03/23 22:00:41    395s] z: 8, totalTracks: 1
[03/23 22:00:41    395s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:00:41    395s] All LLGs are deleted
[03/23 22:00:41    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:41    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:41    395s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:4306.8M, EPOCH TIME: 1679623241.855670
[03/23 22:00:41    395s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:4306.8M, EPOCH TIME: 1679623241.855892
[03/23 22:00:41    395s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4306.8M, EPOCH TIME: 1679623241.857283
[03/23 22:00:41    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:41    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:41    395s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:4402.8M, EPOCH TIME: 1679623241.860240
[03/23 22:00:41    395s] Max number of tech site patterns supported in site array is 256.
[03/23 22:00:41    395s] Core basic site is IBM13SITE
[03/23 22:00:41    395s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:4402.8M, EPOCH TIME: 1679623241.871482
[03/23 22:00:41    395s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 22:00:41    395s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 22:00:41    395s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.024, REAL:0.012, MEM:4402.8M, EPOCH TIME: 1679623241.883734
[03/23 22:00:41    395s] SiteArray: non-trimmed site array dimensions = 107 x 715
[03/23 22:00:41    395s] SiteArray: use 413,696 bytes
[03/23 22:00:41    395s] SiteArray: current memory after site array memory allocation 4402.8M
[03/23 22:00:41    395s] SiteArray: FP blocked sites are writable
[03/23 22:00:41    395s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:00:41    395s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:4370.8M, EPOCH TIME: 1679623241.890172
[03/23 22:00:41    395s] Process 63197 wires and vias for routing blockage analysis
[03/23 22:00:41    395s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.043, REAL:0.015, MEM:4402.8M, EPOCH TIME: 1679623241.905227
[03/23 22:00:41    395s] SiteArray: number of non floorplan blocked sites for llg default is 76505
[03/23 22:00:41    395s] Atter site array init, number of instance map data is 0.
[03/23 22:00:41    395s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.087, REAL:0.047, MEM:4402.8M, EPOCH TIME: 1679623241.906938
[03/23 22:00:41    395s] 
[03/23 22:00:41    395s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:00:41    395s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.095, REAL:0.054, MEM:4306.8M, EPOCH TIME: 1679623241.911218
[03/23 22:00:41    395s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4306.8M, EPOCH TIME: 1679623241.911387
[03/23 22:00:41    395s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.003, MEM:4306.8M, EPOCH TIME: 1679623241.914601
[03/23 22:00:41    395s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4306.8MB).
[03/23 22:00:41    395s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.106, REAL:0.064, MEM:4306.8M, EPOCH TIME: 1679623241.915756
[03/23 22:00:41    395s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.106, REAL:0.064, MEM:4306.8M, EPOCH TIME: 1679623241.915857
[03/23 22:00:41    395s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:4306.8M, EPOCH TIME: 1679623241.915950
[03/23 22:00:41    395s]   Signal wire search tree: 50811 elements. (cpu=0:00:00.0, mem=0.0M)
[03/23 22:00:41    395s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.012, REAL:0.012, MEM:4306.8M, EPOCH TIME: 1679623241.928222
[03/23 22:00:41    395s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:4306.8M, EPOCH TIME: 1679623241.937110
[03/23 22:00:41    395s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:4306.8M, EPOCH TIME: 1679623241.937239
[03/23 22:00:41    395s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:4306.8M, EPOCH TIME: 1679623241.937445
[03/23 22:00:41    395s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:4306.8M, EPOCH TIME: 1679623241.937530
[03/23 22:00:41    395s] AddFiller init all instances time CPU:0.001, REAL:0.001
[03/23 22:00:41    395s] AddFiller main function time CPU:0.001, REAL:0.006
[03/23 22:00:41    395s] Filler instance commit time CPU:0.000, REAL:0.000
[03/23 22:00:41    395s] *INFO: Adding fillers to top-module.
[03/23 22:00:41    395s] *INFO:   Added 0 filler inst of any cell-type.
[03/23 22:00:41    395s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.009, REAL:0.008, MEM:4306.8M, EPOCH TIME: 1679623241.945216
[03/23 22:00:41    395s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.009, REAL:0.008, MEM:4306.8M, EPOCH TIME: 1679623241.945365
[03/23 22:00:41    395s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.010, REAL:0.008, MEM:4306.8M, EPOCH TIME: 1679623241.945511
[03/23 22:00:41    395s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.010, REAL:0.008, MEM:4306.8M, EPOCH TIME: 1679623241.945602
[03/23 22:00:41    395s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:4306.8M, EPOCH TIME: 1679623241.945692
[03/23 22:00:41    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9104).
[03/23 22:00:41    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:41    395s] All LLGs are deleted
[03/23 22:00:41    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:41    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:00:41    395s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4306.8M, EPOCH TIME: 1679623241.950823
[03/23 22:00:41    395s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:4306.4M, EPOCH TIME: 1679623241.951336
[03/23 22:00:41    395s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.011, REAL:0.007, MEM:4302.4M, EPOCH TIME: 1679623241.952976
[03/23 22:00:41    395s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.149, REAL:0.101, MEM:4302.4M, EPOCH TIME: 1679623241.953128
[03/23 22:00:41    395s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 22:00:41    395s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 22:00:41    395s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 22:00:41    395s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 22:00:41    395s] <CMD> fixVia -minCut
[03/23 22:00:41    395s] 
Start fixing mincut vias at Thu Mar 23 22:00:41 2023
No minimum cut violation markers found on special net vias.
[03/23 22:00:41    395s] End fixing mincut vias at Thu Mar 23 22:00:41 2023
<CMD> fixVia -minStep
[03/23 22:00:41    395s] 
Start fixing minstep vias at Thu Mar 23 22:00:41 2023
**WARN: (IMPPP-592):	No MINSTEP rule defined.
[03/23 22:00:41    395s] End fixing minstep vias at Thu Mar 23 22:00:41 2023
<CMD> fixVia -short
[03/23 22:00:41    395s] 
Start fixing short vias at Thu Mar 23 22:00:41 2023
End fixing short vias at Thu Mar 23 22:00:41 2023
<CMD> clearDrc
[03/23 22:00:41    395s]  *** Starting Verify Geometry (MEM: 4326.4) ***
[03/23 22:00:41    395s] 
[03/23 22:00:41    395s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Initializing
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 22:00:41    395s]                   ...... bin size: 2560
[03/23 22:00:41    395s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/23 22:00:41    395s] Multi-CPU acceleration using 6 CPU(s).
[03/23 22:00:41    395s] <CMD> saveDrc /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/vergQTmp8fQ6Oe/qthread_src.drc
[03/23 22:00:41    395s] Saving Drc markers ...
[03/23 22:00:41    395s] ... No Drc file written since there is no markers found.
[03/23 22:00:41    395s] <CMD> clearDrc
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Wiring         :  4 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/23 22:00:41    395s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:00:42    395s] VG: elapsed time: 1.00
[03/23 22:00:42    395s] Begin Summary ...
[03/23 22:00:42    395s]   Cells       : 0
[03/23 22:00:42    395s]   SameNet     : 0
[03/23 22:00:42    395s]   Wiring      : 1
[03/23 22:00:42    395s]   Antenna     : 0
[03/23 22:00:42    395s]   Short       : 10
[03/23 22:00:42    395s]   Overlap     : 0
[03/23 22:00:42    395s] End Summary
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s]   Verification Complete : 11 Viols.  0 Wrngs.
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] **********End: VERIFY GEOMETRY**********
[03/23 22:00:42    395s]  *** verify geometry (CPU: 0:00:00.1  MEM: 524.1M)
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/23 22:00:42    395s] VERIFY_CONNECTIVITY use new engine.
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] ******** Start: VERIFY CONNECTIVITY ********
[03/23 22:00:42    395s] Start Time: Thu Mar 23 22:00:42 2023
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] Design Name: PE_top
[03/23 22:00:42    395s] Database Units: 1000
[03/23 22:00:42    395s] Design Boundary: (0.0000, 0.0000) (300.0000, 400.0000)
[03/23 22:00:42    395s] Error Limit = 1000000; Warning Limit = 500000
[03/23 22:00:42    395s] Check specified nets
[03/23 22:00:42    395s] Use 6 pthreads
[03/23 22:00:42    395s] Net clk: Found a geometry with bounding box (0.00,-0.08) (0.76,0.08) outside the design boundary.
[03/23 22:00:42    395s] Violations for such geometries will be reported.
[03/23 22:00:42    395s] Net pe_in_pk_wrb_data__7_: Found a geometry with bounding box (299.91,399.24) (300.07,400.00) outside the design boundary.
[03/23 22:00:42    395s] Violations for such geometries will be reported.
[03/23 22:00:42    395s] Net pe_out_pk_PE_state__2_: Found a geometry with bounding box (-0.08,0.00) (0.08,0.76) outside the design boundary.
[03/23 22:00:42    395s] Violations for such geometries will be reported.
[03/23 22:00:42    395s] Net pe_in_pk_PE_state__0_: Found a geometry with bounding box (-0.08,399.24) (0.08,400.00) outside the design boundary.
[03/23 22:00:42    395s] Violations for such geometries will be reported.
[03/23 22:00:42    395s] Net pe_in_pk_A__3__7_: Found a geometry with bounding box (0.00,399.89) (0.60,400.09) outside the design boundary.
[03/23 22:00:42    395s] Violations for such geometries will be reported.
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] Begin Summary 
[03/23 22:00:42    395s]   Found no problems or warnings.
[03/23 22:00:42    395s] End Summary
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] End Time: Thu Mar 23 22:00:42 2023
[03/23 22:00:42    395s] Time Elapsed: 0:00:00.0
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] ******** End: VERIFY CONNECTIVITY ********
[03/23 22:00:42    395s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 22:00:42    395s]   (CPU Time: 0:00:00.1  MEM: 24.000M)
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] <CMD> verifyProcessAntenna -error 1000000
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] ******* START VERIFY ANTENNA ********
[03/23 22:00:42    395s] Report File: PE_top.antenna.rpt
[03/23 22:00:42    395s] LEF Macro File: PE_top.antenna.lef
[03/23 22:00:42    395s] Verification Complete: 0 Violations
[03/23 22:00:42    395s] ******* DONE VERIFY ANTENNA ********
[03/23 22:00:42    395s] (CPU Time: 0:00:00.2  MEM: 0.000M)
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] <CMD> detailRoute -fix_drc
[03/23 22:00:42    395s] #% Begin detailRoute (date=03/23 22:00:42, mem=3062.7M)
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] detailRoute -fix_drc
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] #Start detailRoute on Thu Mar 23 22:00:42 2023
[03/23 22:00:42    395s] #
[03/23 22:00:42    395s] ### Time Record (detailRoute) is installed.
[03/23 22:00:42    395s] ### Time Record (Pre Callback) is installed.
[03/23 22:00:42    395s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_g4VFwx.rcdb.d/PE_top.rcdb.d': 2689 access done (mem: 4358.484M)
[03/23 22:00:42    395s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:00:42    395s] ### Time Record (DB Import) is installed.
[03/23 22:00:42    395s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:00:42    395s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:00:42    395s] 
[03/23 22:00:42    395s] Trim Metal Layers:
[03/23 22:00:42    395s] LayerId::1 widthSet size::1
[03/23 22:00:42    395s] LayerId::2 widthSet size::1
[03/23 22:00:42    395s] LayerId::3 widthSet size::1
[03/23 22:00:42    395s] LayerId::4 widthSet size::1
[03/23 22:00:42    395s] LayerId::5 widthSet size::1
[03/23 22:00:42    395s] LayerId::6 widthSet size::1
[03/23 22:00:42    395s] LayerId::7 widthSet size::1
[03/23 22:00:42    395s] LayerId::8 widthSet size::1
[03/23 22:00:42    395s] eee: pegSigSF::1.070000
[03/23 22:00:42    395s] Initializing multi-corner resistance tables ...
[03/23 22:00:42    395s] eee: l::1 avDens::0.119798 usedTrk::1067.400002 availTrk::8910.000000 sigTrk::1067.400002
[03/23 22:00:42    395s] eee: l::2 avDens::0.203827 usedTrk::1981.195268 availTrk::9720.000000 sigTrk::1981.195268
[03/23 22:00:42    395s] eee: l::3 avDens::0.093779 usedTrk::911.533330 availTrk::9720.000000 sigTrk::911.533330
[03/23 22:00:42    395s] eee: l::4 avDens::0.049000 usedTrk::476.280556 availTrk::9720.000000 sigTrk::476.280556
[03/23 22:00:42    395s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:00:42    395s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:00:42    395s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:00:42    395s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:00:42    395s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.094449 aWlH=0.000000 lMod=0 pMax=0.832600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:00:42    396s] ### Net info: total nets: 2692
[03/23 22:00:42    396s] ### Net info: dirty nets: 0
[03/23 22:00:42    396s] ### Net info: marked as disconnected nets: 0
[03/23 22:00:42    396s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:00:42    396s] #num needed restored net=0
[03/23 22:00:42    396s] #need_extraction net=0 (total=2692)
[03/23 22:00:42    396s] ### Net info: fully routed nets: 2689
[03/23 22:00:42    396s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 22:00:42    396s] ### Net info: unrouted nets: 0
[03/23 22:00:42    396s] ### Net info: re-extraction nets: 0
[03/23 22:00:42    396s] ### Net info: ignored nets: 0
[03/23 22:00:42    396s] ### Net info: skip routing nets: 0
[03/23 22:00:42    396s] #Start reading timing information from file .timing_file_219604.tif.gz ...
[03/23 22:00:43    396s] #Read in timing information for 68 ports, 2622 instances from timing file .timing_file_219604.tif.gz.
[03/23 22:00:43    396s] ### import design signature (186): route=1144777252 fixed_route=2034335648 flt_obj=0 vio=81313992 swire=1905142130 shield_wire=1 net_attr=1719321753 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850644300 pin_access=2131412023 inst_pattern=1
[03/23 22:00:43    396s] ### Time Record (DB Import) is uninstalled.
[03/23 22:00:43    396s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:00:43    396s] #RTESIG:78da95934d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ad76b481ba7041207
[03/23 22:00:43    396s] #       1207b6fdfab9650c3adab8f5d17afc4a7a25cfe6dbd51a186188c962c048e508d99a28e2
[03/23 22:00:43    396s] #       2417c849bd10e62ef4f1ca1e67f3b7f70dc62960189d0e0455d315f619c641f730686b6b
[03/23 22:00:43    396s] #       7378fae51284aa68060dc1aeeb9a8b0c297ece945fa668eb3d94ba2ac6c6fec3792cc0f6
[03/23 22:00:43    396s] #       e39422970930d319cd20186cef0217311121b053660f17c7be8cc215c55a5dd6633bad25
[03/23 22:00:43    396s] #       8502452921260904b5b1faa0fb8ba41229b07e9fb75da99b70579b6961a594d769443af7
[03/23 22:00:43    396s] #       6eda693c4eef2efc2ef554c440140aff127117f7f6c6c50d060849c096d9669565cbcd7a
[03/23 22:00:43    396s] #       da51140a81a687e4187edbe051a2776f514aa736d8c294455f3a3d6dc6f61a29fe56fc2a
[03/23 22:00:43    396s] #       45914c7d390929721d149fd3e513f2043c1b4be8fe9d379d6bd1cf083fa35cd947c85337
[03/23 22:00:43    396s] #       91fbe4a1ad5b77975775a373f7944789bbaac2c3f7d5d70f3fd73b8f80
[03/23 22:00:43    396s] #
[03/23 22:00:43    396s] #Using multithreading with 6 threads.
[03/23 22:00:43    396s] ### Time Record (Data Preparation) is installed.
[03/23 22:00:43    396s] #Start routing data preparation on Thu Mar 23 22:00:43 2023
[03/23 22:00:43    396s] #
[03/23 22:00:43    396s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:00:43    396s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:00:43    396s] #Voltage range [0.000 - 1.200] has 2690 nets.
[03/23 22:00:43    396s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:00:43    396s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:00:43    396s] #Build and mark too close pins for the same net.
[03/23 22:00:43    396s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:00:43    396s] #Initial pin access analysis.
[03/23 22:00:43    396s] #Detail pin access analysis.
[03/23 22:00:43    396s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:00:43    396s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:00:43    396s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:43    396s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:43    396s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:43    396s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:43    396s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:43    396s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:00:43    396s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:00:43    396s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3067.85 (MB), peak = 3391.98 (MB)
[03/23 22:00:43    396s] #Regenerating Ggrids automatically.
[03/23 22:00:43    396s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:00:43    396s] #Using automatically generated G-grids.
[03/23 22:00:43    396s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:00:43    396s] #Done routing data preparation.
[03/23 22:00:43    396s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3070.32 (MB), peak = 3391.98 (MB)
[03/23 22:00:43    396s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:00:43    396s] ### Time Record (Detail Routing) is installed.
[03/23 22:00:43    396s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:00:43    396s] #
[03/23 22:00:43    396s] #Start Detail Routing..
[03/23 22:00:43    396s] #start initial detail routing ...
[03/23 22:00:43    396s] ### Design has 0 dirty nets, has valid drcs
[03/23 22:00:43    396s] ### Routing stats:
[03/23 22:00:43    396s] #   number of violations = 0
[03/23 22:00:43    396s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3070.60 (MB), peak = 3391.98 (MB)
[03/23 22:00:43    396s] #Complete Detail Routing.
[03/23 22:00:43    396s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:00:43    396s] #Total wire length = 87080 um.
[03/23 22:00:43    396s] #Total half perimeter of net bounding box = 73305 um.
[03/23 22:00:43    396s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:00:43    396s] #Total wire length on LAYER M2 = 49543 um.
[03/23 22:00:43    396s] #Total wire length on LAYER M3 = 26879 um.
[03/23 22:00:43    396s] #Total wire length on LAYER M4 = 10658 um.
[03/23 22:00:43    396s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:00:43    396s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:00:43    396s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:00:43    396s] #Total wire length on LAYER LM = 0 um.
[03/23 22:00:43    396s] #Total number of vias = 22522
[03/23 22:00:43    396s] #Total number of multi-cut vias = 8063 ( 35.8%)
[03/23 22:00:43    396s] #Total number of single cut vias = 14459 ( 64.2%)
[03/23 22:00:43    396s] #Up-Via Summary (total 22522):
[03/23 22:00:43    396s] #                   single-cut          multi-cut      Total
[03/23 22:00:43    396s] #-----------------------------------------------------------
[03/23 22:00:43    396s] # M1              7598 ( 80.2%)      1873 ( 19.8%)       9471
[03/23 22:00:43    396s] # M2              5097 ( 54.3%)      4286 ( 45.7%)       9383
[03/23 22:00:43    396s] # M3              1764 ( 48.1%)      1904 ( 51.9%)       3668
[03/23 22:00:43    396s] #-----------------------------------------------------------
[03/23 22:00:43    396s] #                14459 ( 64.2%)      8063 ( 35.8%)      22522 
[03/23 22:00:43    396s] #
[03/23 22:00:43    396s] #Total number of DRC violations = 0
[03/23 22:00:43    396s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:00:43    396s] #Cpu time = 00:00:00
[03/23 22:00:43    396s] #Elapsed time = 00:00:00
[03/23 22:00:43    396s] #Increased memory = 6.83 (MB)
[03/23 22:00:43    396s] #Total memory = 3070.60 (MB)
[03/23 22:00:43    396s] #Peak memory = 3391.98 (MB)
[03/23 22:00:43    396s] ### detail_route design signature (191): route=1785768086 flt_obj=0 vio=1905142130 shield_wire=1
[03/23 22:00:43    396s] ### Time Record (DB Export) is installed.
[03/23 22:00:43    396s] ### export design design signature (192): route=1785768086 fixed_route=2034335648 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1 net_attr=1287009454 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850644300 pin_access=2131412023 inst_pattern=1
[03/23 22:00:43    396s] #	no debugging net set
[03/23 22:00:43    396s] ### Time Record (DB Export) is uninstalled.
[03/23 22:00:43    396s] ### Time Record (Post Callback) is installed.
[03/23 22:00:43    396s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:00:43    396s] #
[03/23 22:00:43    396s] #detailRoute statistics:
[03/23 22:00:43    396s] #Cpu time = 00:00:01
[03/23 22:00:43    396s] #Elapsed time = 00:00:00
[03/23 22:00:43    396s] #Increased memory = 6.00 (MB)
[03/23 22:00:43    396s] #Total memory = 3068.72 (MB)
[03/23 22:00:43    396s] #Peak memory = 3391.98 (MB)
[03/23 22:00:43    396s] #Number of warnings = 0
[03/23 22:00:43    396s] #Total number of warnings = 41
[03/23 22:00:43    396s] #Number of fails = 0
[03/23 22:00:43    396s] #Total number of fails = 0
[03/23 22:00:43    396s] #Complete detailRoute on Thu Mar 23 22:00:43 2023
[03/23 22:00:43    396s] #
[03/23 22:00:43    396s] ### import design signature (193): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2131412023 inst_pattern=1
[03/23 22:00:43    396s] ### Time Record (detailRoute) is uninstalled.
[03/23 22:00:43    396s] ### 
[03/23 22:00:43    396s] ###   Scalability Statistics
[03/23 22:00:43    396s] ### 
[03/23 22:00:43    396s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:00:43    396s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[03/23 22:00:43    396s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:00:43    396s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:43    396s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:43    396s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:43    396s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:43    396s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:43    396s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:43    396s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:43    396s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/23 22:00:43    396s] ###   Entire Command                |        00:00:01|        00:00:00|             1.4|
[03/23 22:00:43    396s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:00:43    396s] ### 
[03/23 22:00:43    396s] #% End detailRoute (date=03/23 22:00:43, total cpu=0:00:00.7, real=0:00:01.0, peak res=3062.7M, current mem=3060.5M)
[03/23 22:00:43    396s] <CMD> saveDesign db/PE_top_final_prefill.enc
[03/23 22:00:43    396s] #% Begin save design ... (date=03/23 22:00:43, mem=3060.5M)
[03/23 22:00:43    396s] % Begin Save ccopt configuration ... (date=03/23 22:00:43, mem=3060.5M)
[03/23 22:00:43    396s] % End Save ccopt configuration ... (date=03/23 22:00:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=3060.5M, current mem=3060.5M)
[03/23 22:00:43    396s] % Begin Save netlist data ... (date=03/23 22:00:43, mem=3060.5M)
[03/23 22:00:43    396s] Writing Binary DB to db/PE_top_final_prefill.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:00:43    396s] % End Save netlist data ... (date=03/23 22:00:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=3061.1M, current mem=3061.1M)
[03/23 22:00:43    396s] Saving symbol-table file in separate thread ...
[03/23 22:00:43    396s] Saving congestion map file in separate thread ...
[03/23 22:00:43    396s] Saving congestion map file db/PE_top_final_prefill.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:00:43    396s] % Begin Save AAE data ... (date=03/23 22:00:43, mem=3061.1M)
[03/23 22:00:43    396s] Saving AAE Data ...
[03/23 22:00:43    396s] % End Save AAE data ... (date=03/23 22:00:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3061.1M, current mem=3061.1M)
[03/23 22:00:44    397s] Saving preference file db/PE_top_final_prefill.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:00:44    397s] Saving mode setting ...
[03/23 22:00:44    397s] Saving global file ...
[03/23 22:00:44    397s] Saving Drc markers ...
[03/23 22:00:44    397s] ... No Drc file written since there is no markers found.
[03/23 22:00:44    397s] % Begin Save routing data ... (date=03/23 22:00:44, mem=3061.2M)
[03/23 22:00:44    397s] Saving route file ...
[03/23 22:00:44    397s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4303.8M) ***
[03/23 22:00:44    397s] % End Save routing data ... (date=03/23 22:00:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3061.2M, current mem=3061.2M)
[03/23 22:00:44    397s] Saving special route data file in separate thread ...
[03/23 22:00:44    397s] Saving PG file in separate thread ...
[03/23 22:00:44    397s] Saving placement file in separate thread ...
[03/23 22:00:44    397s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:00:44    397s] Saving PG file db/PE_top_final_prefill.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:00:44 2023)
[03/23 22:00:44    397s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:00:44    397s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:44    397s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=4341.8M) ***
[03/23 22:00:45    397s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=4341.8M) ***
[03/23 22:00:45    397s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:00:45    397s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:45    397s] Saving property file db/PE_top_final_prefill.enc.dat.tmp/PE_top.prop
[03/23 22:00:45    397s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4325.8M) ***
[03/23 22:00:45    397s] #Saving pin access data to file db/PE_top_final_prefill.enc.dat.tmp/PE_top.apa ...
[03/23 22:00:45    397s] #
[03/23 22:00:45    397s] Saving preRoute extracted patterns in file 'db/PE_top_final_prefill.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:00:45    397s] Saving preRoute extraction data in directory 'db/PE_top_final_prefill.enc.dat.tmp/extraction/' ...
[03/23 22:00:45    397s] Checksum of RCGrid density data::96
[03/23 22:00:45    397s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:45    397s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:45    397s] % Begin Save power constraints data ... (date=03/23 22:00:45, mem=3061.2M)
[03/23 22:00:45    397s] % End Save power constraints data ... (date=03/23 22:00:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=3061.2M, current mem=3061.2M)
[03/23 22:00:46    397s] Generated self-contained design PE_top_final_prefill.enc.dat.tmp
[03/23 22:00:46    397s] #% End save design ... (date=03/23 22:00:46, total cpu=0:00:00.9, real=0:00:03.0, peak res=3061.2M, current mem=3061.2M)
[03/23 22:00:46    397s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:00:46    397s] 
[03/23 22:00:46    397s] <CMD> report_timing     
[03/23 22:00:46    397s] <CMD> setMetalFill -layer {1 2 3 4} -minDensity 20 -preferredDensity 25 -maxDensity 80 -maxLength 4 -maxWidth 1 -windowSize 500 500 -windowStep 500 500
[03/23 22:00:46    397s] <CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 0 0 300.0 400.0
[03/23 22:00:46    397s]    _____________________________________________________________
[03/23 22:00:46    397s]   /  Design State
[03/23 22:00:46    397s]  +--------------------------------------------------------------
[03/23 22:00:46    397s]  | signal nets: 
[03/23 22:00:46    397s]  |    routed nets:     2664 (100.0% routed)
[03/23 22:00:46    397s]  |     total nets:     2664
[03/23 22:00:46    397s]  | clock nets: 
[03/23 22:00:46    397s]  |    routed nets:       25 (100.0% routed)
[03/23 22:00:46    397s]  |     total nets:       25
[03/23 22:00:46    397s]  +--------------------------------------------------------------
[03/23 22:00:46    397s] #################################################################################
[03/23 22:00:46    397s] # Design Stage: PostRoute
[03/23 22:00:46    397s] # Design Name: PE_top
[03/23 22:00:46    397s] # Design Mode: 130nm
[03/23 22:00:46    397s] # Analysis Mode: MMMC OCV 
[03/23 22:00:46    397s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:00:46    397s] # Signoff Settings: SI On 
[03/23 22:00:46    397s] #################################################################################
[03/23 22:00:46    397s]    _____________________________________________________________
[03/23 22:00:46    397s]   /  Design State
[03/23 22:00:46    397s]  +--------------------------------------------------------------
[03/23 22:00:46    397s]  | signal nets: 
[03/23 22:00:46    397s]  |    routed nets:     2664 (100.0% routed)
[03/23 22:00:46    397s]  |     total nets:     2664
[03/23 22:00:46    397s]  | clock nets: 
[03/23 22:00:46    397s]  |    routed nets:       25 (100.0% routed)
[03/23 22:00:46    397s]  |     total nets:       25
[03/23 22:00:46    397s]  +--------------------------------------------------------------
[03/23 22:00:46    397s] #################################################################################
[03/23 22:00:46    397s] # Design Stage: PostRoute
[03/23 22:00:46    397s] # Design Name: PE_top
[03/23 22:00:46    397s] # Design Mode: 130nm
[03/23 22:00:46    397s] # Analysis Mode: MMMC OCV 
[03/23 22:00:46    397s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:00:46    397s] # Signoff Settings: SI On 
[03/23 22:00:46    397s] #################################################################################
[03/23 22:00:46    397s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:00:46    397s] ### Net info: total nets: 2692
[03/23 22:00:46    397s] ### Net info: dirty nets: 0
[03/23 22:00:46    397s] ### Net info: marked as disconnected nets: 0
[03/23 22:00:46    397s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:00:46    397s] #num needed restored net=0
[03/23 22:00:46    397s] #need_extraction net=0 (total=2692)
[03/23 22:00:46    397s] ### Net info: fully routed nets: 2689
[03/23 22:00:46    397s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 22:00:46    397s] ### Net info: unrouted nets: 0
[03/23 22:00:46    397s] ### Net info: re-extraction nets: 0
[03/23 22:00:46    397s] ### Net info: ignored nets: 0
[03/23 22:00:46    397s] ### Net info: skip routing nets: 0
[03/23 22:00:46    397s] ### import design signature (194): route=2133757165 fixed_route=2133757165 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1 net_attr=1806754774 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850644300 pin_access=2131412023 inst_pattern=1
[03/23 22:00:46    397s] #Extract in post route mode
[03/23 22:00:46    397s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:00:46    397s] #Fast data preparation for tQuantus.
[03/23 22:00:46    397s] #Start routing data preparation on Thu Mar 23 22:00:46 2023
[03/23 22:00:46    397s] #
[03/23 22:00:46    397s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:00:46    397s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:46    397s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:46    397s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:46    397s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:46    397s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:00:46    397s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:00:46    397s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:00:46    397s] #Regenerating Ggrids automatically.
[03/23 22:00:46    397s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:00:46    397s] #Using automatically generated G-grids.
[03/23 22:00:46    397s] #Done routing data preparation.
[03/23 22:00:46    397s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3032.12 (MB), peak = 3391.98 (MB)
[03/23 22:00:46    397s] #Start routing data preparation on Thu Mar 23 22:00:46 2023
[03/23 22:00:46    397s] #
[03/23 22:00:46    397s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:00:46    397s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:00:46    397s] #Voltage range [0.000 - 1.200] has 2690 nets.
[03/23 22:00:46    397s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:00:46    397s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:00:46    397s] #Build and mark too close pins for the same net.
[03/23 22:00:46    398s] #Regenerating Ggrids automatically.
[03/23 22:00:46    398s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:00:46    398s] #Using automatically generated G-grids.
[03/23 22:00:46    398s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:00:46    398s] #Done routing data preparation.
[03/23 22:00:46    398s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3037.75 (MB), peak = 3391.98 (MB)
[03/23 22:00:46    398s] #
[03/23 22:00:46    398s] #Start tQuantus RC extraction...
[03/23 22:00:46    398s] #Start building rc corner(s)...
[03/23 22:00:46    398s] #Number of RC Corner = 1
[03/23 22:00:46    398s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:00:46    398s] #M1 -> M1 (1)
[03/23 22:00:46    398s] #M2 -> M2 (2)
[03/23 22:00:46    398s] #M3 -> M3 (3)
[03/23 22:00:46    398s] #M4 -> M4 (4)
[03/23 22:00:46    398s] #M5 -> M5 (5)
[03/23 22:00:46    398s] #M6 -> M6 (6)
[03/23 22:00:46    398s] #MQ -> MQ (7)
[03/23 22:00:46    398s] #LM -> LM (8)
[03/23 22:00:46    398s] #SADV-On
[03/23 22:00:46    398s] # Corner(s) : 
[03/23 22:00:46    398s] #rc-typ [25.00]
[03/23 22:00:47    398s] # Corner id: 0
[03/23 22:00:47    398s] # Layout Scale: 1.000000
[03/23 22:00:47    398s] # Has Metal Fill model: yes
[03/23 22:00:47    398s] # Temperature was set
[03/23 22:00:47    398s] # Temperature : 25.000000
[03/23 22:00:47    398s] # Ref. Temp   : 25.000000
[03/23 22:00:47    398s] #SADV-Off
[03/23 22:00:47    398s] #total pattern=120 [8, 324]
[03/23 22:00:47    398s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:00:47    398s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:00:47    398s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:00:47    398s] #number model r/c [1,1] [8,324] read
[03/23 22:00:47    398s] #0 rcmodel(s) requires rebuild
[03/23 22:00:47    398s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3047.00 (MB), peak = 3391.98 (MB)
[03/23 22:00:47    398s] #Start building rc corner(s)...
[03/23 22:00:47    398s] #Number of RC Corner = 1
[03/23 22:00:47    398s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:00:47    398s] #M1 -> M1 (1)
[03/23 22:00:47    398s] #M2 -> M2 (2)
[03/23 22:00:47    398s] #M3 -> M3 (3)
[03/23 22:00:47    398s] #M4 -> M4 (4)
[03/23 22:00:47    398s] #M5 -> M5 (5)
[03/23 22:00:47    398s] #M6 -> M6 (6)
[03/23 22:00:47    398s] #MQ -> MQ (7)
[03/23 22:00:47    398s] #LM -> LM (8)
[03/23 22:00:47    398s] #SADV-On
[03/23 22:00:47    398s] # Corner(s) : 
[03/23 22:00:47    398s] #rc-typ [25.00]
[03/23 22:00:47    398s] # Corner id: 0
[03/23 22:00:47    398s] # Layout Scale: 1.000000
[03/23 22:00:47    398s] # Has Metal Fill model: yes
[03/23 22:00:47    398s] # Temperature was set
[03/23 22:00:47    398s] # Temperature : 25.000000
[03/23 22:00:47    398s] # Ref. Temp   : 25.000000
[03/23 22:00:47    398s] #SADV-Off
[03/23 22:00:47    398s] #total pattern=120 [8, 324]
[03/23 22:00:47    398s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:00:47    398s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:00:47    398s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:00:47    398s] #number model r/c [1,1] [8,324] read
[03/23 22:00:47    398s] #0 rcmodel(s) requires rebuild
[03/23 22:00:47    398s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3048.42 (MB), peak = 3391.98 (MB)
[03/23 22:00:47    398s] #Finish check_net_pin_list step Enter extract
[03/23 22:00:47    398s] #Start init net ripin tree building
[03/23 22:00:47    398s] #Finish init net ripin tree building
[03/23 22:00:47    398s] #Cpu time = 00:00:00
[03/23 22:00:47    398s] #Elapsed time = 00:00:00
[03/23 22:00:47    398s] #Increased memory = 0.00 (MB)
[03/23 22:00:47    398s] #Total memory = 3048.42 (MB)
[03/23 22:00:47    398s] #Peak memory = 3391.98 (MB)
[03/23 22:00:47    398s] #Using multithreading with 6 threads.
[03/23 22:00:47    398s] #begin processing metal fill model file
[03/23 22:00:47    398s] #end processing metal fill model file
[03/23 22:00:47    398s] #Length limit = 200 pitches
[03/23 22:00:47    398s] #opt mode = 2
[03/23 22:00:47    398s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:00:47    398s] #Start generate extraction boxes.
[03/23 22:00:47    398s] #
[03/23 22:00:47    398s] #Extract using 30 x 30 Hboxes
[03/23 22:00:47    398s] #3x4 initial hboxes
[03/23 22:00:47    398s] #Use area based hbox pruning.
[03/23 22:00:47    398s] #0/0 hboxes pruned.
[03/23 22:00:47    398s] #Complete generating extraction boxes.
[03/23 22:00:47    398s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.13GHz 12288KB Cache 12CPU...
[03/23 22:00:47    398s] #Process 0 special clock nets for rc extraction
[03/23 22:00:47    399s] #Total 2689 nets were built. 73 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:00:48    400s] #Run Statistics for Extraction:
[03/23 22:00:48    400s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/23 22:00:48    400s] #   Increased memory =    86.43 (MB), total memory =  3135.57 (MB), peak memory =  3391.98 (MB)
[03/23 22:00:48    400s] #Register nets and terms for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d
[03/23 22:00:48    400s] #Finish registering nets and terms for rcdb.
[03/23 22:00:48    400s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3093.44 (MB), peak = 3391.98 (MB)
[03/23 22:00:48    400s] #RC Statistics: 14264 Res, 7436 Ground Cap, 3119 XCap (Edge to Edge)
[03/23 22:00:48    400s] #RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1833.92 (6342), Avg L-Edge Length: 10546.44 (4541)
[03/23 22:00:48    400s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d.
[03/23 22:00:48    400s] #Start writing RC data.
[03/23 22:00:48    400s] #Finish writing RC data
[03/23 22:00:48    400s] #Finish writing rcdb with 16954 nodes, 14265 edges, and 6694 xcaps
[03/23 22:00:48    400s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3086.34 (MB), peak = 3391.98 (MB)
[03/23 22:00:48    400s] Restoring parasitic data from file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d' ...
[03/23 22:00:48    400s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d' for reading (mem: 4355.539M)
[03/23 22:00:48    400s] Reading RCDB with compressed RC data.
[03/23 22:00:48    400s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d' for content verification (mem: 4355.539M)
[03/23 22:00:48    400s] Reading RCDB with compressed RC data.
[03/23 22:00:48    400s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d': 0 access done (mem: 4355.539M)
[03/23 22:00:48    400s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d': 0 access done (mem: 4355.539M)
[03/23 22:00:48    400s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4355.539M)
[03/23 22:00:48    400s] Following multi-corner parasitics specified:
[03/23 22:00:48    400s] 	/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d (rcdb)
[03/23 22:00:48    400s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d' for reading (mem: 4355.539M)
[03/23 22:00:48    400s] Reading RCDB with compressed RC data.
[03/23 22:00:48    400s] 		Cell PE_top has rcdb /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d specified
[03/23 22:00:48    400s] Cell PE_top, hinst 
[03/23 22:00:48    400s] processing rcdb (/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:00:48    400s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/nr219604_VG5PdE.rcdb.d': 0 access done (mem: 4371.539M)
[03/23 22:00:48    400s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4355.539M)
[03/23 22:00:48    400s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_tvDMKE.rcdb.d/PE_top.rcdb.d' for reading (mem: 4355.539M)
[03/23 22:00:48    400s] Reading RCDB with compressed RC data.
[03/23 22:00:49    400s] Closing parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_tvDMKE.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4355.539M)
[03/23 22:00:49    400s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=4355.539M)
[03/23 22:00:49    400s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4355.539M)
[03/23 22:00:49    400s] #
[03/23 22:00:49    400s] #Restore RCDB.
[03/23 22:00:49    400s] #
[03/23 22:00:49    400s] #Complete tQuantus RC extraction.
[03/23 22:00:49    400s] #Cpu time = 00:00:03
[03/23 22:00:49    400s] #Elapsed time = 00:00:03
[03/23 22:00:49    400s] #Increased memory = 48.59 (MB)
[03/23 22:00:49    400s] #Total memory = 3086.34 (MB)
[03/23 22:00:49    400s] #Peak memory = 3391.98 (MB)
[03/23 22:00:49    400s] #
[03/23 22:00:49    400s] #73 inserted nodes are removed
[03/23 22:00:49    400s] ### export design design signature (196): route=873424218 fixed_route=873424218 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1 net_attr=238397998 dirty_area=0 del_dirty_area=0 cell=695128971 placement=1850644300 pin_access=2131412023 inst_pattern=1
[03/23 22:00:49    400s] #	no debugging net set
[03/23 22:00:49    401s] ### import design signature (197): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2131412023 inst_pattern=1
[03/23 22:00:49    401s] #Start Inst Signature in MT(0)
[03/23 22:00:49    401s] #Start Net Signature in MT(3825183)
[03/23 22:00:49    401s] #Calculate SNet Signature in MT (46901309)
[03/23 22:00:49    401s] #Run time and memory report for RC extraction:
[03/23 22:00:49    401s] #RC extraction running on  Xeon 4.01GHz 12288KB Cache 12CPU.
[03/23 22:00:49    401s] #Run Statistics for snet signature:
[03/23 22:00:49    401s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.16/6, scale score = 0.19.
[03/23 22:00:49    401s] #    Increased memory =     0.02 (MB), total memory =  2857.64 (MB), peak memory =  3391.98 (MB)
[03/23 22:00:49    401s] #Run Statistics for Net Final Signature:
[03/23 22:00:49    401s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:00:49    401s] #   Increased memory =     0.00 (MB), total memory =  2857.62 (MB), peak memory =  3391.98 (MB)
[03/23 22:00:49    401s] #Run Statistics for Net launch:
[03/23 22:00:49    401s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.61/6, scale score = 0.77.
[03/23 22:00:49    401s] #    Increased memory =     0.02 (MB), total memory =  2857.62 (MB), peak memory =  3391.98 (MB)
[03/23 22:00:49    401s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:00:49    401s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:00:49    401s] #   Increased memory =     0.00 (MB), total memory =  2857.60 (MB), peak memory =  3391.98 (MB)
[03/23 22:00:49    401s] #Run Statistics for net signature:
[03/23 22:00:49    401s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.70/6, scale score = 0.45.
[03/23 22:00:49    401s] #    Increased memory =     0.02 (MB), total memory =  2857.62 (MB), peak memory =  3391.98 (MB)
[03/23 22:00:49    401s] #Run Statistics for inst signature:
[03/23 22:00:49    401s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.43/6, scale score = 0.41.
[03/23 22:00:49    401s] #    Increased memory =    -0.75 (MB), total memory =  2857.60 (MB), peak memory =  3391.98 (MB)
[03/23 22:00:49    401s] Starting delay calculation for Setup views
[03/23 22:00:49    401s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:00:49    401s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:00:49    401s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:00:50    401s] #################################################################################
[03/23 22:00:50    401s] # Design Stage: PostRoute
[03/23 22:00:50    401s] # Design Name: PE_top
[03/23 22:00:50    401s] # Design Mode: 130nm
[03/23 22:00:50    401s] # Analysis Mode: MMMC OCV 
[03/23 22:00:50    401s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:00:50    401s] # Signoff Settings: SI On 
[03/23 22:00:50    401s] #################################################################################
[03/23 22:00:50    401s] Topological Sorting (REAL = 0:00:00.0, MEM = 4186.9M, InitMEM = 4186.9M)
[03/23 22:00:50    401s] Setting infinite Tws ...
[03/23 22:00:50    401s] First Iteration Infinite Tw... 
[03/23 22:00:50    401s] Calculate early delays in OCV mode...
[03/23 22:00:50    401s] Calculate late delays in OCV mode...
[03/23 22:00:50    401s] Start delay calculation (fullDC) (6 T). (MEM=4186.9)
[03/23 22:00:50    401s] End AAE Lib Interpolated Model. (MEM=4198.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:50    401s] Opening parasitic data file '/tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/PE_top_219604_tvDMKE.rcdb.d/PE_top.rcdb.d' for reading (mem: 4198.508M)
[03/23 22:00:50    401s] Reading RCDB with compressed RC data.
[03/23 22:00:50    401s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4200.5M)
[03/23 22:00:50    402s] Total number of fetched objects 2689
[03/23 22:00:50    402s] AAE_INFO-618: Total number of nets in the design is 2692,  100.0 percent of the nets selected for SI analysis
[03/23 22:00:50    402s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:50    402s] End delay calculation. (MEM=4452.12 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 22:00:50    402s] End delay calculation (fullDC). (MEM=4452.12 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 22:00:50    402s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 4452.1M) ***
[03/23 22:00:50    402s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4444.1M)
[03/23 22:00:50    402s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:00:50    402s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4444.1M)
[03/23 22:00:50    402s] Starting SI iteration 2
[03/23 22:00:50    402s] Calculate early delays in OCV mode...
[03/23 22:00:50    402s] Calculate late delays in OCV mode...
[03/23 22:00:50    402s] Start delay calculation (fullDC) (6 T). (MEM=4295.28)
[03/23 22:00:50    402s] End AAE Lib Interpolated Model. (MEM=4295.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:00:50    403s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 22:00:50    403s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2689. 
[03/23 22:00:50    403s] Total number of fetched objects 2689
[03/23 22:00:50    403s] AAE_INFO-618: Total number of nets in the design is 2692,  4.6 percent of the nets selected for SI analysis
[03/23 22:00:50    403s] End delay calculation. (MEM=4560.41 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:00:50    403s] End delay calculation (fullDC). (MEM=4560.41 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:00:50    403s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4560.4M) ***
[03/23 22:00:50    403s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:06:43 mem=4566.4M)
[03/23 22:00:50    403s] Critical nets number = 0.
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option '0'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option '2'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option '0'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option '2'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option '0'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option '2'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option '0'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[03/23 22:00:50    403s] **WARN: (from .metalfill_219604.conf) Unknown option '2'!
[03/23 22:00:50    403s] Layer [M0] : Size_X changed to (300.000) due to window size.
[03/23 22:00:50    403s] Layer [M0] : Size_y changed to (400.000) due to window size.
[03/23 22:00:50    403s] Layer [M1] : Size_X changed to (300.000) due to window size.
[03/23 22:00:50    403s] Layer [M1] : Size_y changed to (400.000) due to window size.
[03/23 22:00:50    403s] Layer [M2] : Size_X changed to (300.000) due to window size.
[03/23 22:00:50    403s] Layer [M2] : Size_y changed to (400.000) due to window size.
[03/23 22:00:50    403s] Layer [M3] : Size_X changed to (300.000) due to window size.
[03/23 22:00:50    403s] Layer [M3] : Size_y changed to (400.000) due to window size.
[03/23 22:00:50    403s] ************************
[03/23 22:00:50    403s] Timing Aware sta
[03/23 22:00:50    403s] P/G Nets: 2
[03/23 22:00:50    403s] Non-Critical Signal Nets: 2665
[03/23 22:00:50    403s] Critical Signal Nets: 0
[03/23 22:00:50    403s] Clock Nets:25
[03/23 22:00:50    403s] ************************
[03/23 22:00:51    403s] Multi-CPU acceleration using 6 CPU(s).
[03/23 22:00:51    403s] Density calculation ...... Slot :   0 of   1 Thread : 0
[03/23 22:00:51    403s] End of Density Calculation : cpu time : 0:00:00.3, real time : 0:00:01.0, peak mem : 4582.41 megs
[03/23 22:00:51    403s] Multi-CPU acceleration using 6 CPU(s).
[03/23 22:00:51    403s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[03/23 22:00:51    403s] Multi-CPU acceleration using 6 CPU(s).
[03/23 22:00:51    404s] Multi-CPU acceleration using 6 CPU(s).
[03/23 22:00:52    404s] Multi-CPU acceleration using 6 CPU(s).
[03/23 22:00:52    404s] End metal filling: cpu:  0:00:01.1,  real:  0:00:02.0,  peak mem:  4574.41  megs.
[03/23 22:00:52    404s] <CMD> clearDrc
[03/23 22:00:52    404s]  *** Starting Verify Geometry (MEM: 4574.4) ***
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Initializing
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 22:00:52    404s]                   ...... bin size: 2560
[03/23 22:00:52    404s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/23 22:00:52    404s] Multi-CPU acceleration using 6 CPU(s).
[03/23 22:00:52    404s] <CMD> saveDrc /tmp/innovus_temp_219604_eecs2420p06.engin.umich.edu_guohch_snFOu7/vergQTmpSDNv5D/qthread_src.drc
[03/23 22:00:52    404s] Saving Drc markers ...
[03/23 22:00:52    404s] ... No Drc file written since there is no markers found.
[03/23 22:00:52    404s] <CMD> clearDrc
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Wiring         :  4 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/23 22:00:52    404s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:00:52    404s] VG: elapsed time: 0.00
[03/23 22:00:52    404s] Begin Summary ...
[03/23 22:00:52    404s]   Cells       : 0
[03/23 22:00:52    404s]   SameNet     : 0
[03/23 22:00:52    404s]   Wiring      : 1
[03/23 22:00:52    404s]   Antenna     : 0
[03/23 22:00:52    404s]   Short       : 10
[03/23 22:00:52    404s]   Overlap     : 0
[03/23 22:00:52    404s] End Summary
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s]   Verification Complete : 11 Viols.  0 Wrngs.
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s] **********End: VERIFY GEOMETRY**********
[03/23 22:00:52    404s]  *** verify geometry (CPU: 0:00:00.2  MEM: 256.1M)
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/23 22:00:52    404s] VERIFY_CONNECTIVITY use new engine.
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s] ******** Start: VERIFY CONNECTIVITY ********
[03/23 22:00:52    404s] Start Time: Thu Mar 23 22:00:52 2023
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s] Design Name: PE_top
[03/23 22:00:52    404s] Database Units: 1000
[03/23 22:00:52    404s] Design Boundary: (0.0000, 0.0000) (300.0000, 400.0000)
[03/23 22:00:52    404s] Error Limit = 1000000; Warning Limit = 500000
[03/23 22:00:52    404s] Check specified nets
[03/23 22:00:52    404s] Use 6 pthreads
[03/23 22:00:52    404s] Net pe_out_pk_PE_state__2_: Found a geometry with bounding box (-0.08,0.00) (0.08,0.76) outside the design boundary.
[03/23 22:00:52    404s] Violations for such geometries will be reported.
[03/23 22:00:52    404s] Net pe_in_pk_A__3__7_: Found a geometry with bounding box (0.00,399.89) (0.60,400.09) outside the design boundary.
[03/23 22:00:52    404s] Violations for such geometries will be reported.
[03/23 22:00:52    404s] Net clk: Found a geometry with bounding box (0.00,-0.08) (0.76,0.08) outside the design boundary.
[03/23 22:00:52    404s] Violations for such geometries will be reported.
[03/23 22:00:52    404s] Net pe_in_pk_wrb_data__7_: Found a geometry with bounding box (299.91,399.24) (300.07,400.00) outside the design boundary.
[03/23 22:00:52    404s] Violations for such geometries will be reported.
[03/23 22:00:52    404s] Net pe_in_pk_PE_state__0_: Found a geometry with bounding box (-0.08,399.24) (0.08,400.00) outside the design boundary.
[03/23 22:00:52    404s] Violations for such geometries will be reported.
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s] Begin Summary 
[03/23 22:00:52    404s]   Found no problems or warnings.
[03/23 22:00:52    404s] End Summary
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s] End Time: Thu Mar 23 22:00:52 2023
[03/23 22:00:52    404s] Time Elapsed: 0:00:00.0
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s] ******** End: VERIFY CONNECTIVITY ********
[03/23 22:00:52    404s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 22:00:52    404s]   (CPU Time: 0:00:00.1  MEM: 24.000M)
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s] <CMD> verifyProcessAntenna -error 1000000
[03/23 22:00:52    404s] 
[03/23 22:00:52    404s] ******* START VERIFY ANTENNA ********
[03/23 22:00:52    404s] Report File: PE_top.antenna.rpt
[03/23 22:00:52    404s] LEF Macro File: PE_top.antenna.lef
[03/23 22:00:53    404s] Verification Complete: 0 Violations
[03/23 22:00:53    404s] ******* DONE VERIFY ANTENNA ********
[03/23 22:00:53    404s] (CPU Time: 0:00:00.2  MEM: 0.000M)
[03/23 22:00:53    404s] 
[03/23 22:00:53    404s] <CMD> trimMetalFill -deleteViols
[03/23 22:00:53    404s]  *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 4854.484M)
[03/23 22:00:53    404s] trimMetalFill...............SubArea: 1 of 100
[03/23 22:00:53    404s] trimMetalFill...............SubArea: 11 of 100
[03/23 22:00:53    405s] trimMetalFill...............SubArea: 21 of 100
[03/23 22:00:53    405s] trimMetalFill...............SubArea: 31 of 100
[03/23 22:00:53    405s] trimMetalFill...............SubArea: 41 of 100
[03/23 22:00:53    405s] trimMetalFill...............SubArea: 51 of 100
[03/23 22:00:53    405s] trimMetalFill...............SubArea: 61 of 100
[03/23 22:00:53    405s] trimMetalFill...............SubArea: 71 of 100
[03/23 22:00:53    405s] trimMetalFill...............SubArea: 81 of 100
[03/23 22:00:53    405s] trimMetalFill...............SubArea: 91 of 100
[03/23 22:00:53    405s]  Number of metal fills with spacing or/and short violations:0
[03/23 22:00:53    405s]  Total number of deleted metal fills: 0
[03/23 22:00:53    405s]  Total number of added metal fills:   0
[03/23 22:00:53    405s]  (CPU Time: 0:00:00.7  MEM: 4854.484M)
[03/23 22:00:53    405s]  *** END OF TRIM METALFILL ***
[03/23 22:00:53    405s] <CMD> saveDesign db/PE_top_final.enc
[03/23 22:00:53    405s] The in-memory database contained RC information but was not saved. To save 
[03/23 22:00:53    405s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 22:00:53    405s] so it should only be saved when it is really desired.
[03/23 22:00:53    405s] #% Begin save design ... (date=03/23 22:00:53, mem=3069.3M)
[03/23 22:00:53    405s] % Begin Save ccopt configuration ... (date=03/23 22:00:53, mem=3069.3M)
[03/23 22:00:53    405s] % End Save ccopt configuration ... (date=03/23 22:00:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=3069.6M, current mem=3069.6M)
[03/23 22:00:54    405s] % Begin Save netlist data ... (date=03/23 22:00:53, mem=3069.6M)
[03/23 22:00:54    405s] Writing Binary DB to db/PE_top_final.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:00:54    405s] % End Save netlist data ... (date=03/23 22:00:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=3069.6M, current mem=3069.6M)
[03/23 22:00:54    405s] Saving symbol-table file in separate thread ...
[03/23 22:00:54    405s] Saving congestion map file in separate thread ...
[03/23 22:00:54    405s] Saving congestion map file db/PE_top_final.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:00:54    405s] % Begin Save AAE data ... (date=03/23 22:00:54, mem=3069.9M)
[03/23 22:00:54    405s] Saving AAE Data ...
[03/23 22:00:54    405s] % End Save AAE data ... (date=03/23 22:00:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=3069.9M, current mem=3069.9M)
[03/23 22:00:54    405s] Saving preference file db/PE_top_final.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:00:54    405s] Saving mode setting ...
[03/23 22:00:54    406s] Saving global file ...
[03/23 22:00:54    406s] Saving Drc markers ...
[03/23 22:00:55    406s] ... 11 markers are saved ...
[03/23 22:00:55    406s] ... 11 geometry drc markers are saved ...
[03/23 22:00:55    406s] ... 0 antenna drc markers are saved ...
[03/23 22:00:55    406s] % Begin Save routing data ... (date=03/23 22:00:55, mem=3070.3M)
[03/23 22:00:55    406s] Saving route file ...
[03/23 22:00:55    406s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4350.1M) ***
[03/23 22:00:55    406s] % End Save routing data ... (date=03/23 22:00:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=3070.4M, current mem=3070.4M)
[03/23 22:00:55    406s] Saving special route data file in separate thread ...
[03/23 22:00:55    406s] Saving PG file in separate thread ...
[03/23 22:00:55    406s] Saving placement file in separate thread ...
[03/23 22:00:55    406s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:00:55    406s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:00:55    406s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4396.1M) ***
[03/23 22:00:55    406s] Saving PG file db/PE_top_final.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:00:55 2023)
[03/23 22:00:55    406s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:55    406s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4388.1M) ***
[03/23 22:00:55    406s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:55    406s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:56    406s] Saving property file db/PE_top_final.enc.dat.tmp/PE_top.prop
[03/23 22:00:56    406s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4372.1M) ***
[03/23 22:00:56    406s] #Saving pin access data to file db/PE_top_final.enc.dat.tmp/PE_top.apa ...
[03/23 22:00:56    406s] #
[03/23 22:00:56    406s] Saving preRoute extracted patterns in file 'db/PE_top_final.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:00:56    406s] Saving preRoute extraction data in directory 'db/PE_top_final.enc.dat.tmp/extraction/' ...
[03/23 22:00:56    406s] Checksum of RCGrid density data::96
[03/23 22:00:56    406s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:56    406s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:00:56    406s] % Begin Save power constraints data ... (date=03/23 22:00:56, mem=3070.5M)
[03/23 22:00:56    406s] % End Save power constraints data ... (date=03/23 22:00:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=3070.5M, current mem=3070.5M)
[03/23 22:00:57    406s] Generated self-contained design PE_top_final.enc.dat.tmp
[03/23 22:00:57    406s] #% End save design ... (date=03/23 22:00:57, total cpu=0:00:00.9, real=0:00:04.0, peak res=3070.8M, current mem=3070.8M)
[03/23 22:00:57    406s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:00:57    406s] 
[03/23 22:01:04    407s] <CMD> zoomBox -161.48700 -67.29700 577.26600 594.04500
[03/23 22:01:04    407s] <CMD> zoomBox -206.34900 -106.25600 662.77300 671.79400
[03/23 22:01:05    407s] <CMD> zoomBox -104.59800 18.32400 349.08900 424.47100
[03/23 22:01:06    407s] <CMD> zoomBox -45.12400 90.42300 191.70400 302.43500
[03/23 22:01:06    407s] <CMD> zoomBox -25.22900 114.31400 145.87900 267.49200
[03/23 22:01:07    407s] <CMD> zoomBox -33.66700 111.07100 167.63700 291.28100
[03/23 22:01:07    408s] <CMD> zoomBox -6.78000 117.79100 98.30300 211.86300
[03/23 22:01:08    408s] <CMD> zoomBox 7.26700 121.34900 62.12300 170.45700
[03/23 22:01:08    408s] <CMD> zoomBox 15.00000 124.74100 43.63600 150.37600
[03/23 22:01:09    408s] <CMD> zoomBox 20.21100 127.49200 32.91900 138.86800
[03/23 22:01:09    408s] <CMD> zoomBox 22.02600 128.77900 28.66000 134.71800
[03/23 22:01:10    408s] <CMD> zoomBox 22.47100 129.30900 27.26400 133.60000
[03/23 22:01:10    408s] <CMD> zoomBox 22.64300 129.51600 26.71800 133.16400
[03/23 22:01:11    408s] <CMD> zoomBox 21.53900 128.16200 29.34900 135.15400
[03/23 22:01:12    408s] <CMD> zoomBox 20.65400 126.99400 31.46400 136.67100
[03/23 22:01:12    408s] <CMD> zoomBox 16.65600 121.71600 41.02000 143.52700
[03/23 22:01:12    408s] <CMD> zoomBox 4.78400 106.73500 69.38800 164.56900
[03/23 22:01:13    408s] <CMD> zoomBox -19.00400 77.07800 126.60100 207.42600
[03/23 22:01:13    408s] <CMD> zoomBox -72.61500 10.44600 255.54400 304.21800
[03/23 22:01:13    409s] <CMD> zoomBox -193.43600 -139.64900 546.15200 522.44000
[03/23 22:01:14    409s] <CMD> zoomBox -465.73600 -477.92500 1201.11000 1014.25800
[03/23 22:01:15    409s] <CMD> zoomBox -66.85000 -155.31100 803.25400 623.61800
[03/23 22:01:15    409s] <CMD> zoomBox -315.80800 -387.29400 1101.01300 881.06300
[03/23 22:01:16    409s] <CMD> zoomBox -244.60200 -215.88800 779.05200 700.50100
[03/23 22:01:17    409s] <CMD> zoomBox -130.65000 -59.01200 498.00200 503.76600
[03/23 22:01:21    410s] <CMD> zoomBox -167.53400 -93.45600 572.05700 568.63600
[03/23 22:01:21    410s] <CMD> zoomBox -210.92700 -133.97800 659.18000 644.95300
[03/23 22:01:21    410s] <CMD> zoomBox -261.97700 -181.65200 761.67800 734.73800
[03/23 22:01:22    410s] <CMD> zoomBox -130.65100 -59.01300 498.00200 503.76600
[03/23 22:01:23    410s] <CMD> zoomBox -203.23800 -147.99400 666.87100 630.93900
[03/23 22:01:24    410s] <CMD> zoomBox -358.52800 -430.72800 1058.30100 837.63600
[03/23 22:01:27    411s] <CMD> zoomBox -210.70900 -187.42800 659.40100 591.50600
[03/23 22:01:27    411s] <CMD> zoomBox -120.36400 -47.56700 413.99300 430.79700
[03/23 22:01:28    411s] <CMD> zoomBox -257.63300 -125.89200 481.96300 536.20400
[03/23 22:01:31    411s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Mar 23 22:01:31 2023
  Total CPU time:     0:07:56
  Total real time:    0:12:02
  Peak memory (main): 3076.21MB

[03/23 22:01:31    411s] 
[03/23 22:01:31    411s] *** Memory Usage v#1 (Current mem = 4354.156M, initial mem = 397.922M) ***
[03/23 22:01:31    411s] 
[03/23 22:01:31    411s] *** Summary of all messages that are not suppressed in this session:
[03/23 22:01:31    411s] Severity  ID               Count  Summary                                  
[03/23 22:01:31    411s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 22:01:31    411s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 22:01:31    411s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/23 22:01:31    411s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/23 22:01:31    411s] WARNING   IMPWIN-1481          1  %s                                       
[03/23 22:01:31    411s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 22:01:31    411s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/23 22:01:31    411s] WARNING   IMPESI-3106          1  Delay calculation extrapolated slew on m...
[03/23 22:01:31    411s] WARNING   IMPESI-3025         75  Delay calculation was forced to extrapol...
[03/23 22:01:31    411s] WARNING   IMPVFG-257           4  setVerifyGeometryMode/verifyGeometry com...
[03/23 22:01:31    411s] WARNING   IMPVFG-198           4  Area to be verified is small to see any ...
[03/23 22:01:31    411s] WARNING   IMPPP-532            4  ViaGen Warning: The top layer and bottom...
[03/23 22:01:31    411s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 22:01:31    411s] WARNING   IMPPP-592            2  No MINSTEP rule defined.                 
[03/23 22:01:31    411s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[03/23 22:01:31    411s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[03/23 22:01:31    411s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[03/23 22:01:31    411s] WARNING   IMPSR-4053           1  Option %s is obsolete and has been repla...
[03/23 22:01:31    411s] WARNING   IMPSR-486            1  Ring/Stripe at (%.3f, %.3f) (%.3f, %.3f)...
[03/23 22:01:31    411s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[03/23 22:01:31    411s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[03/23 22:01:31    411s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[03/23 22:01:31    411s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[03/23 22:01:31    411s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[03/23 22:01:31    411s] ERROR     IMPOPT-310           2  Design density (%.2f%%) exceeds/equals l...
[03/23 22:01:31    411s] WARNING   IMPOPT-7155          1  Option %s in 'setOptMode' will be obsole...
[03/23 22:01:31    411s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[03/23 22:01:31    411s] WARNING   IMPCCOPT-2315        1  The command 'set_ccopt_effort' will be o...
[03/23 22:01:31    411s] WARNING   IMPCCOPT-1059        7  Slackened off %s from %s to %s.          
[03/23 22:01:31    411s] WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
[03/23 22:01:31    411s] WARNING   IMPTR-9998           3  The setTrialRouteMode command is obsolet...
[03/23 22:01:31    411s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/23 22:01:31    411s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/23 22:01:31    411s] WARNING   IMPPSP-1003         68  Found use of '%s'. This will continue to...
[03/23 22:01:31    411s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/23 22:01:31    411s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 22:01:31    411s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/23 22:01:31    411s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 22:01:31    411s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 22:01:31    411s] *** Message Summary: 1279 warning(s), 2 error(s)
[03/23 22:01:31    411s] 
[03/23 22:01:31    411s] --- Ending "Innovus" (totcpu=0:06:52, real=0:12:00, mem=4354.2M) ---
