// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/10/2024 16:12:33"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FSMdiv (
	clk,
	letstart,
	remaind,
	quot);
input 	clk;
input 	letstart;
output 	[3:0] remaind;
output 	[3:0] quot;

// Design Ports Information
// remaind[0]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// remaind[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// remaind[2]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// remaind[3]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quot[0]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quot[1]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quot[2]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quot[3]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// letstart	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \remaind[0]~output_o ;
wire \remaind[1]~output_o ;
wire \remaind[2]~output_o ;
wire \remaind[3]~output_o ;
wire \quot[0]~output_o ;
wire \quot[1]~output_o ;
wire \quot[2]~output_o ;
wire \quot[3]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \letstart~input_o ;
wire \Mux14~0_combout ;
wire \Mux2~0_combout ;
wire \x[0]~0_combout ;
wire \Mux12~0_combout ;
wire \x[0]~1_combout ;
wire \Mux1~0_combout ;
wire \LessThan0~0_combout ;
wire \x[3]~2_combout ;
wire \Mux12~1_combout ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \Mux3~0_combout ;
wire \Mux18~0_combout ;
wire \remaind[0]~reg0_q ;
wire \remaind[1]~reg0feeder_combout ;
wire \remaind[1]~reg0_q ;
wire \remaind[2]~reg0feeder_combout ;
wire \remaind[2]~reg0_q ;
wire \remaind[3]~0_combout ;
wire \remaind[3]~reg0_q ;
wire \quot[0]~reg0feeder_combout ;
wire \quot[0]~reg0_q ;
wire \quot[1]~reg0feeder_combout ;
wire \quot[1]~reg0_q ;
wire \Mux9~0_combout ;
wire \quot[2]~reg0feeder_combout ;
wire \quot[2]~reg0_q ;
wire \Add1~0_combout ;
wire \Mux8~0_combout ;
wire \quot[3]~reg0feeder_combout ;
wire \quot[3]~reg0_q ;
wire [3:0] x;
wire [2:0] mystate;
wire [3:0] q;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \remaind[0]~output (
	.i(\remaind[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\remaind[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \remaind[0]~output .bus_hold = "false";
defparam \remaind[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \remaind[1]~output (
	.i(\remaind[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\remaind[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \remaind[1]~output .bus_hold = "false";
defparam \remaind[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \remaind[2]~output (
	.i(\remaind[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\remaind[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \remaind[2]~output .bus_hold = "false";
defparam \remaind[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \remaind[3]~output (
	.i(\remaind[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\remaind[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \remaind[3]~output .bus_hold = "false";
defparam \remaind[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \quot[0]~output (
	.i(\quot[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\quot[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \quot[0]~output .bus_hold = "false";
defparam \quot[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \quot[1]~output (
	.i(\quot[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\quot[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \quot[1]~output .bus_hold = "false";
defparam \quot[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \quot[2]~output (
	.i(\quot[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\quot[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \quot[2]~output .bus_hold = "false";
defparam \quot[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \quot[3]~output (
	.i(\quot[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\quot[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \quot[3]~output .bus_hold = "false";
defparam \quot[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \letstart~input (
	.i(letstart),
	.ibar(gnd),
	.o(\letstart~input_o ));
// synopsys translate_off
defparam \letstart~input .bus_hold = "false";
defparam \letstart~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N12
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (!mystate[2] & ((mystate[1] & (mystate[0])) # (!mystate[1] & (!mystate[0] & \letstart~input_o ))))

	.dataa(mystate[2]),
	.datab(mystate[1]),
	.datac(mystate[0]),
	.datad(\letstart~input_o ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h4140;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N13
dffeas \mystate[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mystate[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mystate[0] .is_wysiwyg = "true";
defparam \mystate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N8
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (mystate[1] & (x[1] $ (x[0])))

	.dataa(gnd),
	.datab(mystate[1]),
	.datac(x[1]),
	.datad(x[0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h0CC0;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N14
cycloneive_lcell_comb \x[0]~0 (
// Equation(s):
// \x[0]~0_combout  = (mystate[2]) # (mystate[1] $ (mystate[0]))

	.dataa(mystate[2]),
	.datab(gnd),
	.datac(mystate[1]),
	.datad(mystate[0]),
	.cin(gnd),
	.combout(\x[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \x[0]~0 .lut_mask = 16'hAFFA;
defparam \x[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N0
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (mystate[1] & (!x[2] & ((!x[0]) # (!x[1]))))

	.dataa(mystate[1]),
	.datab(x[1]),
	.datac(x[0]),
	.datad(x[2]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h002A;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N30
cycloneive_lcell_comb \x[0]~1 (
// Equation(s):
// \x[0]~1_combout  = (!\x[0]~0_combout  & ((!\Mux12~0_combout ) # (!x[3])))

	.dataa(gnd),
	.datab(x[3]),
	.datac(\x[0]~0_combout ),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\x[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \x[0]~1 .lut_mask = 16'h030F;
defparam \x[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N9
dffeas \x[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x[1] .is_wysiwyg = "true";
defparam \x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N18
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (mystate[1] & (x[2] $ (((!x[1]) # (!x[0])))))

	.dataa(x[0]),
	.datab(mystate[1]),
	.datac(x[2]),
	.datad(x[1]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h840C;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N19
dffeas \x[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x[2] .is_wysiwyg = "true";
defparam \x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N20
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!x[2] & ((!x[0]) # (!x[1])))

	.dataa(gnd),
	.datab(x[2]),
	.datac(x[1]),
	.datad(x[0]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0333;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N16
cycloneive_lcell_comb \x[3]~2 (
// Equation(s):
// \x[3]~2_combout  = (\Mux13~0_combout  & (mystate[1] & ((x[3]) # (\LessThan0~0_combout )))) # (!\Mux13~0_combout  & (((x[3]))))

	.dataa(mystate[1]),
	.datab(\Mux13~0_combout ),
	.datac(x[3]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\x[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \x[3]~2 .lut_mask = 16'hB8B0;
defparam \x[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N17
dffeas \x[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\x[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x[3] .is_wysiwyg = "true";
defparam \x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N26
cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (mystate[0] & (x[3] & (!mystate[2] & \Mux12~0_combout )))

	.dataa(mystate[0]),
	.datab(x[3]),
	.datac(mystate[2]),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'h0800;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N27
dffeas \mystate[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mystate[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mystate[2] .is_wysiwyg = "true";
defparam \mystate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N28
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (!mystate[2] & (mystate[0] $ (!mystate[1])))

	.dataa(mystate[2]),
	.datab(gnd),
	.datac(mystate[0]),
	.datad(mystate[1]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h5005;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N6
cycloneive_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (mystate[1] & ((!x[3]))) # (!mystate[1] & (\letstart~input_o ))

	.dataa(gnd),
	.datab(\letstart~input_o ),
	.datac(mystate[1]),
	.datad(x[3]),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'h0CFC;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N22
cycloneive_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\Mux13~0_combout  & ((\Mux13~1_combout ) # ((!\LessThan0~0_combout  & mystate[1]))))

	.dataa(\Mux13~0_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(mystate[1]),
	.datad(\Mux13~1_combout ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hAA20;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N23
dffeas \mystate[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mystate[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mystate[1] .is_wysiwyg = "true";
defparam \mystate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N4
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (!x[0] & mystate[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(x[0]),
	.datad(mystate[1]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'h0F00;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N5
dffeas \x[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x[0] .is_wysiwyg = "true";
defparam \x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N24
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (mystate[0] & (mystate[2] & !mystate[1]))

	.dataa(mystate[0]),
	.datab(mystate[2]),
	.datac(gnd),
	.datad(mystate[1]),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'h0088;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N25
dffeas \remaind[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(x[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\remaind[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \remaind[0]~reg0 .is_wysiwyg = "true";
defparam \remaind[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N6
cycloneive_lcell_comb \remaind[1]~reg0feeder (
// Equation(s):
// \remaind[1]~reg0feeder_combout  = x[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(x[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\remaind[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \remaind[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \remaind[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N7
dffeas \remaind[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\remaind[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\remaind[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \remaind[1]~reg0 .is_wysiwyg = "true";
defparam \remaind[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N28
cycloneive_lcell_comb \remaind[2]~reg0feeder (
// Equation(s):
// \remaind[2]~reg0feeder_combout  = x[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(x[2]),
	.cin(gnd),
	.combout(\remaind[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \remaind[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \remaind[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N29
dffeas \remaind[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\remaind[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\remaind[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \remaind[2]~reg0 .is_wysiwyg = "true";
defparam \remaind[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N14
cycloneive_lcell_comb \remaind[3]~0 (
// Equation(s):
// \remaind[3]~0_combout  = !x[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(x[3]),
	.cin(gnd),
	.combout(\remaind[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \remaind[3]~0 .lut_mask = 16'h00FF;
defparam \remaind[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N15
dffeas \remaind[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\remaind[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\remaind[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \remaind[3]~reg0 .is_wysiwyg = "true";
defparam \remaind[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N20
cycloneive_lcell_comb \quot[0]~reg0feeder (
// Equation(s):
// \quot[0]~reg0feeder_combout  = x[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(x[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\quot[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \quot[0]~reg0feeder .lut_mask = 16'hF0F0;
defparam \quot[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N21
dffeas \quot[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\quot[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\quot[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \quot[0]~reg0 .is_wysiwyg = "true";
defparam \quot[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N30
cycloneive_lcell_comb \quot[1]~reg0feeder (
// Equation(s):
// \quot[1]~reg0feeder_combout  = x[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(x[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\quot[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \quot[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \quot[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N31
dffeas \quot[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\quot[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\quot[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \quot[1]~reg0 .is_wysiwyg = "true";
defparam \quot[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N10
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (mystate[1] & (q[2] $ (((x[0] & x[1])))))

	.dataa(x[0]),
	.datab(mystate[1]),
	.datac(q[2]),
	.datad(x[1]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h48C0;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N11
dffeas \q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q[2]),
	.prn(vcc));
// synopsys translate_off
defparam \q[2] .is_wysiwyg = "true";
defparam \q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N12
cycloneive_lcell_comb \quot[2]~reg0feeder (
// Equation(s):
// \quot[2]~reg0feeder_combout  = q[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(q[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\quot[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \quot[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \quot[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N13
dffeas \quot[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\quot[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\quot[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \quot[2]~reg0 .is_wysiwyg = "true";
defparam \quot[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N2
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = q[3] $ (((x[0] & (q[2] & x[1]))))

	.dataa(x[0]),
	.datab(q[2]),
	.datac(q[3]),
	.datad(x[1]),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h78F0;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N24
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (mystate[1] & \Add1~0_combout )

	.dataa(gnd),
	.datab(mystate[1]),
	.datac(gnd),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hCC00;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N25
dffeas \q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q[3]),
	.prn(vcc));
// synopsys translate_off
defparam \q[3] .is_wysiwyg = "true";
defparam \q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N26
cycloneive_lcell_comb \quot[3]~reg0feeder (
// Equation(s):
// \quot[3]~reg0feeder_combout  = q[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(q[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\quot[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \quot[3]~reg0feeder .lut_mask = 16'hF0F0;
defparam \quot[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N27
dffeas \quot[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\quot[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\quot[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \quot[3]~reg0 .is_wysiwyg = "true";
defparam \quot[3]~reg0 .power_up = "low";
// synopsys translate_on

assign remaind[0] = \remaind[0]~output_o ;

assign remaind[1] = \remaind[1]~output_o ;

assign remaind[2] = \remaind[2]~output_o ;

assign remaind[3] = \remaind[3]~output_o ;

assign quot[0] = \quot[0]~output_o ;

assign quot[1] = \quot[1]~output_o ;

assign quot[2] = \quot[2]~output_o ;

assign quot[3] = \quot[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
