{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728910586131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728910586137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 15:56:26 2024 " "Processing started: Mon Oct 14 15:56:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728910586137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910586137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910586137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728910586611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728910586611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part_d-arch_d " "Found design unit 1: part_d-arch_d" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597169 ""} { "Info" "ISGN_ENTITY_NAME" "1 part_d " "Found entity 1: part_d" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part_c-arch_c " "Found design unit 1: part_c-arch_c" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597173 ""} { "Info" "ISGN_ENTITY_NAME" "1 part_c " "Found entity 1: part_c" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part_b-arch_b " "Found design unit 1: part_b-arch_b" {  } { { "part_b.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597176 ""} { "Info" "ISGN_ENTITY_NAME" "1 part_b " "Found entity 1: part_b" {  } { { "part_b.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part_a-arch_part_a " "Found design unit 1: part_a-arch_part_a" {  } { { "part_a.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_a.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597179 ""} { "Info" "ISGN_ENTITY_NAME" "1 part_a " "Found entity 1: part_a" {  } { { "part_a.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_a.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_nadder-a_my_nadder " "Found design unit 1: my_nadder-a_my_nadder" {  } { { "n_bit_adder.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/n_bit_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597194 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_nadder " "Found entity 1: my_nadder" {  } { { "n_bit_adder.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/n_bit_adder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch_alu " "Found design unit 1: alu-arch_alu" {  } { { "alu.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597197 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_8adder-a_my_8adder " "Found design unit 1: my_8adder-a_my_8adder" {  } { { "8_bit_adder.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/8_bit_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597208 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_8adder " "Found entity 1: my_8adder" {  } { { "8_bit_adder.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/8_bit_adder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_adder-a_my_adder " "Found design unit 1: my_adder-a_my_adder" {  } { { "1_bit_adder.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/1_bit_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597211 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_adder " "Found entity 1: my_adder" {  } { { "1_bit_adder.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/1_bit_adder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728910597211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728910597252 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "part_b_Cout alu.vhd(109) " "VHDL Process Statement warning at alu.vhd(109): signal \"part_b_Cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/alu.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597257 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "part_c_Cout alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"part_c_Cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597257 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "part_d_Cout alu.vhd(115) " "VHDL Process Statement warning at alu.vhd(115): signal \"part_d_Cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/alu.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597257 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part_a part_a:parta " "Elaborating entity \"part_a\" for hierarchy \"part_a:parta\"" {  } { { "alu.vhd" "parta" { Text "C:/Users/laptop/Desktop/requirment_2/alu.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728910597260 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin part_a.vhd(49) " "VHDL Process Statement warning at part_a.vhd(49): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part_a.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_a.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597261 "|alu|part_a:parta"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin part_a.vhd(54) " "VHDL Process Statement warning at part_a.vhd(54): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part_a.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_a.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597261 "|alu|part_a:parta"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin part_a.vhd(59) " "VHDL Process Statement warning at part_a.vhd(59): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part_a.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_a.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597261 "|alu|part_a:parta"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin part_a.vhd(62) " "VHDL Process Statement warning at part_a.vhd(62): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part_a.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_a.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597261 "|alu|part_a:parta"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin part_a.vhd(65) " "VHDL Process Statement warning at part_a.vhd(65): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part_a.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_a.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597261 "|alu|part_a:parta"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin part_a.vhd(69) " "VHDL Process Statement warning at part_a.vhd(69): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part_a.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_a.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597262 "|alu|part_a:parta"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_nadder part_a:parta\|my_nadder:adder_inst " "Elaborating entity \"my_nadder\" for hierarchy \"part_a:parta\|my_nadder:adder_inst\"" {  } { { "part_a.vhd" "adder_inst" { Text "C:/Users/laptop/Desktop/requirment_2/part_a.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728910597262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_adder part_a:parta\|my_nadder:adder_inst\|my_adder:\\loop1:0:fx " "Elaborating entity \"my_adder\" for hierarchy \"part_a:parta\|my_nadder:adder_inst\|my_adder:\\loop1:0:fx\"" {  } { { "n_bit_adder.vhd" "\\loop1:0:fx" { Text "C:/Users/laptop/Desktop/requirment_2/n_bit_adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728910597286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part_b part_b:partb " "Elaborating entity \"part_b\" for hierarchy \"part_b:partb\"" {  } { { "alu.vhd" "partb" { Text "C:/Users/laptop/Desktop/requirment_2/alu.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728910597298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part_c part_c:partc " "Elaborating entity \"part_c\" for hierarchy \"part_c:partc\"" {  } { { "alu.vhd" "partc" { Text "C:/Users/laptop/Desktop/requirment_2/alu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728910597301 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin part_c.vhd(26) " "VHDL Process Statement warning at part_c.vhd(26): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F part_c.vhd(17) " "VHDL Process Statement warning at part_c.vhd(17): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout part_c.vhd(17) " "VHDL Process Statement warning at part_c.vhd(17): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout part_c.vhd(17) " "Inferred latch for \"Cout\" at part_c.vhd(17)" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] part_c.vhd(17) " "Inferred latch for \"F\[0\]\" at part_c.vhd(17)" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] part_c.vhd(17) " "Inferred latch for \"F\[1\]\" at part_c.vhd(17)" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] part_c.vhd(17) " "Inferred latch for \"F\[2\]\" at part_c.vhd(17)" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] part_c.vhd(17) " "Inferred latch for \"F\[3\]\" at part_c.vhd(17)" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] part_c.vhd(17) " "Inferred latch for \"F\[4\]\" at part_c.vhd(17)" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] part_c.vhd(17) " "Inferred latch for \"F\[5\]\" at part_c.vhd(17)" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] part_c.vhd(17) " "Inferred latch for \"F\[6\]\" at part_c.vhd(17)" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[7\] part_c.vhd(17) " "Inferred latch for \"F\[7\]\" at part_c.vhd(17)" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 "|alu|part_c:partc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part_d part_d:partd " "Elaborating entity \"part_d\" for hierarchy \"part_d:partd\"" {  } { { "alu.vhd" "partd" { Text "C:/Users/laptop/Desktop/requirment_2/alu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728910597303 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin part_d.vhd(26) " "VHDL Process Statement warning at part_d.vhd(26): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F part_d.vhd(17) " "VHDL Process Statement warning at part_d.vhd(17): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout part_d.vhd(17) " "VHDL Process Statement warning at part_d.vhd(17): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout part_d.vhd(17) " "Inferred latch for \"Cout\" at part_d.vhd(17)" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] part_d.vhd(17) " "Inferred latch for \"F\[0\]\" at part_d.vhd(17)" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] part_d.vhd(17) " "Inferred latch for \"F\[1\]\" at part_d.vhd(17)" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] part_d.vhd(17) " "Inferred latch for \"F\[2\]\" at part_d.vhd(17)" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] part_d.vhd(17) " "Inferred latch for \"F\[3\]\" at part_d.vhd(17)" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] part_d.vhd(17) " "Inferred latch for \"F\[4\]\" at part_d.vhd(17)" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] part_d.vhd(17) " "Inferred latch for \"F\[5\]\" at part_d.vhd(17)" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] part_d.vhd(17) " "Inferred latch for \"F\[6\]\" at part_d.vhd(17)" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[7\] part_d.vhd(17) " "Inferred latch for \"F\[7\]\" at part_d.vhd(17)" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910597305 "|alu|part_d:partd"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_d:partd\|F\[0\] " "LATCH primitive \"part_d:partd\|F\[0\]\" is permanently enabled" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_d:partd\|Cout " "LATCH primitive \"part_d:partd\|Cout\" is permanently enabled" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_d:partd\|F\[1\] " "LATCH primitive \"part_d:partd\|F\[1\]\" is permanently enabled" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_d:partd\|F\[2\] " "LATCH primitive \"part_d:partd\|F\[2\]\" is permanently enabled" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_d:partd\|F\[3\] " "LATCH primitive \"part_d:partd\|F\[3\]\" is permanently enabled" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_d:partd\|F\[4\] " "LATCH primitive \"part_d:partd\|F\[4\]\" is permanently enabled" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_d:partd\|F\[5\] " "LATCH primitive \"part_d:partd\|F\[5\]\" is permanently enabled" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_d:partd\|F\[6\] " "LATCH primitive \"part_d:partd\|F\[6\]\" is permanently enabled" {  } { { "part_d.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_d.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_c:partc\|Cout " "LATCH primitive \"part_c:partc\|Cout\" is permanently enabled" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_c:partc\|F\[1\] " "LATCH primitive \"part_c:partc\|F\[1\]\" is permanently enabled" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_c:partc\|F\[2\] " "LATCH primitive \"part_c:partc\|F\[2\]\" is permanently enabled" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_c:partc\|F\[3\] " "LATCH primitive \"part_c:partc\|F\[3\]\" is permanently enabled" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_c:partc\|F\[4\] " "LATCH primitive \"part_c:partc\|F\[4\]\" is permanently enabled" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_c:partc\|F\[5\] " "LATCH primitive \"part_c:partc\|F\[5\]\" is permanently enabled" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_c:partc\|F\[6\] " "LATCH primitive \"part_c:partc\|F\[6\]\" is permanently enabled" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "part_c:partc\|F\[7\] " "LATCH primitive \"part_c:partc\|F\[7\]\" is permanently enabled" {  } { { "part_c.vhd" "" { Text "C:/Users/laptop/Desktop/requirment_2/part_c.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728910597652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728910598004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728910598489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728910598489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728910598710 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728910598710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728910598710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728910598710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728910598727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 15:56:38 2024 " "Processing ended: Mon Oct 14 15:56:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728910598727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728910598727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728910598727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728910598727 ""}
