_ZNK3dlx15InstructionInfo15GetArgumentTypeEN3phi7integerIhEE:
  172|  82.7k|        {
  173|  82.7k|            PHI_ASSERT(index < 3u);
  174|       |
  175|  82.7k|            switch (index.unsafe())
  176|  82.7k|            {
  177|  32.5k|                case 0:
  ------------------
  |  Branch (177:17): [True: 32.5k, False: 50.2k]
  ------------------
  178|  32.5k|                    return m_Arg1Type;
  179|       |
  180|  25.6k|                case 1:
  ------------------
  |  Branch (180:17): [True: 25.6k, False: 57.0k]
  ------------------
  181|  25.6k|                    return m_Arg2Type;
  182|       |
  183|  24.5k|                case 2:
  ------------------
  |  Branch (183:17): [True: 24.5k, False: 58.2k]
  ------------------
  184|  24.5k|                    return m_Arg3Type;
  185|       |
  186|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  187|      0|                default:
  ------------------
  |  Branch (187:17): [True: 0, False: 82.7k]
  ------------------
  188|      0|                    PHI_ASSERT_NOT_REACHED();
  189|      0|                    return m_Arg1Type;
  190|  82.7k|#endif
  191|  82.7k|            }
  192|  82.7k|        }
_ZNK3dlx15InstructionInfo28GetNumberOfRequiredArgumentsEv:
  198|  20.9k|        {
  199|  20.9k|            phi::u8 number_of_argument_required = static_cast<std::uint8_t>(0u);
  200|       |
  201|       |            // Count the number of argument we need
  202|  20.9k|            if (m_Arg1Type != ArgumentType::None)
  ------------------
  |  Branch (202:17): [True: 19.9k, False: 996]
  ------------------
  203|  19.9k|            {
  204|  19.9k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  205|  19.9k|            }
  206|  20.9k|            if (m_Arg2Type != ArgumentType::None)
  ------------------
  |  Branch (206:17): [True: 15.6k, False: 5.20k]
  ------------------
  207|  15.6k|            {
  208|  15.6k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  209|  15.6k|            }
  210|  20.9k|            if (m_Arg3Type != ArgumentType::None)
  ------------------
  |  Branch (210:17): [True: 10.7k, False: 10.1k]
  ------------------
  211|  10.7k|            {
  212|  10.7k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  213|  10.7k|            }
  214|       |
  215|  20.9k|            return number_of_argument_required;
  216|  20.9k|        }
_ZNK3dlx15InstructionInfo21GetRegisterAccessTypeEv:
  219|  4.82M|        {
  220|  4.82M|            return m_RegisterAccessType;
  221|  4.82M|        }
_ZNK3dlx15InstructionInfo11GetExecutorEv:
  224|  20.9k|        {
  225|  20.9k|            return m_Executor;
  226|  20.9k|        }
_ZN3dlxanENS_12ArgumentTypeES0_:
   37|  14.4M|    {
   38|  14.4M|        using underlying_t = phi::underlying_type_t<ArgumentType>;
   39|       |
   40|  14.4M|        return static_cast<ArgumentType>(static_cast<underlying_t>(lhs) &
   41|  14.4M|                                         static_cast<underlying_t>(rhs));
   42|  14.4M|    }
_ZN3dlx20ArgumentTypeIncludesENS_12ArgumentTypeES0_:
   54|  14.4M|    {
   55|  14.4M|        using underlying_t = std::underlying_type_t<ArgumentType>;
   56|       |
   57|  14.4M|        return static_cast<underlying_t>(type & test) != 0;
   58|  14.4M|    }

_ZN3dlx11MemoryBlock10MemoryByteC2Ev:
   17|  1.00k|            {}

_ZN3dlx9enum_nameINS_6OpCodeEEEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEET_:
  205|  26.7k|    {
  206|  26.7k|        switch (value)
  207|  26.7k|        {
  208|      0|#define DLX_ENUM_OPCODE_IMPL(name)                                                                 \
  209|      0|    case OpCode::name:                                                                             \
  210|      0|        return #name;
  211|       |
  212|      0|            DLX_ENUM_OPCODE
  ------------------
  |  |   15|  1.18k|    DLX_ENUM_OPCODE_IMPL(ADD)                                                                      \
  |  |  ------------------
  |  |  |  |  209|  1.18k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 1.18k, False: 25.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|  1.18k|        return #name;
  |  |  ------------------
  |  |   16|  1.19k|    DLX_ENUM_OPCODE_IMPL(ADDI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|  1.19k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 1.19k, False: 25.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|  1.19k|        return #name;
  |  |  ------------------
  |  |   17|  1.19k|    DLX_ENUM_OPCODE_IMPL(ADDU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    264|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 264, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    264|        return #name;
  |  |  ------------------
  |  |   18|    264|    DLX_ENUM_OPCODE_IMPL(ADDUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    237|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 237, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    237|        return #name;
  |  |  ------------------
  |  |   19|    237|    DLX_ENUM_OPCODE_IMPL(ADDF)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    229|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 229, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    229|        return #name;
  |  |  ------------------
  |  |   20|    283|    DLX_ENUM_OPCODE_IMPL(ADDD)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    283|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 283, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    283|        return #name;
  |  |  ------------------
  |  |   21|    283|                                                                                                   \
  |  |   22|    283|    /* Sub */                                                                                      \
  |  |   23|    283|    DLX_ENUM_OPCODE_IMPL(SUB)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    260|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 260, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    260|        return #name;
  |  |  ------------------
  |  |   24|    260|    DLX_ENUM_OPCODE_IMPL(SUBI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    105|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 105, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    105|        return #name;
  |  |  ------------------
  |  |   25|    577|    DLX_ENUM_OPCODE_IMPL(SUBU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    577|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 577, False: 26.1k]
  |  |  |  |  ------------------
  |  |  |  |  210|    577|        return #name;
  |  |  ------------------
  |  |   26|    577|    DLX_ENUM_OPCODE_IMPL(SUBUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|     88|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 88, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     88|        return #name;
  |  |  ------------------
  |  |   27|    223|    DLX_ENUM_OPCODE_IMPL(SUBF)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    223|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 223, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    223|        return #name;
  |  |  ------------------
  |  |   28|    225|    DLX_ENUM_OPCODE_IMPL(SUBD)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    225|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 225, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    225|        return #name;
  |  |  ------------------
  |  |   29|    225|                                                                                                   \
  |  |   30|    225|    /* Multiplication */                                                                           \
  |  |   31|    357|    DLX_ENUM_OPCODE_IMPL(MULT)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    357|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 357, False: 26.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    357|        return #name;
  |  |  ------------------
  |  |   32|    357|    DLX_ENUM_OPCODE_IMPL(MULTI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|     93|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 93, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     93|        return #name;
  |  |  ------------------
  |  |   33|    235|    DLX_ENUM_OPCODE_IMPL(MULTU)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    235|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 235, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    235|        return #name;
  |  |  ------------------
  |  |   34|    235|    DLX_ENUM_OPCODE_IMPL(MULTUI)                                                                   \
  |  |  ------------------
  |  |  |  |  209|    164|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 164, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    164|        return #name;
  |  |  ------------------
  |  |   35|    243|    DLX_ENUM_OPCODE_IMPL(MULTF)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    243|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 243, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    243|        return #name;
  |  |  ------------------
  |  |   36|    243|    DLX_ENUM_OPCODE_IMPL(MULTD)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    100|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 100, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|    100|        return #name;
  |  |  ------------------
  |  |   37|    100|                                                                                                   \
  |  |   38|    100|    /* Division */                                                                                 \
  |  |   39|    100|    DLX_ENUM_OPCODE_IMPL(DIV)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     82|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 82, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     82|        return #name;
  |  |  ------------------
  |  |   40|     82|    DLX_ENUM_OPCODE_IMPL(DIVI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |   41|     79|    DLX_ENUM_OPCODE_IMPL(DIVU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 79, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     79|        return #name;
  |  |  ------------------
  |  |   42|    323|    DLX_ENUM_OPCODE_IMPL(DIVUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    323|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 323, False: 26.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    323|        return #name;
  |  |  ------------------
  |  |   43|    323|    DLX_ENUM_OPCODE_IMPL(DIVF)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |   44|     69|    DLX_ENUM_OPCODE_IMPL(DIVD)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     69|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 69, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     69|        return #name;
  |  |  ------------------
  |  |   45|     69|                                                                                                   \
  |  |   46|     69|    /* Shift left (logical) */                                                                     \
  |  |   47|    262|    DLX_ENUM_OPCODE_IMPL(SLL)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    262|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 262, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    262|        return #name;
  |  |  ------------------
  |  |   48|    262|    DLX_ENUM_OPCODE_IMPL(SLLI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    208|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 208, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    208|        return #name;
  |  |  ------------------
  |  |   49|    208|                                                                                                   \
  |  |   50|    208|    /* Shift right (logical) */                                                                    \
  |  |   51|    332|    DLX_ENUM_OPCODE_IMPL(SRL)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    332|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 332, False: 26.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    332|        return #name;
  |  |  ------------------
  |  |   52|    688|    DLX_ENUM_OPCODE_IMPL(SRLI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    688|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 688, False: 26.0k]
  |  |  |  |  ------------------
  |  |  |  |  210|    688|        return #name;
  |  |  ------------------
  |  |   53|    688|                                                                                                   \
  |  |   54|    688|    /* Shift left (arithmetic) */                                                                  \
  |  |   55|    773|    DLX_ENUM_OPCODE_IMPL(SLA)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    773|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 773, False: 25.9k]
  |  |  |  |  ------------------
  |  |  |  |  210|    773|        return #name;
  |  |  ------------------
  |  |   56|    773|    DLX_ENUM_OPCODE_IMPL(SLAI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     86|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 86, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     86|        return #name;
  |  |  ------------------
  |  |   57|     86|                                                                                                   \
  |  |   58|     86|    /* Shift right (arithmetic) */                                                                 \
  |  |   59|    116|    DLX_ENUM_OPCODE_IMPL(SRA)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    116|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 116, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    116|        return #name;
  |  |  ------------------
  |  |   60|    119|    DLX_ENUM_OPCODE_IMPL(SRAI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    119|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 119, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    119|        return #name;
  |  |  ------------------
  |  |   61|    119|                                                                                                   \
  |  |   62|    119|    /* Logic */                                                                                    \
  |  |   63|    119|                                                                                                   \
  |  |   64|    119|    /* And */                                                                                      \
  |  |   65|    119|    DLX_ENUM_OPCODE_IMPL(AND)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     90|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 90, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     90|        return #name;
  |  |  ------------------
  |  |   66|    479|    DLX_ENUM_OPCODE_IMPL(ANDI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    479|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 479, False: 26.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    479|        return #name;
  |  |  ------------------
  |  |   67|    479|                                                                                                   \
  |  |   68|    479|    /* Or */                                                                                       \
  |  |   69|    479|    DLX_ENUM_OPCODE_IMPL(OR)                                                                       \
  |  |  ------------------
  |  |  |  |  209|    206|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 206, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    206|        return #name;
  |  |  ------------------
  |  |   70|    206|    DLX_ENUM_OPCODE_IMPL(ORI)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     90|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 90, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     90|        return #name;
  |  |  ------------------
  |  |   71|     90|                                                                                                   \
  |  |   72|     90|    /* XOR */                                                                                      \
  |  |   73|     90|    DLX_ENUM_OPCODE_IMPL(XOR)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     88|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 88, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     88|        return #name;
  |  |  ------------------
  |  |   74|    701|    DLX_ENUM_OPCODE_IMPL(XORI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    701|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 701, False: 26.0k]
  |  |  |  |  ------------------
  |  |  |  |  210|    701|        return #name;
  |  |  ------------------
  |  |   75|    701|                                                                                                   \
  |  |   76|    701|    /* Set conditionals */                                                                         \
  |  |   77|    701|                                                                                                   \
  |  |   78|    701|    /* Less than */                                                                                \
  |  |   79|    701|    DLX_ENUM_OPCODE_IMPL(SLT)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     85|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 85, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     85|        return #name;
  |  |  ------------------
  |  |   80|    218|    DLX_ENUM_OPCODE_IMPL(SLTI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    218|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 218, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    218|        return #name;
  |  |  ------------------
  |  |   81|    218|    DLX_ENUM_OPCODE_IMPL(SLTU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     82|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 82, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     82|        return #name;
  |  |  ------------------
  |  |   82|    108|    DLX_ENUM_OPCODE_IMPL(SLTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    108|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 108, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    108|        return #name;
  |  |  ------------------
  |  |   83|    108|    DLX_ENUM_OPCODE_IMPL(LTF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     85|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 85, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     85|        return #name;
  |  |  ------------------
  |  |   84|    104|    DLX_ENUM_OPCODE_IMPL(LTD)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    104|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 104, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    104|        return #name;
  |  |  ------------------
  |  |   85|    104|                                                                                                   \
  |  |   86|    104|    /* Greater than */                                                                             \
  |  |   87|    722|    DLX_ENUM_OPCODE_IMPL(SGT)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    722|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 722, False: 25.9k]
  |  |  |  |  ------------------
  |  |  |  |  210|    722|        return #name;
  |  |  ------------------
  |  |   88|    722|    DLX_ENUM_OPCODE_IMPL(SGTI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     85|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 85, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     85|        return #name;
  |  |  ------------------
  |  |   89|    209|    DLX_ENUM_OPCODE_IMPL(SGTU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    209|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 209, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    209|        return #name;
  |  |  ------------------
  |  |   90|    209|    DLX_ENUM_OPCODE_IMPL(SGTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 83, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     83|        return #name;
  |  |  ------------------
  |  |   91|    419|    DLX_ENUM_OPCODE_IMPL(GTF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    419|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 419, False: 26.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    419|        return #name;
  |  |  ------------------
  |  |   92|    670|    DLX_ENUM_OPCODE_IMPL(GTD)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    670|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 670, False: 26.0k]
  |  |  |  |  ------------------
  |  |  |  |  210|    670|        return #name;
  |  |  ------------------
  |  |   93|    670|                                                                                                   \
  |  |   94|    670|    /* Less than or equal */                                                                       \
  |  |   95|    670|    DLX_ENUM_OPCODE_IMPL(SLE)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     94|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 94, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     94|        return #name;
  |  |  ------------------
  |  |   96|    210|    DLX_ENUM_OPCODE_IMPL(SLEI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    210|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 210, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    210|        return #name;
  |  |  ------------------
  |  |   97|    210|    DLX_ENUM_OPCODE_IMPL(SLEU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    122|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 122, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    122|        return #name;
  |  |  ------------------
  |  |   98|    388|    DLX_ENUM_OPCODE_IMPL(SLEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    388|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 388, False: 26.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    388|        return #name;
  |  |  ------------------
  |  |   99|    388|    DLX_ENUM_OPCODE_IMPL(LEF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    107|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 107, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    107|        return #name;
  |  |  ------------------
  |  |  100|    268|    DLX_ENUM_OPCODE_IMPL(LED)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    268|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 268, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    268|        return #name;
  |  |  ------------------
  |  |  101|    268|                                                                                                   \
  |  |  102|    268|    /* Greater than or equal */                                                                    \
  |  |  103|    813|    DLX_ENUM_OPCODE_IMPL(SGE)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    813|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 813, False: 25.8k]
  |  |  |  |  ------------------
  |  |  |  |  210|    813|        return #name;
  |  |  ------------------
  |  |  104|    813|    DLX_ENUM_OPCODE_IMPL(SGEI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    717|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 717, False: 25.9k]
  |  |  |  |  ------------------
  |  |  |  |  210|    717|        return #name;
  |  |  ------------------
  |  |  105|    717|    DLX_ENUM_OPCODE_IMPL(SGEU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    118|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 118, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    118|        return #name;
  |  |  ------------------
  |  |  106|    230|    DLX_ENUM_OPCODE_IMPL(SGEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    230|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 230, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    230|        return #name;
  |  |  ------------------
  |  |  107|    230|    DLX_ENUM_OPCODE_IMPL(GEF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 79, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     79|        return #name;
  |  |  ------------------
  |  |  108|    104|    DLX_ENUM_OPCODE_IMPL(GED)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    104|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 104, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    104|        return #name;
  |  |  ------------------
  |  |  109|    104|                                                                                                   \
  |  |  110|    104|    /* Equal */                                                                                    \
  |  |  111|    104|    DLX_ENUM_OPCODE_IMPL(SEQ)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     86|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 86, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     86|        return #name;
  |  |  ------------------
  |  |  112|     90|    DLX_ENUM_OPCODE_IMPL(SEQI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     90|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 90, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     90|        return #name;
  |  |  ------------------
  |  |  113|    317|    DLX_ENUM_OPCODE_IMPL(SEQU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    317|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 317, False: 26.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    317|        return #name;
  |  |  ------------------
  |  |  114|    317|    DLX_ENUM_OPCODE_IMPL(SEQUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    309|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 309, False: 26.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    309|        return #name;
  |  |  ------------------
  |  |  115|    309|    DLX_ENUM_OPCODE_IMPL(EQF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    253|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 253, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    253|        return #name;
  |  |  ------------------
  |  |  116|    253|    DLX_ENUM_OPCODE_IMPL(EQD)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     80|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 80, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     80|        return #name;
  |  |  ------------------
  |  |  117|     80|                                                                                                   \
  |  |  118|     80|    /* Not equal */                                                                                \
  |  |  119|    209|    DLX_ENUM_OPCODE_IMPL(SNE)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    209|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 209, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    209|        return #name;
  |  |  ------------------
  |  |  120|    209|    DLX_ENUM_OPCODE_IMPL(SNEI)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     90|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 90, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     90|        return #name;
  |  |  ------------------
  |  |  121|     90|    DLX_ENUM_OPCODE_IMPL(SNEU)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 79, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     79|        return #name;
  |  |  ------------------
  |  |  122|    214|    DLX_ENUM_OPCODE_IMPL(SNEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  209|    214|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 214, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    214|        return #name;
  |  |  ------------------
  |  |  123|    214|    DLX_ENUM_OPCODE_IMPL(NEF)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     81|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 81, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     81|        return #name;
  |  |  ------------------
  |  |  124|     82|    DLX_ENUM_OPCODE_IMPL(NED)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     82|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 82, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     82|        return #name;
  |  |  ------------------
  |  |  125|     82|                                                                                                   \
  |  |  126|     82|    /* Conditional branching */                                                                    \
  |  |  127|    102|    DLX_ENUM_OPCODE_IMPL(BEQZ)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    102|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 102, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    102|        return #name;
  |  |  ------------------
  |  |  128|    102|    DLX_ENUM_OPCODE_IMPL(BNEZ)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    102|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 102, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    102|        return #name;
  |  |  ------------------
  |  |  129|    102|    DLX_ENUM_OPCODE_IMPL(BFPT)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     92|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 92, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     92|        return #name;
  |  |  ------------------
  |  |  130|    930|    DLX_ENUM_OPCODE_IMPL(BFPF)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    930|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 930, False: 25.7k]
  |  |  |  |  ------------------
  |  |  |  |  210|    930|        return #name;
  |  |  ------------------
  |  |  131|    930|                                                                                                   \
  |  |  132|    930|    /* Unconditional branching */                                                                  \
  |  |  133|    930|    DLX_ENUM_OPCODE_IMPL(J)                                                                        \
  |  |  ------------------
  |  |  |  |  209|    419|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 419, False: 26.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    419|        return #name;
  |  |  ------------------
  |  |  134|    419|    DLX_ENUM_OPCODE_IMPL(JR)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     84|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 84, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     84|        return #name;
  |  |  ------------------
  |  |  135|    255|    DLX_ENUM_OPCODE_IMPL(JAL)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    255|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 255, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    255|        return #name;
  |  |  ------------------
  |  |  136|    422|    DLX_ENUM_OPCODE_IMPL(JALR)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    422|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 422, False: 26.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    422|        return #name;
  |  |  ------------------
  |  |  137|    422|                                                                                                   \
  |  |  138|    422|    /* Loading data */                                                                             \
  |  |  139|    464|    DLX_ENUM_OPCODE_IMPL(LHI)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    464|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 464, False: 26.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    464|        return #name;
  |  |  ------------------
  |  |  140|    464|    DLX_ENUM_OPCODE_IMPL(LB)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     74|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 74, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     74|        return #name;
  |  |  ------------------
  |  |  141|     74|    DLX_ENUM_OPCODE_IMPL(LBU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     68|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 68, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     68|        return #name;
  |  |  ------------------
  |  |  142|     85|    DLX_ENUM_OPCODE_IMPL(LH)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     85|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 85, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     85|        return #name;
  |  |  ------------------
  |  |  143|    295|    DLX_ENUM_OPCODE_IMPL(LHU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    295|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 295, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    295|        return #name;
  |  |  ------------------
  |  |  144|    347|    DLX_ENUM_OPCODE_IMPL(LW)                                                                       \
  |  |  ------------------
  |  |  |  |  209|    347|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 347, False: 26.3k]
  |  |  |  |  ------------------
  |  |  |  |  210|    347|        return #name;
  |  |  ------------------
  |  |  145|    347|    DLX_ENUM_OPCODE_IMPL(LWU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |  146|     67|    DLX_ENUM_OPCODE_IMPL(LF)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |  147|     67|    DLX_ENUM_OPCODE_IMPL(LD)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |  148|     67|                                                                                                   \
  |  |  149|     67|    /* Storing data */                                                                             \
  |  |  150|    206|    DLX_ENUM_OPCODE_IMPL(SB)                                                                       \
  |  |  ------------------
  |  |  |  |  209|    206|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 206, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    206|        return #name;
  |  |  ------------------
  |  |  151|    206|    DLX_ENUM_OPCODE_IMPL(SBU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|     71|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 71, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     71|        return #name;
  |  |  ------------------
  |  |  152|     71|    DLX_ENUM_OPCODE_IMPL(SH)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     66|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 66, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     66|        return #name;
  |  |  ------------------
  |  |  153|    196|    DLX_ENUM_OPCODE_IMPL(SHU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    196|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 196, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    196|        return #name;
  |  |  ------------------
  |  |  154|    196|    DLX_ENUM_OPCODE_IMPL(SW)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 67, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     67|        return #name;
  |  |  ------------------
  |  |  155|    291|    DLX_ENUM_OPCODE_IMPL(SWU)                                                                      \
  |  |  ------------------
  |  |  |  |  209|    291|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 291, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    291|        return #name;
  |  |  ------------------
  |  |  156|    408|    DLX_ENUM_OPCODE_IMPL(SF)                                                                       \
  |  |  ------------------
  |  |  |  |  209|    408|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 408, False: 26.2k]
  |  |  |  |  ------------------
  |  |  |  |  210|    408|        return #name;
  |  |  ------------------
  |  |  157|    408|    DLX_ENUM_OPCODE_IMPL(SD)                                                                       \
  |  |  ------------------
  |  |  |  |  209|     69|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 69, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     69|        return #name;
  |  |  ------------------
  |  |  158|     69|                                                                                                   \
  |  |  159|     69|    /* Moving data */                                                                              \
  |  |  160|    222|    DLX_ENUM_OPCODE_IMPL(MOVD)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    222|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 222, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    222|        return #name;
  |  |  ------------------
  |  |  161|    222|    DLX_ENUM_OPCODE_IMPL(MOVF)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     85|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 85, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     85|        return #name;
  |  |  ------------------
  |  |  162|    240|    DLX_ENUM_OPCODE_IMPL(MOVFP2I)                                                                  \
  |  |  ------------------
  |  |  |  |  209|    240|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 240, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    240|        return #name;
  |  |  ------------------
  |  |  163|    240|    DLX_ENUM_OPCODE_IMPL(MOVI2FP)                                                                  \
  |  |  ------------------
  |  |  |  |  209|    213|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 213, False: 26.4k]
  |  |  |  |  ------------------
  |  |  |  |  210|    213|        return #name;
  |  |  ------------------
  |  |  164|    213|                                                                                                   \
  |  |  165|    213|    /* Converting data */                                                                          \
  |  |  166|    213|    DLX_ENUM_OPCODE_IMPL(CVTF2D)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     82|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 82, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     82|        return #name;
  |  |  ------------------
  |  |  167|     95|    DLX_ENUM_OPCODE_IMPL(CVTF2I)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     95|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 95, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     95|        return #name;
  |  |  ------------------
  |  |  168|     95|    DLX_ENUM_OPCODE_IMPL(CVTD2F)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     81|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 81, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     81|        return #name;
  |  |  ------------------
  |  |  169|     83|    DLX_ENUM_OPCODE_IMPL(CVTD2I)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 83, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     83|        return #name;
  |  |  ------------------
  |  |  170|     90|    DLX_ENUM_OPCODE_IMPL(CVTI2F)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     90|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 90, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     90|        return #name;
  |  |  ------------------
  |  |  171|     90|    DLX_ENUM_OPCODE_IMPL(CVTI2D)                                                                   \
  |  |  ------------------
  |  |  |  |  209|     80|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 80, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     80|        return #name;
  |  |  ------------------
  |  |  172|     80|                                                                                                   \
  |  |  173|     80|    /* Other */                                                                                    \
  |  |  174|    138|    DLX_ENUM_OPCODE_IMPL(TRAP)                                                                     \
  |  |  ------------------
  |  |  |  |  209|    138|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 138, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  210|    138|        return #name;
  |  |  ------------------
  |  |  175|    138|    DLX_ENUM_OPCODE_IMPL(HALT)                                                                     \
  |  |  ------------------
  |  |  |  |  209|     76|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 76, False: 26.6k]
  |  |  |  |  ------------------
  |  |  |  |  210|     76|        return #name;
  |  |  ------------------
  |  |  176|    901|    DLX_ENUM_OPCODE_IMPL(NOP)
  |  |  ------------------
  |  |  |  |  209|    901|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (209:5): [True: 901, False: 25.8k]
  |  |  |  |  ------------------
  |  |  |  |  210|    901|        return #name;
  |  |  ------------------
  ------------------
  213|       |
  214|      0|#undef DLX_ENUM_OPCODE_IMPL
  215|       |
  216|      0|            default:
  ------------------
  |  Branch (216:13): [True: 0, False: 26.7k]
  ------------------
  217|      0|                PHI_ASSERT_NOT_REACHED();
  218|  26.7k|        }
  219|  26.7k|    }

_ZN3dlx20IsReservedIdentifierEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   30|  7.37k|    {
   31|  7.37k|        if (StringToIntRegister(token) != IntRegisterID::None)
  ------------------
  |  Branch (31:13): [True: 127, False: 7.25k]
  ------------------
   32|    127|        {
   33|    127|            return true;
   34|    127|        }
   35|       |
   36|  7.25k|        if (StringToFloatRegister(token) != FloatRegisterID::None)
  ------------------
  |  Branch (36:13): [True: 71, False: 7.18k]
  ------------------
   37|     71|        {
   38|     71|            return true;
   39|     71|        }
   40|       |
   41|  7.18k|        if (StringToOpCode(token) != OpCode::NONE)
  ------------------
  |  Branch (41:13): [True: 477, False: 6.70k]
  ------------------
   42|    477|        {
   43|    477|            return true;
   44|    477|        }
   45|       |
   46|  6.70k|        if (IsFPSR(token))
  ------------------
  |  Branch (46:13): [True: 0, False: 6.70k]
  ------------------
   47|      0|        {
   48|      0|            return true;
   49|      0|        }
   50|       |
   51|  6.70k|        return false;
   52|  6.70k|    }
_ZN3dlx17IsValidIdentifierEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   55|  6.70k|    {
   56|  6.70k|        if (token.is_empty())
  ------------------
  |  Branch (56:13): [True: 0, False: 6.70k]
  ------------------
   57|      0|        {
   58|      0|            return false;
   59|      0|        }
   60|       |
   61|  6.70k|        const char first_char = token.at(0u);
   62|       |
   63|  6.70k|        if (token.length() == 1u)
  ------------------
  |  Branch (63:13): [True: 1.72k, False: 4.98k]
  ------------------
   64|  1.72k|        {
   65|  1.72k|            return phi::is_alpha(first_char);
   66|  1.72k|        }
   67|       |
   68|  4.98k|        phi::boolean just_under_scores = (first_char == '_');
   69|  4.98k|        if (!phi::is_alpha(first_char) && (first_char != '_'))
  ------------------
  |  Branch (69:13): [True: 876, False: 4.10k]
  |  Branch (69:13): [True: 712, False: 4.27k]
  |  Branch (69:43): [True: 712, False: 164]
  ------------------
   70|    712|        {
   71|    712|            return false;
   72|    712|        }
   73|       |
   74|  24.5k|        for (std::size_t index{1u}; index < token.length(); ++index)
  ------------------
  |  Branch (74:37): [True: 21.8k, False: 2.72k]
  ------------------
   75|  21.8k|        {
   76|  21.8k|            const char c{token.at(index)};
   77|       |
   78|  21.8k|            if (phi::is_alpha_numeric(c))
  ------------------
  |  Branch (78:17): [True: 9.22k, False: 12.5k]
  ------------------
   79|  9.22k|            {
   80|  9.22k|                just_under_scores = false;
   81|  9.22k|            }
   82|  12.5k|            else if (c == '_')
  ------------------
  |  Branch (82:22): [True: 11.0k, False: 1.55k]
  ------------------
   83|  11.0k|            {
   84|  11.0k|                continue;
   85|  11.0k|            }
   86|  1.55k|            else
   87|  1.55k|            {
   88|  1.55k|                return false;
   89|  1.55k|            }
   90|  21.8k|        }
   91|       |
   92|  2.72k|        return !just_under_scores;
   93|  4.27k|    }
_ZN3dlx11ParseNumberEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   99|  84.1k|    {
  100|  84.1k|        if (token.is_empty())
  ------------------
  |  Branch (100:13): [True: 0, False: 84.1k]
  ------------------
  101|      0|        {
  102|      0|            return {};
  103|      0|        }
  104|       |
  105|  84.1k|        if (token.length() == 1u)
  ------------------
  |  Branch (105:13): [True: 9.51k, False: 74.6k]
  ------------------
  106|  9.51k|        {
  107|  9.51k|            if (phi::is_digit(token.at(0u)))
  ------------------
  |  Branch (107:17): [True: 3.41k, False: 6.10k]
  ------------------
  108|  3.41k|            {
  109|  3.41k|                return static_cast<std::int16_t>(token.at(0u) - '0');
  110|  3.41k|            }
  111|       |
  112|  6.10k|            return {};
  113|  9.51k|        }
  114|       |
  115|       |        // Disallow trailing seperators
  116|  74.6k|        if (token.at(token.length() - 1u) == '\'')
  ------------------
  |  Branch (116:13): [True: 83, False: 74.5k]
  ------------------
  117|     83|        {
  118|     83|            return {};
  119|     83|        }
  120|       |
  121|  74.5k|        std::int32_t number{0};
  122|  74.5k|        phi::boolean is_negative{false};
  123|  74.5k|        phi::boolean starts_with_zero{false};
  124|  74.5k|        phi::boolean parsing_binary{false};
  125|  74.5k|        phi::boolean parsing_octal{false};
  126|  74.5k|        phi::boolean parsing_hexadecimal{false};
  127|  74.5k|        phi::boolean parsed_something{false};
  128|  74.5k|        phi::boolean parsed_separator{false};
  129|       |
  130|       |        // TODO: Move x'th character checks out of the for loop
  131|       |
  132|  83.2k|        for (std::size_t index{0u}; index < token.length(); ++index)
  ------------------
  |  Branch (132:37): [True: 82.3k, False: 874]
  ------------------
  133|  82.3k|        {
  134|  82.3k|            const char c{token.at(index)};
  135|       |
  136|       |            // First character
  137|  82.3k|            if (index == 0u)
  ------------------
  |  Branch (137:17): [True: 74.5k, False: 7.78k]
  ------------------
  138|  74.5k|            {
  139|  74.5k|                if (c == '+')
  ------------------
  |  Branch (139:21): [True: 66, False: 74.4k]
  ------------------
  140|     66|                {
  141|     66|                    continue;
  142|     66|                }
  143|       |
  144|  74.4k|                if (c == '-')
  ------------------
  |  Branch (144:21): [True: 181, False: 74.3k]
  ------------------
  145|    181|                {
  146|    181|                    is_negative = true;
  147|    181|                    continue;
  148|    181|                }
  149|       |
  150|  74.3k|                if (c == '0')
  ------------------
  |  Branch (150:21): [True: 3.12k, False: 71.1k]
  ------------------
  151|  3.12k|                {
  152|  3.12k|                    starts_with_zero = true;
  153|  3.12k|                    continue;
  154|  3.12k|                }
  155|       |
  156|  71.1k|                if (c == '\'')
  ------------------
  |  Branch (156:21): [True: 66, False: 71.1k]
  ------------------
  157|     66|                {
  158|     66|                    return {};
  159|     66|                }
  160|  71.1k|            }
  161|       |
  162|       |            // Second character
  163|  78.8k|            if (index == 1u)
  ------------------
  |  Branch (163:17): [True: 3.70k, False: 75.1k]
  ------------------
  164|  3.70k|            {
  165|  3.70k|                if (starts_with_zero)
  ------------------
  |  Branch (165:21): [True: 3.12k, False: 574]
  ------------------
  166|  3.12k|                {
  167|       |                    // Binary
  168|  3.12k|                    if (c == 'b' || c == 'B')
  ------------------
  |  Branch (168:25): [True: 341, False: 2.78k]
  |  Branch (168:37): [True: 235, False: 2.55k]
  ------------------
  169|    576|                    {
  170|    576|                        parsing_binary = true;
  171|    576|                        continue;
  172|    576|                    }
  173|       |
  174|       |                    // Hexadecimal
  175|  2.55k|                    if (c == 'x' || c == 'X')
  ------------------
  |  Branch (175:25): [True: 1.18k, False: 1.37k]
  |  Branch (175:37): [True: 72, False: 1.30k]
  ------------------
  176|  1.25k|                    {
  177|  1.25k|                        parsing_hexadecimal = true;
  178|  1.25k|                        continue;
  179|  1.25k|                    }
  180|       |
  181|       |                    // Octal
  182|  1.30k|                    parsing_octal = true;
  183|  1.30k|                }
  184|  3.70k|            }
  185|       |
  186|       |            // Handle seperators
  187|  77.0k|            if (c == '\'')
  ------------------
  |  Branch (187:17): [True: 138, False: 76.9k]
  ------------------
  188|    138|            {
  189|    138|                if (parsed_separator)
  ------------------
  |  Branch (189:21): [True: 66, False: 72]
  ------------------
  190|     66|                {
  191|     66|                    return {};
  192|     66|                }
  193|       |
  194|     72|                parsed_separator = true;
  195|     72|                continue;
  196|    138|            }
  197|       |
  198|       |            // Check for over/underflow
  199|  76.9k|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (199:17): [True: 191, False: 76.7k]
  |  Branch (199:32): [True: 0, False: 191]
  ------------------
  200|      0|            {
  201|       |                // Would underflow
  202|      0|                return {};
  203|      0|            }
  204|  76.9k|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (204:17): [True: 76.7k, False: 191]
  |  Branch (204:17): [True: 0, False: 76.9k]
  |  Branch (204:33): [True: 0, False: 76.7k]
  ------------------
  205|      0|            {
  206|       |                // Would overflow
  207|      0|                return {};
  208|      0|            }
  209|       |
  210|  76.9k|            parsed_separator = false;
  211|  76.9k|            parsed_something = true;
  212|       |
  213|  76.9k|            if (parsing_binary)
  ------------------
  |  Branch (213:17): [True: 724, False: 76.2k]
  ------------------
  214|    724|            {
  215|    724|                if (!phi::is_binary_digit(c))
  ------------------
  |  Branch (215:21): [True: 245, False: 479]
  ------------------
  216|    245|                {
  217|    245|                    return {};
  218|    245|                }
  219|       |
  220|    479|                number <<= 1;
  221|    479|                number |= (c - '0');
  222|    479|            }
  223|  76.2k|            else if (parsing_octal)
  ------------------
  |  Branch (223:22): [True: 2.08k, False: 74.1k]
  ------------------
  224|  2.08k|            {
  225|  2.08k|                if (!phi::is_octal_digit(c))
  ------------------
  |  Branch (225:21): [True: 1.25k, False: 827]
  ------------------
  226|  1.25k|                {
  227|  1.25k|                    return {};
  228|  1.25k|                }
  229|       |
  230|    827|                number <<= 3;
  231|    827|                number |= (c - '0');
  232|    827|            }
  233|  74.1k|            else if (parsing_hexadecimal)
  ------------------
  |  Branch (233:22): [True: 2.03k, False: 72.0k]
  ------------------
  234|  2.03k|            {
  235|  2.03k|                if (!phi::is_hex_digit(c))
  ------------------
  |  Branch (235:21): [True: 1.05k, False: 977]
  ------------------
  236|  1.05k|                {
  237|  1.05k|                    return {};
  238|  1.05k|                }
  239|       |
  240|    977|                number <<= 4;
  241|    977|                number |= phi::hex_digit_value(c).unsafe();
  242|    977|            }
  243|  72.0k|            else
  244|  72.0k|            {
  245|  72.0k|                if (!phi::is_digit(c))
  ------------------
  |  Branch (245:21): [True: 70.9k, False: 1.16k]
  ------------------
  246|  70.9k|                {
  247|  70.9k|                    return {};
  248|  70.9k|                }
  249|       |
  250|       |                // Disallow leading zeros
  251|  1.16k|                if (number == 0 && c == '0')
  ------------------
  |  Branch (251:21): [True: 467, False: 700]
  |  Branch (251:36): [True: 66, False: 401]
  ------------------
  252|     66|                {
  253|     66|                    return {};
  254|     66|                }
  255|       |
  256|  1.10k|                number *= 10;
  257|  1.10k|                number += (c - '0');
  258|  1.10k|            }
  259|  76.9k|        }
  260|       |
  261|    874|        if (parsed_something)
  ------------------
  |  Branch (261:13): [True: 767, False: 107]
  ------------------
  262|    767|        {
  263|       |            // Check for over/underflow
  264|    767|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (264:17): [True: 68, False: 699]
  |  Branch (264:32): [True: 0, False: 68]
  ------------------
  265|      0|            {
  266|       |                // Would underflow
  267|      0|                return {};
  268|      0|            }
  269|    767|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (269:17): [True: 699, False: 68]
  |  Branch (269:17): [True: 0, False: 767]
  |  Branch (269:33): [True: 0, False: 699]
  ------------------
  270|      0|            {
  271|       |                // Would overflow
  272|      0|                return {};
  273|      0|            }
  274|       |
  275|    767|            if (is_negative)
  ------------------
  |  Branch (275:17): [True: 68, False: 699]
  ------------------
  276|     68|            {
  277|     68|                return static_cast<std::int16_t>(-number);
  278|     68|            }
  279|       |
  280|    699|            return static_cast<std::int16_t>(number);
  281|    767|        }
  282|       |
  283|    107|        return {};
  284|    874|    }

_ZN3dlx9enum_nameINS_13IntRegisterIDEEEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEET_:
   96|  10.5k|    {
   97|  10.5k|        switch (value)
   98|  10.5k|        {
   99|      0|#define DLX_ENUM_INT_REGISTER_ID_IMPL(name)                                                        \
  100|      0|    case IntRegisterID::name:                                                                      \
  101|      0|        return #name;
  102|       |
  103|      0|            DLX_ENUM_INT_REGISTER_ID
  ------------------
  |  |   13|  1.56k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R0)                                                              \
  |  |  ------------------
  |  |  |  |  100|  1.56k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 1.56k, False: 8.97k]
  |  |  |  |  ------------------
  |  |  |  |  101|  1.56k|        return #name;
  |  |  ------------------
  |  |   14|  4.45k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R1)                                                              \
  |  |  ------------------
  |  |  |  |  100|  4.45k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 4.45k, False: 6.08k]
  |  |  |  |  ------------------
  |  |  |  |  101|  4.45k|        return #name;
  |  |  ------------------
  |  |   15|  4.45k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R2)                                                              \
  |  |  ------------------
  |  |  |  |  100|     22|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 22, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|     22|        return #name;
  |  |  ------------------
  |  |   16|  1.74k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R3)                                                              \
  |  |  ------------------
  |  |  |  |  100|  1.74k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 1.74k, False: 8.79k]
  |  |  |  |  ------------------
  |  |  |  |  101|  1.74k|        return #name;
  |  |  ------------------
  |  |   17|  1.74k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R4)                                                              \
  |  |  ------------------
  |  |  |  |  100|    425|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 425, False: 10.1k]
  |  |  |  |  ------------------
  |  |  |  |  101|    425|        return #name;
  |  |  ------------------
  |  |   18|    425|    DLX_ENUM_INT_REGISTER_ID_IMPL(R5)                                                              \
  |  |  ------------------
  |  |  |  |  100|     31|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 31, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|     31|        return #name;
  |  |  ------------------
  |  |   19|     31|    DLX_ENUM_INT_REGISTER_ID_IMPL(R6)                                                              \
  |  |  ------------------
  |  |  |  |  100|     29|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 29, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|     29|        return #name;
  |  |  ------------------
  |  |   20|     29|    DLX_ENUM_INT_REGISTER_ID_IMPL(R7)                                                              \
  |  |  ------------------
  |  |  |  |  100|     25|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 25, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|     25|        return #name;
  |  |  ------------------
  |  |   21|     74|    DLX_ENUM_INT_REGISTER_ID_IMPL(R8)                                                              \
  |  |  ------------------
  |  |  |  |  100|     74|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 74, False: 10.4k]
  |  |  |  |  ------------------
  |  |  |  |  101|     74|        return #name;
  |  |  ------------------
  |  |   22|    120|    DLX_ENUM_INT_REGISTER_ID_IMPL(R9)                                                              \
  |  |  ------------------
  |  |  |  |  100|    120|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 120, False: 10.4k]
  |  |  |  |  ------------------
  |  |  |  |  101|    120|        return #name;
  |  |  ------------------
  |  |   23|    120|    DLX_ENUM_INT_REGISTER_ID_IMPL(R10)                                                             \
  |  |  ------------------
  |  |  |  |  100|     23|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 23, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|     23|        return #name;
  |  |  ------------------
  |  |   24|     67|    DLX_ENUM_INT_REGISTER_ID_IMPL(R11)                                                             \
  |  |  ------------------
  |  |  |  |  100|     67|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 67, False: 10.4k]
  |  |  |  |  ------------------
  |  |  |  |  101|     67|        return #name;
  |  |  ------------------
  |  |   25|     67|    DLX_ENUM_INT_REGISTER_ID_IMPL(R12)                                                             \
  |  |  ------------------
  |  |  |  |  100|      5|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 5, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|      5|        return #name;
  |  |  ------------------
  |  |   26|     50|    DLX_ENUM_INT_REGISTER_ID_IMPL(R13)                                                             \
  |  |  ------------------
  |  |  |  |  100|     50|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 50, False: 10.4k]
  |  |  |  |  ------------------
  |  |  |  |  101|     50|        return #name;
  |  |  ------------------
  |  |   27|     50|    DLX_ENUM_INT_REGISTER_ID_IMPL(R14)                                                             \
  |  |  ------------------
  |  |  |  |  100|      5|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 5, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|      5|        return #name;
  |  |  ------------------
  |  |   28|     65|    DLX_ENUM_INT_REGISTER_ID_IMPL(R15)                                                             \
  |  |  ------------------
  |  |  |  |  100|     65|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 65, False: 10.4k]
  |  |  |  |  ------------------
  |  |  |  |  101|     65|        return #name;
  |  |  ------------------
  |  |   29|    193|    DLX_ENUM_INT_REGISTER_ID_IMPL(R16)                                                             \
  |  |  ------------------
  |  |  |  |  100|    193|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 193, False: 10.3k]
  |  |  |  |  ------------------
  |  |  |  |  101|    193|        return #name;
  |  |  ------------------
  |  |   30|    193|    DLX_ENUM_INT_REGISTER_ID_IMPL(R17)                                                             \
  |  |  ------------------
  |  |  |  |  100|     22|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 22, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|     22|        return #name;
  |  |  ------------------
  |  |   31|     40|    DLX_ENUM_INT_REGISTER_ID_IMPL(R18)                                                             \
  |  |  ------------------
  |  |  |  |  100|     40|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 40, False: 10.4k]
  |  |  |  |  ------------------
  |  |  |  |  101|     40|        return #name;
  |  |  ------------------
  |  |   32|     40|    DLX_ENUM_INT_REGISTER_ID_IMPL(R19)                                                             \
  |  |  ------------------
  |  |  |  |  100|      9|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 9, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|      9|        return #name;
  |  |  ------------------
  |  |   33|    249|    DLX_ENUM_INT_REGISTER_ID_IMPL(R20)                                                             \
  |  |  ------------------
  |  |  |  |  100|    249|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 249, False: 10.2k]
  |  |  |  |  ------------------
  |  |  |  |  101|    249|        return #name;
  |  |  ------------------
  |  |   34|    249|    DLX_ENUM_INT_REGISTER_ID_IMPL(R21)                                                             \
  |  |  ------------------
  |  |  |  |  100|    210|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 210, False: 10.3k]
  |  |  |  |  ------------------
  |  |  |  |  101|    210|        return #name;
  |  |  ------------------
  |  |   35|    210|    DLX_ENUM_INT_REGISTER_ID_IMPL(R22)                                                             \
  |  |  ------------------
  |  |  |  |  100|      2|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 2, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|      2|        return #name;
  |  |  ------------------
  |  |   36|     37|    DLX_ENUM_INT_REGISTER_ID_IMPL(R23)                                                             \
  |  |  ------------------
  |  |  |  |  100|     37|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 37, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|     37|        return #name;
  |  |  ------------------
  |  |   37|     41|    DLX_ENUM_INT_REGISTER_ID_IMPL(R24)                                                             \
  |  |  ------------------
  |  |  |  |  100|     41|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 41, False: 10.4k]
  |  |  |  |  ------------------
  |  |  |  |  101|     41|        return #name;
  |  |  ------------------
  |  |   38|     41|    DLX_ENUM_INT_REGISTER_ID_IMPL(R25)                                                             \
  |  |  ------------------
  |  |  |  |  100|     19|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 19, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|     19|        return #name;
  |  |  ------------------
  |  |   39|    245|    DLX_ENUM_INT_REGISTER_ID_IMPL(R26)                                                             \
  |  |  ------------------
  |  |  |  |  100|    245|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 245, False: 10.2k]
  |  |  |  |  ------------------
  |  |  |  |  101|    245|        return #name;
  |  |  ------------------
  |  |   40|    245|    DLX_ENUM_INT_REGISTER_ID_IMPL(R27)                                                             \
  |  |  ------------------
  |  |  |  |  100|    187|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 187, False: 10.3k]
  |  |  |  |  ------------------
  |  |  |  |  101|    187|        return #name;
  |  |  ------------------
  |  |   41|    187|    DLX_ENUM_INT_REGISTER_ID_IMPL(R28)                                                             \
  |  |  ------------------
  |  |  |  |  100|     11|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 11, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|     11|        return #name;
  |  |  ------------------
  |  |   42|     11|    DLX_ENUM_INT_REGISTER_ID_IMPL(R29)                                                             \
  |  |  ------------------
  |  |  |  |  100|     10|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 10, False: 10.5k]
  |  |  |  |  ------------------
  |  |  |  |  101|     10|        return #name;
  |  |  ------------------
  |  |   43|    288|    DLX_ENUM_INT_REGISTER_ID_IMPL(R30)                                                             \
  |  |  ------------------
  |  |  |  |  100|    288|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 288, False: 10.2k]
  |  |  |  |  ------------------
  |  |  |  |  101|    288|        return #name;
  |  |  ------------------
  |  |   44|    288|    DLX_ENUM_INT_REGISTER_ID_IMPL(R31)
  |  |  ------------------
  |  |  |  |  100|    269|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (100:5): [True: 269, False: 10.2k]
  |  |  |  |  ------------------
  |  |  |  |  101|    269|        return #name;
  |  |  ------------------
  ------------------
  104|       |
  105|      0|#undef DLX_ENUM_INT_REGISTER_ID_IMPL
  106|       |
  107|      0|            default:
  ------------------
  |  Branch (107:13): [True: 0, False: 10.5k]
  ------------------
  108|      0|                PHI_ASSERT_NOT_REACHED();
  109|  10.5k|        }
  110|  10.5k|    }
_ZN3dlx9enum_nameINS_15FloatRegisterIDEEEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEET_:
  133|  4.44k|    {
  134|  4.44k|        switch (value)
  135|  4.44k|        {
  136|      0|#define DLX_ENUM_FLOAT_REGISTER_ID_IMPL(name)                                                      \
  137|      0|    case FloatRegisterID::name:                                                                    \
  138|      0|        return #name;
  139|       |
  140|      0|            DLX_ENUM_FLOAT_REGISTER_ID
  ------------------
  |  |   47|    155|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F0)                                                            \
  |  |  ------------------
  |  |  |  |  137|    155|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 155, False: 4.29k]
  |  |  |  |  ------------------
  |  |  |  |  138|    155|        return #name;
  |  |  ------------------
  |  |   48|    322|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F1)                                                            \
  |  |  ------------------
  |  |  |  |  137|    322|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 322, False: 4.12k]
  |  |  |  |  ------------------
  |  |  |  |  138|    322|        return #name;
  |  |  ------------------
  |  |   49|    322|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F2)                                                            \
  |  |  ------------------
  |  |  |  |  137|     19|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 19, False: 4.42k]
  |  |  |  |  ------------------
  |  |  |  |  138|     19|        return #name;
  |  |  ------------------
  |  |   50|     19|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F3)                                                            \
  |  |  ------------------
  |  |  |  |  137|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 2, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      2|        return #name;
  |  |  ------------------
  |  |   51|      4|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F4)                                                            \
  |  |  ------------------
  |  |  |  |  137|      4|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 4, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      4|        return #name;
  |  |  ------------------
  |  |   52|      4|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F5)                                                            \
  |  |  ------------------
  |  |  |  |  137|      3|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 3, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      3|        return #name;
  |  |  ------------------
  |  |   53|     12|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F6)                                                            \
  |  |  ------------------
  |  |  |  |  137|     12|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 12, False: 4.43k]
  |  |  |  |  ------------------
  |  |  |  |  138|     12|        return #name;
  |  |  ------------------
  |  |   54|     12|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F7)                                                            \
  |  |  ------------------
  |  |  |  |  137|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 5, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      5|        return #name;
  |  |  ------------------
  |  |   55|    115|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F8)                                                            \
  |  |  ------------------
  |  |  |  |  137|    115|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 115, False: 4.33k]
  |  |  |  |  ------------------
  |  |  |  |  138|    115|        return #name;
  |  |  ------------------
  |  |   56|    216|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F9)                                                            \
  |  |  ------------------
  |  |  |  |  137|    216|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 216, False: 4.23k]
  |  |  |  |  ------------------
  |  |  |  |  138|    216|        return #name;
  |  |  ------------------
  |  |   57|    216|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F10)                                                           \
  |  |  ------------------
  |  |  |  |  137|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 6, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      6|        return #name;
  |  |  ------------------
  |  |   58|      6|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F11)                                                           \
  |  |  ------------------
  |  |  |  |  137|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 1, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      1|        return #name;
  |  |  ------------------
  |  |   59|      2|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F12)                                                           \
  |  |  ------------------
  |  |  |  |  137|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 2, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      2|        return #name;
  |  |  ------------------
  |  |   60|      3|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F13)                                                           \
  |  |  ------------------
  |  |  |  |  137|      3|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 3, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      3|        return #name;
  |  |  ------------------
  |  |   61|      3|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F14)                                                           \
  |  |  ------------------
  |  |  |  |  137|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 2, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      2|        return #name;
  |  |  ------------------
  |  |   62|      6|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F15)                                                           \
  |  |  ------------------
  |  |  |  |  137|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 6, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      6|        return #name;
  |  |  ------------------
  |  |   63|    441|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F16)                                                           \
  |  |  ------------------
  |  |  |  |  137|    441|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 441, False: 4.00k]
  |  |  |  |  ------------------
  |  |  |  |  138|    441|        return #name;
  |  |  ------------------
  |  |   64|    441|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F17)                                                           \
  |  |  ------------------
  |  |  |  |  137|    100|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 100, False: 4.34k]
  |  |  |  |  ------------------
  |  |  |  |  138|    100|        return #name;
  |  |  ------------------
  |  |   65|    123|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F18)                                                           \
  |  |  ------------------
  |  |  |  |  137|    123|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 123, False: 4.32k]
  |  |  |  |  ------------------
  |  |  |  |  138|    123|        return #name;
  |  |  ------------------
  |  |   66|    123|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F19)                                                           \
  |  |  ------------------
  |  |  |  |  137|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 2, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      2|        return #name;
  |  |  ------------------
  |  |   67|  1.90k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F20)                                                           \
  |  |  ------------------
  |  |  |  |  137|  1.90k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 1.90k, False: 2.54k]
  |  |  |  |  ------------------
  |  |  |  |  138|  1.90k|        return #name;
  |  |  ------------------
  |  |   68|  1.90k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F21)                                                           \
  |  |  ------------------
  |  |  |  |  137|     24|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 24, False: 4.42k]
  |  |  |  |  ------------------
  |  |  |  |  138|     24|        return #name;
  |  |  ------------------
  |  |   69|     24|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F22)                                                           \
  |  |  ------------------
  |  |  |  |  137|      4|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 4, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      4|        return #name;
  |  |  ------------------
  |  |   70|      5|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F23)                                                           \
  |  |  ------------------
  |  |  |  |  137|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 5, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      5|        return #name;
  |  |  ------------------
  |  |   71|     33|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F24)                                                           \
  |  |  ------------------
  |  |  |  |  137|     33|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 33, False: 4.41k]
  |  |  |  |  ------------------
  |  |  |  |  138|     33|        return #name;
  |  |  ------------------
  |  |   72|     33|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F25)                                                           \
  |  |  ------------------
  |  |  |  |  137|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 1, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      1|        return #name;
  |  |  ------------------
  |  |   73|    761|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F26)                                                           \
  |  |  ------------------
  |  |  |  |  137|    761|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 761, False: 3.68k]
  |  |  |  |  ------------------
  |  |  |  |  138|    761|        return #name;
  |  |  ------------------
  |  |   74|    761|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F27)                                                           \
  |  |  ------------------
  |  |  |  |  137|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 5, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      5|        return #name;
  |  |  ------------------
  |  |   75|      6|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F28)                                                           \
  |  |  ------------------
  |  |  |  |  137|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 6, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      6|        return #name;
  |  |  ------------------
  |  |   76|      6|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F29)                                                           \
  |  |  ------------------
  |  |  |  |  137|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 2, False: 4.44k]
  |  |  |  |  ------------------
  |  |  |  |  138|      2|        return #name;
  |  |  ------------------
  |  |   77|     89|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F30)                                                           \
  |  |  ------------------
  |  |  |  |  137|     89|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 89, False: 4.35k]
  |  |  |  |  ------------------
  |  |  |  |  138|     89|        return #name;
  |  |  ------------------
  |  |   78|     89|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F31)
  |  |  ------------------
  |  |  |  |  137|     73|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (137:5): [True: 73, False: 4.37k]
  |  |  |  |  ------------------
  |  |  |  |  138|     73|        return #name;
  |  |  ------------------
  ------------------
  141|       |
  142|      0|#undef DLX_ENUM_FLOAT_REGISTER_ID_IMPL
  143|       |
  144|      0|            default:
  ------------------
  |  Branch (144:13): [True: 0, False: 4.44k]
  ------------------
  145|      0|                PHI_ASSERT_NOT_REACHED();
  146|  4.44k|        }
  147|  4.44k|    }

_ZN3dlx14StatusRegister9SetStatusEN3phi7booleanE:
   11|   480k|        {
   12|   480k|            m_Value = value;
   13|   480k|        }
_ZNK3dlx14StatusRegister3GetEv:
   16|   705k|        {
   17|   705k|            return m_Value;
   18|   705k|        }

Parser.cpp:_ZNK3dlx11TokenStream19find_first_token_ifIZNS_6Parser5ParseERS0_E3$_0EEPKNS_5TokenET_:
   58|  1.03k|        {
   59|       |#if defined(PHI_DEBUG)
   60|       |            PHI_ASSERT(m_Finialized);
   61|       |#endif
   62|       |
   63|  1.03k|            for (const Token& token : m_Tokens)
  ------------------
  |  Branch (63:37): [True: 17.3k, False: 0]
  ------------------
   64|  17.3k|            {
   65|  17.3k|                if (pred(token))
  ------------------
  |  Branch (65:21): [True: 1.03k, False: 16.3k]
  ------------------
   66|  1.03k|                {
   67|  1.03k|                    return &token;
   68|  1.03k|                }
   69|  17.3k|            }
   70|       |
   71|      0|            return nullptr;
   72|  1.03k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5Token4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEERNS4_7integerImEESC_EEEvDpOT_:
   24|  75.6k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|  75.6k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  75.6k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5TokenEEEEvDpOT_:
   24|   117k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|   117k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|   117k|        }
_ZN3dlx11TokenStream12emplace_backIJRNS_5Token4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEERNS5_7integerImEESD_EEEvDpOT_:
   24|  12.9k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|  12.9k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  12.9k|        }

_ZN3dlx13FloatRegister8SetValueEN3phi14floating_pointIfEE:
   10|   483k|    {
   11|   483k|        m_Value = val;
   12|   483k|    }
_ZNK3dlx13FloatRegister8GetValueEv:
   15|  2.03M|    {
   16|  2.03M|        return m_Value;
   17|  2.03M|    }

_ZN3dlx11InstructionC2ERKNS_15InstructionInfoEN3phi7integerImEE:
   19|  20.9k|    {}
_ZN3dlx11Instruction11SetArgumentEN3phi7integerIhEENS_19InstructionArgumentE:
   24|  14.1k|    {
   25|  14.1k|        PHI_ASSERT(argument_number < 3u);
   26|       |
   27|  14.1k|        switch (argument_number.unsafe())
   28|  14.1k|        {
   29|  5.94k|            case 0u:
  ------------------
  |  Branch (29:13): [True: 5.94k, False: 8.20k]
  ------------------
   30|  5.94k|                m_Arg1 = argument;
   31|  5.94k|                break;
   32|  4.78k|            case 1u:
  ------------------
  |  Branch (32:13): [True: 4.78k, False: 9.36k]
  ------------------
   33|  4.78k|                m_Arg2 = argument;
   34|  4.78k|                break;
   35|  3.42k|            case 2u:
  ------------------
  |  Branch (35:13): [True: 3.42k, False: 10.7k]
  ------------------
   36|  3.42k|                m_Arg3 = argument;
   37|  3.42k|                break;
   38|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
   39|      0|            default:
  ------------------
  |  Branch (39:13): [True: 0, False: 14.1k]
  ------------------
   40|      0|                PHI_ASSERT_NOT_REACHED();
   41|  14.1k|#endif
   42|  14.1k|        }
   43|  14.1k|    }
_ZNK3dlx11Instruction7ExecuteERNS_9ProcessorE:
   83|  4.82M|    {
   84|  4.82M|        m_Info.Execute(processor, m_Arg1, m_Arg2, m_Arg3);
   85|  4.82M|    }
_ZNK3dlx11Instruction7GetInfoEv:
   88|  4.82M|    {
   89|  4.82M|        return m_Info;
   90|  4.82M|    }

_ZN3dlx19InstructionArgumentC2Ev:
   24|  76.8k|    {}
_ZNK3dlx19InstructionArgument7GetTypeEv:
   27|  28.9M|    {
   28|  28.9M|        return m_Type;
   29|  28.9M|    }
_ZNK3dlx19InstructionArgument13AsRegisterIntEv:
   77|  6.17M|    {
   78|  6.17M|        PHI_ASSERT(m_Type == ArgumentType::IntRegister);
   79|       |
   80|  6.17M|        return register_int;
   81|  6.17M|    }
_ZNK3dlx19InstructionArgument15AsRegisterFloatEv:
   84|  1.58M|    {
   85|  1.58M|        PHI_ASSERT(m_Type == ArgumentType::FloatRegister);
   86|       |
   87|  1.58M|        return register_float;
   88|  1.58M|    }
_ZNK3dlx19InstructionArgument16AsImmediateValueEv:
   92|  1.05M|    {
   93|  1.05M|        PHI_ASSERT(m_Type == ArgumentType::ImmediateInteger);
   94|       |
   95|  1.05M|        return immediate_value;
   96|  1.05M|    }
_ZNK3dlx19InstructionArgument7AsLabelEv:
  107|   909k|    {
  108|   909k|        PHI_ASSERT(m_Type == ArgumentType::Label);
  109|       |
  110|   909k|        return label;
  111|   909k|    }
_ZN3dlx39ConstructInstructionArgumentRegisterIntENS_13IntRegisterIDE:
  172|  8.75k|    {
  173|  8.75k|        InstructionArgument arg;
  174|  8.75k|        arg.m_Type                   = ArgumentType::IntRegister;
  175|  8.75k|        arg.register_int.register_id = id;
  176|  8.75k|        return arg;
  177|  8.75k|    }
_ZN3dlx41ConstructInstructionArgumentRegisterFloatENS_15FloatRegisterIDE:
  180|  2.31k|    {
  181|  2.31k|        InstructionArgument arg;
  182|  2.31k|        arg.m_Type                     = ArgumentType::FloatRegister;
  183|  2.31k|        arg.register_float.register_id = id;
  184|  2.31k|        return arg;
  185|  2.31k|    }
_ZN3dlx42ConstructInstructionArgumentImmediateValueEs:
  188|  2.15k|    {
  189|  2.15k|        InstructionArgument arg;
  190|  2.15k|        arg.m_Type                       = ArgumentType::ImmediateInteger;
  191|  2.15k|        arg.immediate_value.signed_value = value;
  192|  2.15k|        return arg;
  193|  2.15k|    }
_ZN3dlx33ConstructInstructionArgumentLabelEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  206|    927|    {
  207|    927|        InstructionArgument arg;
  208|    927|        arg.m_Type           = ArgumentType::Label;
  209|    927|        arg.label.label_name = label_name;
  210|    927|        return arg;
  211|    927|    }

_ZN3dlx4impl3ADDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  350|   241k|        {
  351|   241k|            const auto& dest_reg = arg1.AsRegisterInt();
  352|   241k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  353|   241k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  354|       |
  355|   241k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  356|   241k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  357|       |
  358|   241k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  359|   241k|        }
_ZN3dlx4impl4ADDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  363|  28.5k|        {
  364|  28.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
  365|  28.5k|            const auto& src_reg   = arg2.AsRegisterInt();
  366|  28.5k|            const auto& imm_value = arg3.AsImmediateValue();
  367|       |
  368|  28.5k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  369|       |
  370|  28.5k|            Addition(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  371|  28.5k|        }
_ZN3dlx4impl4ADDUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  375|  47.3k|        {
  376|  47.3k|            const auto& dest_reg = arg1.AsRegisterInt();
  377|  47.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  378|  47.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  379|       |
  380|  47.3k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  381|  47.3k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  382|       |
  383|  47.3k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  384|  47.3k|        }
_ZN3dlx4impl5ADDUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  388|  18.7k|        {
  389|  18.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  390|  18.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  391|  18.7k|            const auto& imm_value = arg3.AsImmediateValue();
  392|       |
  393|  18.7k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  394|       |
  395|  18.7k|            Addition(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  396|  18.7k|        }
_ZN3dlx4impl4ADDFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  400|  16.9k|        {
  401|  16.9k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  402|  16.9k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  403|  16.9k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  404|       |
  405|  16.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  406|  16.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  407|       |
  408|  16.9k|            const phi::f32 new_value = lhs_value + rhs_value;
  409|       |
  410|  16.9k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  411|  16.9k|        }
_ZN3dlx4impl4ADDDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  415|  9.37k|        {
  416|  9.37k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  417|  9.37k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  418|  9.37k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  419|       |
  420|  9.37k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  421|  9.37k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  422|       |
  423|  9.37k|            const phi::f64 new_value = lhs_value + rhs_value;
  424|       |
  425|  9.37k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  426|  9.37k|        }
_ZN3dlx4impl3SUBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  430|  45.9k|        {
  431|  45.9k|            const auto& dest_reg = arg1.AsRegisterInt();
  432|  45.9k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  433|  45.9k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  434|       |
  435|  45.9k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  436|  45.9k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  437|       |
  438|  45.9k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  439|  45.9k|        }
_ZN3dlx4impl4SUBIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  443|  15.7k|        {
  444|  15.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  445|  15.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  446|  15.7k|            const auto& imm_value = arg3.AsImmediateValue();
  447|       |
  448|  15.7k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  449|       |
  450|  15.7k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  451|  15.7k|        }
_ZN3dlx4impl4SUBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  455|   117k|        {
  456|   117k|            const auto& dest_reg = arg1.AsRegisterInt();
  457|   117k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  458|   117k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  459|       |
  460|   117k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  461|   117k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  462|       |
  463|   117k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  464|   117k|        }
_ZN3dlx4impl5SUBUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  468|  19.0k|        {
  469|  19.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
  470|  19.0k|            const auto& src_reg   = arg2.AsRegisterInt();
  471|  19.0k|            const auto& imm_value = arg3.AsImmediateValue();
  472|       |
  473|  19.0k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  474|       |
  475|  19.0k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  476|  19.0k|        }
_ZN3dlx4impl4SUBFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  480|  22.7k|        {
  481|  22.7k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  482|  22.7k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  483|  22.7k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  484|       |
  485|  22.7k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  486|  22.7k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  487|       |
  488|  22.7k|            const phi::f32 new_value = lhs_value - rhs_value;
  489|       |
  490|  22.7k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  491|  22.7k|        }
_ZN3dlx4impl4SUBDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  495|  16.5k|        {
  496|  16.5k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  497|  16.5k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  498|  16.5k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  499|       |
  500|  16.5k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  501|  16.5k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  502|       |
  503|  16.5k|            const phi::f64 new_value = lhs_value - rhs_value;
  504|       |
  505|  16.5k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  506|  16.5k|        }
_ZN3dlx4impl4MULTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  510|  48.7k|        {
  511|  48.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  512|  48.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  513|  48.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  514|       |
  515|  48.7k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  516|  48.7k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  517|       |
  518|  48.7k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  519|  48.7k|        }
_ZN3dlx4impl5MULTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  523|  25.8k|        {
  524|  25.8k|            const auto& dest_reg  = arg1.AsRegisterInt();
  525|  25.8k|            const auto& src_reg   = arg2.AsRegisterInt();
  526|  25.8k|            const auto& imm_value = arg3.AsImmediateValue();
  527|       |
  528|  25.8k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  529|       |
  530|  25.8k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  531|  25.8k|        }
_ZN3dlx4impl5MULTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  535|  24.6k|        {
  536|  24.6k|            const auto& dest_reg = arg1.AsRegisterInt();
  537|  24.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  538|  24.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  539|       |
  540|  24.6k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  541|  24.6k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  542|       |
  543|  24.6k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  544|  24.6k|        }
_ZN3dlx4impl6MULTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  548|  31.6k|        {
  549|  31.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  550|  31.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  551|  31.6k|            const auto& imm_value = arg3.AsImmediateValue();
  552|       |
  553|  31.6k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  554|       |
  555|  31.6k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  556|  31.6k|        }
_ZN3dlx4impl5MULTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  560|  21.2k|        {
  561|  21.2k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  562|  21.2k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  563|  21.2k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  564|       |
  565|  21.2k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  566|  21.2k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  567|       |
  568|  21.2k|            const phi::f32 new_value = lhs_value * rhs_value;
  569|       |
  570|  21.2k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  571|  21.2k|        }
_ZN3dlx4impl5MULTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  575|  21.1k|        {
  576|  21.1k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  577|  21.1k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  578|  21.1k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  579|       |
  580|  21.1k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  581|  21.1k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  582|       |
  583|  21.1k|            const phi::f64 new_value = lhs_value * rhs_value;
  584|       |
  585|  21.1k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  586|  21.1k|        }
_ZN3dlx4impl3DIVERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  590|  6.17k|        {
  591|  6.17k|            const auto& dest_reg = arg1.AsRegisterInt();
  592|  6.17k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  593|  6.17k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  594|       |
  595|  6.17k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  596|  6.17k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  597|       |
  598|  6.17k|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  599|  6.17k|        }
_ZN3dlx4impl4DIVIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  603|      1|        {
  604|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  605|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  606|      1|            const auto& imm_value = arg3.AsImmediateValue();
  607|       |
  608|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  609|       |
  610|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  611|      1|        }
_ZN3dlx4impl4DIVUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  615|  9.50k|        {
  616|  9.50k|            const auto& dest_reg = arg1.AsRegisterInt();
  617|  9.50k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  618|  9.50k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  619|       |
  620|  9.50k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  621|  9.50k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  622|       |
  623|  9.50k|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  624|  9.50k|        }
_ZN3dlx4impl5DIVUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  628|      1|        {
  629|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  630|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  631|      1|            const auto& imm_value = arg3.AsImmediateValue();
  632|       |
  633|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  634|       |
  635|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  636|      1|        }
_ZN3dlx4impl4DIVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  640|      1|        {
  641|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  642|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  643|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  644|       |
  645|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  646|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  647|       |
  648|      1|            if (rhs_value.unsafe() == 0.0f)
  ------------------
  |  Branch (648:17): [True: 1, False: 0]
  ------------------
  649|      1|            {
  650|      1|                processor.Raise(Exception::DivideByZero);
  651|      1|                return;
  652|      1|            }
  653|       |
  654|      0|            const phi::f32 new_value = lhs_value / rhs_value;
  655|       |
  656|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  657|      0|        }
_ZN3dlx4impl4DIVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  661|      1|        {
  662|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  663|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  664|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  665|       |
  666|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  667|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  668|       |
  669|      1|            if (rhs_value.unsafe() == 0.0)
  ------------------
  |  Branch (669:17): [True: 1, False: 0]
  ------------------
  670|      1|            {
  671|      1|                processor.Raise(Exception::DivideByZero);
  672|      1|                return;
  673|      1|            }
  674|       |
  675|      0|            const phi::f64 new_value = lhs_value / rhs_value;
  676|       |
  677|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  678|      0|        }
_ZN3dlx4impl3SLLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  682|  56.3k|        {
  683|  56.3k|            const auto& dest_reg = arg1.AsRegisterInt();
  684|  56.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  685|  56.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  686|       |
  687|  56.3k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  688|  56.3k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  689|       |
  690|  56.3k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  691|  56.3k|        }
_ZN3dlx4impl4SLLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  695|  22.7k|        {
  696|  22.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  697|  22.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  698|  22.7k|            const auto& imm_value = arg3.AsImmediateValue();
  699|       |
  700|  22.7k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  701|  22.7k|            phi::i32 shift_value = imm_value.signed_value;
  702|       |
  703|  22.7k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  704|  22.7k|        }
_ZN3dlx4impl3SRLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  708|  59.2k|        {
  709|  59.2k|            const auto& dest_reg = arg1.AsRegisterInt();
  710|  59.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  711|  59.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  712|       |
  713|  59.2k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  714|  59.2k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  715|       |
  716|  59.2k|            ShiftRightLogical(processor, dest_reg.register_id, lhs_value, rhs_value);
  717|  59.2k|        }
_ZN3dlx4impl4SRLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  721|  28.1k|        {
  722|  28.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
  723|  28.1k|            const auto& src_reg   = arg2.AsRegisterInt();
  724|  28.1k|            const auto& imm_value = arg3.AsImmediateValue();
  725|       |
  726|  28.1k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  727|  28.1k|            phi::i32 shift_value = imm_value.signed_value;
  728|       |
  729|  28.1k|            ShiftRightLogical(processor, dest_reg.register_id, src_value, shift_value);
  730|  28.1k|        }
_ZN3dlx4impl3SLAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  734|  71.5k|        {
  735|  71.5k|            const auto& dest_reg = arg1.AsRegisterInt();
  736|  71.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  737|  71.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  738|       |
  739|  71.5k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  740|  71.5k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  741|       |
  742|  71.5k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  743|  71.5k|        }
_ZN3dlx4impl4SLAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  747|  27.9k|        {
  748|  27.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
  749|  27.9k|            const auto& src_reg   = arg2.AsRegisterInt();
  750|  27.9k|            const auto& imm_value = arg3.AsImmediateValue();
  751|       |
  752|  27.9k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  753|  27.9k|            phi::i32 shift_value = imm_value.signed_value;
  754|       |
  755|  27.9k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  756|  27.9k|        }
_ZN3dlx4impl3SRAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  760|  66.4k|        {
  761|  66.4k|            const auto& dest_reg = arg1.AsRegisterInt();
  762|  66.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  763|  66.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  764|       |
  765|  66.4k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  766|  66.4k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  767|       |
  768|  66.4k|            ShiftRightArithmetic(processor, dest_reg.register_id, lhs_value, rhs_value);
  769|  66.4k|        }
_ZN3dlx4impl4SRAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  773|  25.6k|        {
  774|  25.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  775|  25.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  776|  25.6k|            const auto& imm_value = arg3.AsImmediateValue();
  777|       |
  778|  25.6k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  779|  25.6k|            phi::i32 shift_value = imm_value.signed_value;
  780|       |
  781|  25.6k|            ShiftRightArithmetic(processor, dest_reg.register_id, src_value, shift_value);
  782|  25.6k|        }
_ZN3dlx4impl3ANDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  786|  22.7k|        {
  787|  22.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  788|  22.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  789|  22.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  790|       |
  791|  22.7k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  792|  22.7k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  793|  22.7k|            phi::i32 new_value = lhs_value.unsafe() & rhs_value.unsafe();
  794|       |
  795|  22.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  796|  22.7k|        }
_ZN3dlx4impl4ANDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  800|  59.4k|        {
  801|  59.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
  802|  59.4k|            const auto& src_reg   = arg2.AsRegisterInt();
  803|  59.4k|            const auto& imm_value = arg3.AsImmediateValue();
  804|       |
  805|  59.4k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  806|  59.4k|            phi::i32 new_value = src_value.unsafe() & imm_value.signed_value.unsafe();
  807|       |
  808|  59.4k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  809|  59.4k|        }
_ZN3dlx4impl2ORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  813|  13.5k|        {
  814|  13.5k|            const auto& dest_reg = arg1.AsRegisterInt();
  815|  13.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  816|  13.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  817|       |
  818|  13.5k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  819|  13.5k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  820|  13.5k|            phi::i32 new_value = lhs_value.unsafe() | rhs_value.unsafe();
  821|       |
  822|  13.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  823|  13.5k|        }
_ZN3dlx4impl3ORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  827|  21.6k|        {
  828|  21.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  829|  21.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  830|  21.6k|            const auto& imm_value = arg3.AsImmediateValue();
  831|       |
  832|  21.6k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  833|  21.6k|            phi::i32 new_value = src_value.unsafe() | imm_value.signed_value.unsafe();
  834|       |
  835|  21.6k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  836|  21.6k|        }
_ZN3dlx4impl3XORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  840|  20.8k|        {
  841|  20.8k|            const auto& dest_reg = arg1.AsRegisterInt();
  842|  20.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  843|  20.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  844|       |
  845|  20.8k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  846|  20.8k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  847|  20.8k|            phi::i32 new_value = lhs_value.unsafe() ^ rhs_value.unsafe();
  848|       |
  849|  20.8k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  850|  20.8k|        }
_ZN3dlx4impl4XORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  854|   188k|        {
  855|   188k|            const auto& dest_reg  = arg1.AsRegisterInt();
  856|   188k|            const auto& src_reg   = arg2.AsRegisterInt();
  857|   188k|            const auto& imm_value = arg3.AsImmediateValue();
  858|       |
  859|   188k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  860|   188k|            phi::i32 new_value = src_value.unsafe() ^ imm_value.signed_value.unsafe();
  861|       |
  862|   188k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  863|   188k|        }
_ZN3dlx4impl3SLTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  867|  11.7k|        {
  868|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  869|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  870|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  871|       |
  872|  11.7k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  873|  11.7k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  874|       |
  875|  11.7k|            const phi::i32 new_value = (lhs_value < rhs_value ? 1 : 0);
  ------------------
  |  Branch (875:41): [True: 1, False: 11.7k]
  ------------------
  876|       |
  877|  11.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  878|  11.7k|        }
_ZN3dlx4impl4SLTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  882|  24.9k|        {
  883|  24.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
  884|  24.9k|            const auto& src_reg   = arg2.AsRegisterInt();
  885|  24.9k|            const auto& imm_value = arg3.AsImmediateValue();
  886|       |
  887|  24.9k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  888|       |
  889|  24.9k|            const phi::i32 new_value = (src_value < imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (889:41): [True: 0, False: 24.9k]
  ------------------
  890|       |
  891|  24.9k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  892|  24.9k|        }
_ZN3dlx4impl4SLTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  896|  11.7k|        {
  897|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  898|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  899|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  900|       |
  901|  11.7k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  902|  11.7k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  903|       |
  904|  11.7k|            const phi::u32 new_value = (lhs_value < rhs_value ? 1u : 0u);
  ------------------
  |  Branch (904:41): [True: 1, False: 11.7k]
  ------------------
  905|       |
  906|  11.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  907|  11.7k|        }
_ZN3dlx4impl5SLTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  911|  51.4k|        {
  912|  51.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
  913|  51.4k|            const auto& src_reg   = arg2.AsRegisterInt();
  914|  51.4k|            const auto& imm_value = arg3.AsImmediateValue();
  915|       |
  916|  51.4k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  917|       |
  918|  51.4k|            const phi::u32 new_value = (src_value < imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (918:41): [True: 0, False: 51.4k]
  ------------------
  919|       |
  920|  51.4k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  921|  51.4k|        }
_ZN3dlx4impl3LTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  925|  14.0k|        {
  926|  14.0k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  927|  14.0k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  928|       |
  929|  14.0k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  930|  14.0k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  931|       |
  932|  14.0k|            const phi::boolean new_value = (lhs_value < rhs_value);
  933|       |
  934|  14.0k|            processor.SetFPSRValue(new_value);
  935|  14.0k|        }
_ZN3dlx4impl3LTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  939|  22.7k|        {
  940|  22.7k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  941|  22.7k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  942|       |
  943|  22.7k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  944|  22.7k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  945|       |
  946|  22.7k|            const phi::boolean new_value = (lhs_value < rhs_value);
  947|       |
  948|  22.7k|            processor.SetFPSRValue(new_value);
  949|  22.7k|        }
_ZN3dlx4impl3SGTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  953|  11.7k|        {
  954|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  955|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  956|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  957|       |
  958|  11.7k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  959|  11.7k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  960|       |
  961|  11.7k|            const phi::i32 new_value = (lhs_value > rhs_value ? 1 : 0);
  ------------------
  |  Branch (961:41): [True: 0, False: 11.7k]
  ------------------
  962|       |
  963|  11.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  964|  11.7k|        }
_ZN3dlx4impl4SGTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  968|  29.4k|        {
  969|  29.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
  970|  29.4k|            const auto& src_reg   = arg2.AsRegisterInt();
  971|  29.4k|            const auto& imm_value = arg3.AsImmediateValue();
  972|       |
  973|  29.4k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  974|       |
  975|  29.4k|            const phi::i32 new_value = (src_value > imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (975:41): [True: 1.00k, False: 28.4k]
  ------------------
  976|       |
  977|  29.4k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  978|  29.4k|        }
_ZN3dlx4impl4SGTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  982|  10.2k|        {
  983|  10.2k|            const auto& dest_reg = arg1.AsRegisterInt();
  984|  10.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  985|  10.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  986|       |
  987|  10.2k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  988|  10.2k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  989|       |
  990|  10.2k|            const phi::u32 new_value = (lhs_value > rhs_value ? 1u : 0u);
  ------------------
  |  Branch (990:41): [True: 0, False: 10.2k]
  ------------------
  991|       |
  992|  10.2k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  993|  10.2k|        }
_ZN3dlx4impl5SGTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  997|  21.5k|        {
  998|  21.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
  999|  21.5k|            const auto& src_reg   = arg2.AsRegisterInt();
 1000|  21.5k|            const auto& imm_value = arg3.AsImmediateValue();
 1001|       |
 1002|  21.5k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1003|       |
 1004|  21.5k|            const phi::u32 new_value = (src_value > imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1004:41): [True: 0, False: 21.5k]
  ------------------
 1005|       |
 1006|  21.5k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1007|  21.5k|        }
_ZN3dlx4impl3GTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1011|  88.0k|        {
 1012|  88.0k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1013|  88.0k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1014|       |
 1015|  88.0k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1016|  88.0k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1017|       |
 1018|  88.0k|            const phi::boolean new_value = (lhs_value > rhs_value);
 1019|       |
 1020|  88.0k|            processor.SetFPSRValue(new_value);
 1021|  88.0k|        }
_ZN3dlx4impl3GTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1025|   194k|        {
 1026|   194k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1027|   194k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1028|       |
 1029|   194k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1030|   194k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1031|       |
 1032|   194k|            const phi::boolean new_value = (lhs_value > rhs_value);
 1033|       |
 1034|   194k|            processor.SetFPSRValue(new_value);
 1035|   194k|        }
_ZN3dlx4impl3SLEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1039|  21.7k|        {
 1040|  21.7k|            const auto& dest_reg = arg1.AsRegisterInt();
 1041|  21.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1042|  21.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1043|       |
 1044|  21.7k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1045|  21.7k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1046|       |
 1047|  21.7k|            const phi::i32 new_value = (lhs_value <= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1047:41): [True: 21.7k, False: 1]
  ------------------
 1048|       |
 1049|  21.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1050|  21.7k|        }
_ZN3dlx4impl4SLEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1054|  22.7k|        {
 1055|  22.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1056|  22.7k|            const auto& src_reg   = arg2.AsRegisterInt();
 1057|  22.7k|            const auto& imm_value = arg3.AsImmediateValue();
 1058|       |
 1059|  22.7k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1060|       |
 1061|  22.7k|            const phi::i32 new_value = (src_value <= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1061:41): [True: 22.7k, False: 0]
  ------------------
 1062|       |
 1063|  22.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1064|  22.7k|        }
_ZN3dlx4impl4SLEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1068|  16.4k|        {
 1069|  16.4k|            const auto& dest_reg = arg1.AsRegisterInt();
 1070|  16.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1071|  16.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1072|       |
 1073|  16.4k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1074|  16.4k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1075|       |
 1076|  16.4k|            const phi::u32 new_value = (lhs_value <= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1076:41): [True: 16.4k, False: 0]
  ------------------
 1077|       |
 1078|  16.4k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1079|  16.4k|        }
_ZN3dlx4impl5SLEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1083|  83.7k|        {
 1084|  83.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1085|  83.7k|            const auto& src_reg   = arg2.AsRegisterInt();
 1086|  83.7k|            const auto& imm_value = arg3.AsImmediateValue();
 1087|       |
 1088|  83.7k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1089|       |
 1090|  83.7k|            const phi::u32 new_value = (src_value <= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1090:41): [True: 71.0k, False: 12.6k]
  ------------------
 1091|       |
 1092|  83.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1093|  83.7k|        }
_ZN3dlx4impl3LEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1097|  18.8k|        {
 1098|  18.8k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1099|  18.8k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1100|       |
 1101|  18.8k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1102|  18.8k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1103|       |
 1104|  18.8k|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1105|       |
 1106|  18.8k|            processor.SetFPSRValue(new_value);
 1107|  18.8k|        }
_ZN3dlx4impl3LEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1111|  21.3k|        {
 1112|  21.3k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1113|  21.3k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1114|       |
 1115|  21.3k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1116|  21.3k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1117|       |
 1118|  21.3k|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1119|       |
 1120|  21.3k|            processor.SetFPSRValue(new_value);
 1121|  21.3k|        }
_ZN3dlx4impl3SGEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1125|  14.4k|        {
 1126|  14.4k|            const auto& dest_reg = arg1.AsRegisterInt();
 1127|  14.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1128|  14.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1129|       |
 1130|  14.4k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1131|  14.4k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1132|       |
 1133|  14.4k|            const phi::i32 new_value = (lhs_value >= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1133:41): [True: 14.4k, False: 0]
  ------------------
 1134|       |
 1135|  14.4k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1136|  14.4k|        }
_ZN3dlx4impl4SGEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1140|   166k|        {
 1141|   166k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1142|   166k|            const auto& src_reg   = arg2.AsRegisterInt();
 1143|   166k|            const auto& imm_value = arg3.AsImmediateValue();
 1144|       |
 1145|   166k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1146|       |
 1147|   166k|            const phi::i32 new_value = (src_value >= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1147:41): [True: 164k, False: 2.08k]
  ------------------
 1148|       |
 1149|   166k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1150|   166k|        }
_ZN3dlx4impl4SGEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1154|  11.9k|        {
 1155|  11.9k|            const auto& dest_reg = arg1.AsRegisterInt();
 1156|  11.9k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1157|  11.9k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1158|       |
 1159|  11.9k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1160|  11.9k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1161|       |
 1162|  11.9k|            const phi::u32 new_value = (lhs_value >= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1162:41): [True: 11.9k, False: 0]
  ------------------
 1163|       |
 1164|  11.9k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1165|  11.9k|        }
_ZN3dlx4impl5SGEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1169|  25.7k|        {
 1170|  25.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1171|  25.7k|            const auto& src_reg   = arg2.AsRegisterInt();
 1172|  25.7k|            const auto& imm_value = arg3.AsImmediateValue();
 1173|       |
 1174|  25.7k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1175|       |
 1176|  25.7k|            const phi::u32 new_value = (src_value >= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1176:41): [True: 25.7k, False: 0]
  ------------------
 1177|       |
 1178|  25.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1179|  25.7k|        }
_ZN3dlx4impl3GEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1183|  17.9k|        {
 1184|  17.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1185|  17.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1186|       |
 1187|  17.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1188|  17.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1189|       |
 1190|  17.9k|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1191|       |
 1192|  17.9k|            processor.SetFPSRValue(new_value);
 1193|  17.9k|        }
_ZN3dlx4impl3GEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1197|  23.7k|        {
 1198|  23.7k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1199|  23.7k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1200|       |
 1201|  23.7k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1202|  23.7k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1203|       |
 1204|  23.7k|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1205|       |
 1206|  23.7k|            processor.SetFPSRValue(new_value);
 1207|  23.7k|        }
_ZN3dlx4impl3SEQERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1211|  16.4k|        {
 1212|  16.4k|            const auto& dest_reg = arg1.AsRegisterInt();
 1213|  16.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1214|  16.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1215|       |
 1216|  16.4k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1217|  16.4k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1218|       |
 1219|  16.4k|            const phi::i32 new_value = (lhs_value == rhs_value ? 1 : 0);
  ------------------
  |  Branch (1219:41): [True: 14.9k, False: 1.42k]
  ------------------
 1220|       |
 1221|  16.4k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1222|  16.4k|        }
_ZN3dlx4impl4SEQIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1226|  19.5k|        {
 1227|  19.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1228|  19.5k|            const auto& src_reg   = arg2.AsRegisterInt();
 1229|  19.5k|            const auto& imm_value = arg3.AsImmediateValue();
 1230|       |
 1231|  19.5k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1232|       |
 1233|  19.5k|            const phi::i32 new_value = (src_value == imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1233:41): [True: 19.5k, False: 0]
  ------------------
 1234|       |
 1235|  19.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1236|  19.5k|        }
_ZN3dlx4impl4SEQUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1240|  86.3k|        {
 1241|  86.3k|            const auto& dest_reg = arg1.AsRegisterInt();
 1242|  86.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1243|  86.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1244|       |
 1245|  86.3k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1246|  86.3k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1247|       |
 1248|  86.3k|            const phi::u32 new_value = (lhs_value == rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1248:41): [True: 79.7k, False: 6.56k]
  ------------------
 1249|       |
 1250|  86.3k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1251|  86.3k|        }
_ZN3dlx4impl5SEQUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1255|  28.1k|        {
 1256|  28.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1257|  28.1k|            const auto& src_reg   = arg2.AsRegisterInt();
 1258|  28.1k|            const auto& imm_value = arg3.AsImmediateValue();
 1259|       |
 1260|  28.1k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1261|       |
 1262|  28.1k|            const phi::u32 new_value = (src_value == imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1262:41): [True: 28.1k, False: 0]
  ------------------
 1263|       |
 1264|  28.1k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1265|  28.1k|        }
_ZN3dlx4impl3EQFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1269|  26.9k|        {
 1270|  26.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1271|  26.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1272|       |
 1273|  26.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1274|  26.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1275|       |
 1276|  26.9k|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1277|       |
 1278|  26.9k|            processor.SetFPSRValue(new_value);
 1279|  26.9k|        }
_ZN3dlx4impl3EQDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1283|  13.3k|        {
 1284|  13.3k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1285|  13.3k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1286|       |
 1287|  13.3k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1288|  13.3k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1289|       |
 1290|  13.3k|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1291|       |
 1292|  13.3k|            processor.SetFPSRValue(new_value);
 1293|  13.3k|        }
_ZN3dlx4impl3SNEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1297|  18.6k|        {
 1298|  18.6k|            const auto& dest_reg = arg1.AsRegisterInt();
 1299|  18.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1300|  18.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1301|       |
 1302|  18.6k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1303|  18.6k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1304|       |
 1305|  18.6k|            const phi::i32 new_value = (lhs_value != rhs_value ? 1 : 0);
  ------------------
  |  Branch (1305:41): [True: 5.00k, False: 13.6k]
  ------------------
 1306|       |
 1307|  18.6k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1308|  18.6k|        }
_ZN3dlx4impl4SNEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1312|  26.3k|        {
 1313|  26.3k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1314|  26.3k|            const auto& src_reg   = arg2.AsRegisterInt();
 1315|  26.3k|            const auto& imm_value = arg3.AsImmediateValue();
 1316|       |
 1317|  26.3k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1318|       |
 1319|  26.3k|            const phi::i32 new_value = (src_value != imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1319:41): [True: 0, False: 26.3k]
  ------------------
 1320|       |
 1321|  26.3k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1322|  26.3k|        }
_ZN3dlx4impl4SNEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1326|  22.7k|        {
 1327|  22.7k|            const auto& dest_reg = arg1.AsRegisterInt();
 1328|  22.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1329|  22.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1330|       |
 1331|  22.7k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1332|  22.7k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1333|       |
 1334|  22.7k|            const phi::u32 new_value = (lhs_value != rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1334:41): [True: 1, False: 22.7k]
  ------------------
 1335|       |
 1336|  22.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1337|  22.7k|        }
_ZN3dlx4impl5SNEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1341|  25.5k|        {
 1342|  25.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1343|  25.5k|            const auto& src_reg   = arg2.AsRegisterInt();
 1344|  25.5k|            const auto& imm_value = arg3.AsImmediateValue();
 1345|       |
 1346|  25.5k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1347|       |
 1348|  25.5k|            const phi::u32 new_value = (src_value != imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1348:41): [True: 3.56k, False: 21.9k]
  ------------------
 1349|       |
 1350|  25.5k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1351|  25.5k|        }
_ZN3dlx4impl3NEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1355|  18.1k|        {
 1356|  18.1k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1357|  18.1k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1358|       |
 1359|  18.1k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1360|  18.1k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1361|       |
 1362|  18.1k|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1363|       |
 1364|  18.1k|            processor.SetFPSRValue(new_value);
 1365|  18.1k|        }
_ZN3dlx4impl3NEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1369|  17.0k|        {
 1370|  17.0k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1371|  17.0k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1372|       |
 1373|  17.0k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1374|  17.0k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1375|       |
 1376|  17.0k|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1377|       |
 1378|  17.0k|            processor.SetFPSRValue(new_value);
 1379|  17.0k|        }
_ZN3dlx4impl4BEQZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1383|  56.4k|        {
 1384|  56.4k|            const auto& test_reg   = arg1.AsRegisterInt();
 1385|  56.4k|            const auto& jump_label = arg2.AsLabel();
 1386|       |
 1387|  56.4k|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1388|       |
 1389|  56.4k|            if (test_value == 0)
  ------------------
  |  Branch (1389:17): [True: 36.1k, False: 20.3k]
  ------------------
 1390|  36.1k|            {
 1391|  36.1k|                JumpToLabel(processor, jump_label.label_name);
 1392|  36.1k|            }
 1393|  56.4k|        }
_ZN3dlx4impl4BNEZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1397|  50.4k|        {
 1398|  50.4k|            const auto& test_reg   = arg1.AsRegisterInt();
 1399|  50.4k|            const auto& jump_label = arg2.AsLabel();
 1400|       |
 1401|  50.4k|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1402|       |
 1403|  50.4k|            if (test_value != 0)
  ------------------
  |  Branch (1403:17): [True: 26.1k, False: 24.3k]
  ------------------
 1404|  26.1k|            {
 1405|  26.1k|                JumpToLabel(processor, jump_label.label_name);
 1406|  26.1k|            }
 1407|  50.4k|        }
_ZN3dlx4impl4BFPTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1411|  36.1k|        {
 1412|  36.1k|            const auto& jump_label = arg1.AsLabel();
 1413|       |
 1414|  36.1k|            phi::boolean test_value = processor.GetFPSRValue();
 1415|       |
 1416|  36.1k|            if (test_value)
  ------------------
  |  Branch (1416:17): [True: 23.0k, False: 13.0k]
  ------------------
 1417|  23.0k|            {
 1418|  23.0k|                JumpToLabel(processor, jump_label.label_name);
 1419|  23.0k|            }
 1420|  36.1k|        }
_ZN3dlx4impl4BFPFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1424|   669k|        {
 1425|   669k|            const auto& jump_label = arg1.AsLabel();
 1426|       |
 1427|   669k|            phi::boolean test_value = processor.GetFPSRValue();
 1428|       |
 1429|   669k|            if (!test_value)
  ------------------
  |  Branch (1429:17): [True: 652k, False: 16.9k]
  ------------------
 1430|   652k|            {
 1431|   652k|                JumpToLabel(processor, jump_label.label_name);
 1432|   652k|            }
 1433|   669k|        }
_ZN3dlx4impl1JERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1437|  52.5k|        {
 1438|  52.5k|            const auto& jump_label = arg1.AsLabel();
 1439|       |
 1440|  52.5k|            JumpToLabel(processor, jump_label.label_name);
 1441|  52.5k|        }
_ZN3dlx4impl2JRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1445|  65.6k|        {
 1446|  65.6k|            const auto& jump_register = arg1.AsRegisterInt();
 1447|       |
 1448|  65.6k|            JumpToRegister(processor, jump_register.register_id);
 1449|  65.6k|        }
_ZN3dlx4impl3JALERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1453|  44.4k|        {
 1454|  44.4k|            const auto& jump_label = arg1.AsLabel();
 1455|       |
 1456|  44.4k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1457|  44.4k|                                                  processor.GetNextProgramCounter());
 1458|       |
 1459|  44.4k|            JumpToLabel(processor, jump_label.label_name);
 1460|  44.4k|        }
_ZN3dlx4impl4JALRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1464|   556k|        {
 1465|   556k|            const auto& jump_register = arg1.AsRegisterInt();
 1466|       |
 1467|   556k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1468|   556k|                                                  processor.GetNextProgramCounter());
 1469|       |
 1470|   556k|            JumpToRegister(processor, jump_register.register_id);
 1471|   556k|        }
_ZN3dlx4impl3LHIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1475|  12.3k|        {
 1476|  12.3k|            const IntRegisterID dest_reg  = arg1.AsRegisterInt().register_id;
 1477|  12.3k|            std::int32_t        imm_value = arg2.AsImmediateValue().signed_value.unsafe();
 1478|       |
 1479|  12.3k|            imm_value = static_cast<std::int32_t>((imm_value << 16) & 0xFFFF0000);
 1480|       |
 1481|  12.3k|            processor.IntRegisterSetSignedValue(dest_reg, imm_value);
 1482|  12.3k|        }
_ZN3dlx4impl2LBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1486|      1|        {
 1487|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1488|       |
 1489|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1490|       |
 1491|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1491:17): [True: 0, False: 1]
  ------------------
 1492|      0|            {
 1493|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1494|      0|                return;
 1495|      0|            }
 1496|       |
 1497|      1|            phi::i32 address = optional_address.value();
 1498|       |
 1499|      1|            auto optional_value =
 1500|      1|                    processor.GetMemory().LoadByte(static_cast<std::size_t>(address.unsafe()));
 1501|       |
 1502|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1502:17): [True: 1, False: 0]
  ------------------
 1503|      1|            {
 1504|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1505|      1|                DLX_ERROR("Failed to load byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1506|      1|                return;
 1507|      1|            }
 1508|       |
 1509|      0|            phi::i32 value = optional_value.value();
 1510|       |
 1511|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1512|      0|        }
_ZN3dlx4impl3LBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1516|      1|        {
 1517|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1518|       |
 1519|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1520|       |
 1521|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1521:17): [True: 0, False: 1]
  ------------------
 1522|      0|            {
 1523|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1524|      0|                return;
 1525|      0|            }
 1526|       |
 1527|      1|            phi::i32 address = optional_address.value();
 1528|       |
 1529|      1|            auto optional_value = processor.GetMemory().LoadUnsignedByte(
 1530|      1|                    static_cast<std::size_t>(address.unsafe()));
 1531|       |
 1532|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1532:17): [True: 1, False: 0]
  ------------------
 1533|      1|            {
 1534|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1535|      1|                DLX_ERROR("Failed to load unsigned byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1536|      1|                return;
 1537|      1|            }
 1538|       |
 1539|      0|            phi::u32 value = optional_value.value();
 1540|       |
 1541|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1542|      0|        }
_ZN3dlx4impl2LHERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1546|      1|        {
 1547|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1548|       |
 1549|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1550|       |
 1551|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1551:17): [True: 0, False: 1]
  ------------------
 1552|      0|            {
 1553|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1554|      0|                return;
 1555|      0|            }
 1556|       |
 1557|      1|            phi::i32 address = optional_address.value();
 1558|       |
 1559|      1|            auto optional_value =
 1560|      1|                    processor.GetMemory().LoadHalfWord(static_cast<std::size_t>(address.unsafe()));
 1561|       |
 1562|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1562:17): [True: 1, False: 0]
  ------------------
 1563|      1|            {
 1564|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1565|      1|                DLX_ERROR("Failed to load half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1566|      1|                return;
 1567|      1|            }
 1568|       |
 1569|      0|            phi::i32 value = optional_value.value();
 1570|       |
 1571|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1572|      0|        }
_ZN3dlx4impl3LHUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1576|      3|        {
 1577|      3|            const auto& dest_reg = arg1.AsRegisterInt();
 1578|       |
 1579|      3|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1580|       |
 1581|      3|            if (!optional_address.has_value())
  ------------------
  |  Branch (1581:17): [True: 0, False: 3]
  ------------------
 1582|      0|            {
 1583|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1584|      0|                return;
 1585|      0|            }
 1586|       |
 1587|      3|            phi::i32 address = optional_address.value();
 1588|       |
 1589|      3|            auto optional_value = processor.GetMemory().LoadUnsignedHalfWord(
 1590|      3|                    static_cast<std::size_t>(address.unsafe()));
 1591|       |
 1592|      3|            if (!optional_value.has_value())
  ------------------
  |  Branch (1592:17): [True: 3, False: 0]
  ------------------
 1593|      3|            {
 1594|      3|                processor.Raise(Exception::AddressOutOfBounds);
 1595|      3|                DLX_ERROR("Failed to load unsigned half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1596|      3|                return;
 1597|      3|            }
 1598|       |
 1599|      0|            phi::u32 value = optional_value.value();
 1600|       |
 1601|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1602|      0|        }
_ZN3dlx4impl2LWERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1606|      1|        {
 1607|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1608|       |
 1609|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1610|       |
 1611|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1611:17): [True: 0, False: 1]
  ------------------
 1612|      0|            {
 1613|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1614|      0|                return;
 1615|      0|            }
 1616|       |
 1617|      1|            phi::i32 address = optional_address.value();
 1618|       |
 1619|      1|            auto optional_value =
 1620|      1|                    processor.GetMemory().LoadWord(static_cast<std::size_t>(address.unsafe()));
 1621|       |
 1622|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1622:17): [True: 1, False: 0]
  ------------------
 1623|      1|            {
 1624|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1625|      1|                DLX_ERROR("Failed to load word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1626|      1|                return;
 1627|      1|            }
 1628|       |
 1629|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1630|      0|        }
_ZN3dlx4impl3LWUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1634|      1|        {
 1635|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1636|       |
 1637|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1638|       |
 1639|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1639:17): [True: 0, False: 1]
  ------------------
 1640|      0|            {
 1641|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1642|      0|                return;
 1643|      0|            }
 1644|       |
 1645|      1|            phi::i32 address = optional_address.value();
 1646|       |
 1647|      1|            auto optional_value = processor.GetMemory().LoadUnsignedWord(
 1648|      1|                    static_cast<std::size_t>(address.unsafe()));
 1649|       |
 1650|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1650:17): [True: 1, False: 0]
  ------------------
 1651|      1|            {
 1652|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1653|      1|                DLX_ERROR("Failed to load unsigned word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1654|      1|                return;
 1655|      1|            }
 1656|       |
 1657|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1658|      0|        }
_ZN3dlx4impl2LFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1662|      1|        {
 1663|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1664|       |
 1665|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1666|       |
 1667|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1667:17): [True: 0, False: 1]
  ------------------
 1668|      0|            {
 1669|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1670|      0|                return;
 1671|      0|            }
 1672|       |
 1673|      1|            phi::i32 address = optional_address.value();
 1674|       |
 1675|      1|            auto optional_value =
 1676|      1|                    processor.GetMemory().LoadFloat(static_cast<std::size_t>(address.unsafe()));
 1677|       |
 1678|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1678:17): [True: 1, False: 0]
  ------------------
 1679|      1|            {
 1680|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1681|      1|                DLX_ERROR("Failed to load float at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1682|      1|                return;
 1683|      1|            }
 1684|       |
 1685|      0|            processor.FloatRegisterSetFloatValue(dest_reg.register_id, optional_value.value());
 1686|      0|        }
_ZN3dlx4impl2LDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1690|      1|        {
 1691|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1692|       |
 1693|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1694|       |
 1695|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1695:17): [True: 0, False: 1]
  ------------------
 1696|      0|            {
 1697|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1698|      0|                return;
 1699|      0|            }
 1700|       |
 1701|      1|            phi::i32 address = optional_address.value();
 1702|       |
 1703|      1|            auto optional_value =
 1704|      1|                    processor.GetMemory().LoadDouble(static_cast<std::size_t>(address.unsafe()));
 1705|       |
 1706|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1706:17): [True: 1, False: 0]
  ------------------
 1707|      1|            {
 1708|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1709|      1|                DLX_ERROR("Failed to load double at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1710|      1|                return;
 1711|      1|            }
 1712|       |
 1713|      0|            processor.FloatRegisterSetDoubleValue(dest_reg.register_id, optional_value.value());
 1714|      0|        }
_ZN3dlx4impl4MOVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1938|  26.6k|        {
 1939|  26.6k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1940|  26.6k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1941|       |
 1942|  26.6k|            const phi::f32 source_value = processor.FloatRegisterGetFloatValue(source_reg);
 1943|       |
 1944|  26.6k|            processor.FloatRegisterSetFloatValue(dest_reg, source_value);
 1945|  26.6k|        }
_ZN3dlx4impl4MOVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1949|  12.1k|        {
 1950|  12.1k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1951|  12.1k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1952|       |
 1953|  12.1k|            const phi::f64 source_value = processor.FloatRegisterGetDoubleValue(source_reg);
 1954|       |
 1955|  12.1k|            processor.FloatRegisterSetDoubleValue(dest_reg, source_value);
 1956|  12.1k|        }
_ZN3dlx4impl7MOVFP2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1960|  10.2k|        {
 1961|  10.2k|            const IntRegisterID   dest_reg   = arg1.AsRegisterInt().register_id;
 1962|  10.2k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1963|       |
 1964|  10.2k|            const float source_value = processor.FloatRegisterGetFloatValue(source_reg).unsafe();
 1965|       |
 1966|  10.2k|            const std::int32_t moved_value = *reinterpret_cast<const std::int32_t*>(&source_value);
 1967|       |
 1968|  10.2k|            processor.IntRegisterSetSignedValue(dest_reg, moved_value);
 1969|  10.2k|        }
_ZN3dlx4impl7MOVI2FPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1973|  19.6k|        {
 1974|  19.6k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1975|  19.6k|            const IntRegisterID   source_reg = arg2.AsRegisterInt().register_id;
 1976|       |
 1977|  19.6k|            const std::int32_t source_value =
 1978|  19.6k|                    processor.IntRegisterGetSignedValue(source_reg).unsafe();
 1979|       |
 1980|  19.6k|            const float moved_value = *reinterpret_cast<const float*>(&source_value);
 1981|       |
 1982|  19.6k|            processor.FloatRegisterSetFloatValue(dest_reg, moved_value);
 1983|  19.6k|        }
_ZN3dlx4impl6CVTF2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1987|  14.2k|        {
 1988|  14.2k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 1989|  14.2k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 1990|       |
 1991|  14.2k|            const phi::f32 src_value = processor.FloatRegisterGetFloatValue(src_reg);
 1992|       |
 1993|  14.2k|            processor.FloatRegisterSetDoubleValue(dest_reg, src_value);
 1994|  14.2k|        }
_ZN3dlx4impl6CVTF2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1998|  24.2k|        {
 1999|  24.2k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2000|  24.2k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2001|       |
 2002|  24.2k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2003|  24.2k|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2004|  24.2k|            const float        converted_value_float =
 2005|  24.2k|                    *reinterpret_cast<const float*>(&converted_value_int);
 2006|       |
 2007|  24.2k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2008|  24.2k|        }
_ZN3dlx4impl6CVTD2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2012|  11.1k|        {
 2013|  11.1k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2014|  11.1k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2015|       |
 2016|  11.1k|            const double src_value       = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2017|  11.1k|            const float  converted_value = static_cast<float>(src_value);
 2018|       |
 2019|  11.1k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value);
 2020|  11.1k|        }
_ZN3dlx4impl6CVTD2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2024|  15.3k|        {
 2025|  15.3k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2026|  15.3k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2027|       |
 2028|  15.3k|            const double       src_value = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2029|  15.3k|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2030|  15.3k|            const float        converted_value_float =
 2031|  15.3k|                    *reinterpret_cast<const float*>(&converted_value_int);
 2032|       |
 2033|  15.3k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2034|  15.3k|        }
_ZN3dlx4impl6CVTI2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2038|  23.0k|        {
 2039|  23.0k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2040|  23.0k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2041|       |
 2042|  23.0k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2043|  23.0k|            const std::int32_t converted_value_int =
 2044|  23.0k|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2045|  23.0k|            const float converted_value_float = static_cast<float>(converted_value_int);
 2046|       |
 2047|  23.0k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2048|  23.0k|        }
_ZN3dlx4impl6CVTI2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2052|  11.7k|        {
 2053|  11.7k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2054|  11.7k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2055|       |
 2056|  11.7k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2057|  11.7k|            const std::int32_t converted_value_int =
 2058|  11.7k|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2059|  11.7k|            const double converted_value_double = static_cast<double>(converted_value_int);
 2060|       |
 2061|  11.7k|            processor.FloatRegisterSetDoubleValue(dest_reg, converted_value_double);
 2062|  11.7k|        }
_ZN3dlx4impl4TRAPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2066|      1|        {
 2067|      1|            processor.Raise(Exception::Trap);
 2068|      1|        }
_ZN3dlx4impl4HALTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2072|      8|        {
 2073|      8|            processor.Raise(Exception::Halt);
 2074|      8|        }
_ZN3dlx4impl3NOPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2078|   378k|        {
 2079|       |            /* Do nothing */
 2080|   378k|        }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  168|   269k|    {
  169|   269k|        phi::i64 res = phi::i64(lhs) + rhs;
  170|       |
  171|   269k|        SafeWriteInteger(processor, dest_reg, res);
  172|   269k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIlEE:
  123|   412k|    {
  124|   412k|        static const constexpr phi::i64 min = phi::i32::limits_type::min();
  125|   412k|        static const constexpr phi::i64 max = phi::i32::limits_type::max();
  126|       |
  127|       |        // Check for underflow
  128|   412k|        if (value < min)
  ------------------
  |  Branch (128:13): [True: 24.6k, False: 387k]
  ------------------
  129|  24.6k|        {
  130|  24.6k|            processor.Raise(Exception::Underflow);
  131|       |
  132|  24.6k|            value = max + (value % (min - 1));
  133|  24.6k|        }
  134|       |        // Check for overflow
  135|   387k|        else if (value > max)
  ------------------
  |  Branch (135:18): [True: 21.0k, False: 366k]
  ------------------
  136|  21.0k|        {
  137|  21.0k|            processor.Raise(Exception::Overflow);
  138|       |
  139|  21.0k|            value = min + (value % (max + 1));
  140|  21.0k|        }
  141|       |
  142|   412k|        PHI_ASSERT(value >= min);
  143|   412k|        PHI_ASSERT(value <= max);
  144|       |
  145|   412k|        processor.IntRegisterSetSignedValue(dest_reg, static_cast<std::int32_t>(value.unsafe()));
  146|   412k|    }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  176|  66.1k|    {
  177|  66.1k|        phi::u64 res = phi::u64(lhs) + rhs;
  178|       |
  179|  66.1k|        SafeWriteInteger(processor, dest_reg, res);
  180|  66.1k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerImEE:
  150|   268k|    {
  151|   268k|        static constexpr const phi::u64 max = phi::u32::limits_type::max();
  152|       |
  153|       |        // Check for overflow
  154|   268k|        if (value > max)
  ------------------
  |  Branch (154:13): [True: 26.6k, False: 242k]
  ------------------
  155|  26.6k|        {
  156|  26.6k|            processor.Raise(Exception::Overflow);
  157|       |
  158|  26.6k|            value %= max + 1u;
  159|  26.6k|        }
  160|       |
  161|   268k|        PHI_ASSERT(value <= max);
  162|       |
  163|   268k|        processor.IntRegisterSetUnsignedValue(dest_reg, static_cast<std::uint32_t>(value.unsafe()));
  164|   268k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  184|  61.7k|    {
  185|  61.7k|        phi::i64 res = phi::i64(lhs) - rhs;
  186|       |
  187|  61.7k|        SafeWriteInteger(processor, dest_reg, res);
  188|  61.7k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  192|   136k|    {
  193|   136k|        constexpr phi::u32 max = phi::u32::limits_type::max();
  194|       |
  195|   136k|        if (lhs < rhs)
  ------------------
  |  Branch (195:13): [True: 38.4k, False: 98.4k]
  ------------------
  196|  38.4k|        {
  197|  38.4k|            processor.Raise(Exception::Underflow);
  198|       |
  199|  38.4k|            phi::u64 res = max - rhs + lhs + 1u;
  200|  38.4k|            SafeWriteInteger(processor, dest_reg, res);
  201|  38.4k|            return;
  202|  38.4k|        }
  203|       |
  204|  98.4k|        phi::u64 res = phi::u64(lhs) - rhs;
  205|       |
  206|  98.4k|        SafeWriteInteger(processor, dest_reg, res);
  207|  98.4k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  211|  74.5k|    {
  212|  74.5k|        phi::i64 res = phi::i64(lhs) * rhs;
  213|       |
  214|  74.5k|        SafeWriteInteger(processor, dest_reg, res);
  215|  74.5k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  219|  56.3k|    {
  220|  56.3k|        phi::u64 res = phi::u64(lhs) * rhs;
  221|       |
  222|  56.3k|        SafeWriteInteger(processor, dest_reg, res);
  223|  56.3k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  227|  6.18k|    {
  228|  6.18k|        if (rhs == 0)
  ------------------
  |  Branch (228:13): [True: 2, False: 6.17k]
  ------------------
  229|      2|        {
  230|      2|            processor.Raise(Exception::DivideByZero);
  231|      2|            return;
  232|      2|        }
  233|       |
  234|  6.17k|        phi::i64 res = phi::i64(lhs) / rhs;
  235|       |
  236|  6.17k|        SafeWriteInteger(processor, dest_reg, res);
  237|  6.17k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  241|  9.50k|    {
  242|  9.50k|        if (rhs == 0u)
  ------------------
  |  Branch (242:13): [True: 2, False: 9.50k]
  ------------------
  243|      2|        {
  244|      2|            processor.Raise(Exception::DivideByZero);
  245|      2|            return;
  246|      2|        }
  247|       |
  248|  9.50k|        phi::u64 res = phi::u64(lhs) / rhs;
  249|       |
  250|  9.50k|        SafeWriteInteger(processor, dest_reg, res);
  251|  9.50k|    }
InstructionImplementation.cpp:_ZN3dlxL9ShiftLeftERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  324|   178k|    {
  325|   178k|        if (shift > 31)
  ------------------
  |  Branch (325:13): [True: 9.49k, False: 169k]
  ------------------
  326|  9.49k|        {
  327|  9.49k|            processor.Raise(Exception::BadShift);
  328|       |
  329|       |            // Just set register to 0
  330|  9.49k|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  331|  9.49k|            return;
  332|  9.49k|        }
  333|       |
  334|       |        // Negative shifts are undefined behavior
  335|   169k|        if (shift < 0)
  ------------------
  |  Branch (335:13): [True: 18.4k, False: 150k]
  ------------------
  336|  18.4k|        {
  337|  18.4k|            processor.Raise(Exception::BadShift);
  338|  18.4k|            return;
  339|  18.4k|        }
  340|       |
  341|   150k|        phi::i32 new_value = base.unsafe() << shift.unsafe();
  342|       |
  343|   150k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  344|   150k|    }
InstructionImplementation.cpp:_ZN3dlxL17ShiftRightLogicalERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  255|  87.4k|    {
  256|       |        // Prevent undefined behavior by shifting by more than 31
  257|  87.4k|        if (shift > 31)
  ------------------
  |  Branch (257:13): [True: 6.76k, False: 80.6k]
  ------------------
  258|  6.76k|        {
  259|  6.76k|            processor.Raise(Exception::BadShift);
  260|       |
  261|       |            // Just set register to 0
  262|  6.76k|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  263|  6.76k|            return;
  264|  6.76k|        }
  265|       |
  266|       |        // Do nothing when shifting by zero to prevent undefined behavior
  267|  80.6k|        if (shift == 0)
  ------------------
  |  Branch (267:13): [True: 48.4k, False: 32.2k]
  ------------------
  268|  48.4k|        {
  269|  48.4k|            processor.IntRegisterSetSignedValue(dest_reg, base);
  270|  48.4k|            return;
  271|  48.4k|        }
  272|       |
  273|       |        // Negative shifts are undefiend behavior
  274|  32.2k|        if (shift < 0)
  ------------------
  |  Branch (274:13): [True: 5.95k, False: 26.2k]
  ------------------
  275|  5.95k|        {
  276|  5.95k|            processor.Raise(Exception::BadShift);
  277|  5.95k|            return;
  278|  5.95k|        }
  279|       |
  280|  26.2k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  281|       |
  282|  26.2k|        new_value = clear_top_n_bits(new_value.unsafe(), shift.unsafe());
  283|       |
  284|  26.2k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  285|  26.2k|    }
InstructionImplementation.cpp:_ZN3dlxL16clear_top_n_bitsEii:
   28|  26.2k|    {
   29|  26.2k|        PHI_ASSERT(n > 0 && n < 32, "Would invoke undefined behavior");
   30|       |
   31|  26.2k|        return value & ~(-1 << (32 - n));
   32|  26.2k|    }
InstructionImplementation.cpp:_ZN3dlxL20ShiftRightArithmeticERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  289|  92.0k|    {
  290|       |        // Prevent undefined behavior by shifting by more than 31
  291|  92.0k|        if (shift > 31)
  ------------------
  |  Branch (291:13): [True: 8.08k, False: 83.9k]
  ------------------
  292|  8.08k|        {
  293|  8.08k|            processor.Raise(Exception::BadShift);
  294|       |
  295|       |            // Is negative ie. sign bit is set
  296|  8.08k|            if (base < 0)
  ------------------
  |  Branch (296:17): [True: 3.18k, False: 4.89k]
  ------------------
  297|  3.18k|            {
  298|       |                // Set every byte to 1
  299|  3.18k|                processor.IntRegisterSetSignedValue(dest_reg, ~0);
  300|  3.18k|            }
  301|  4.89k|            else
  302|  4.89k|            {
  303|       |                // Set every byte to 0
  304|  4.89k|                processor.IntRegisterSetSignedValue(dest_reg, 0);
  305|  4.89k|            }
  306|  8.08k|            return;
  307|  8.08k|        }
  308|       |
  309|       |        // Negative shifts are undefined behavior
  310|  83.9k|        if (shift < 0)
  ------------------
  |  Branch (310:13): [True: 20.6k, False: 63.2k]
  ------------------
  311|  20.6k|        {
  312|  20.6k|            processor.Raise(Exception::BadShift);
  313|  20.6k|            return;
  314|  20.6k|        }
  315|       |
  316|  63.2k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  317|       |
  318|  63.2k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  319|  63.2k|    }
InstructionImplementation.cpp:_ZN3dlxL11JumpToLabelERNS_9ProcessorEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   37|   835k|    {
   38|       |        // Lookup the label
   39|   835k|        const phi::observer_ptr<ParsedProgram> program = processor.GetCurrentProgramm();
   40|   835k|        PHI_ASSERT(program != nullptr);
   41|   835k|        PHI_ASSERT(!label_name.is_empty(), "Can't jump to empty label");
   42|       |
   43|   835k|        if (program->m_JumpData.find(label_name) == program->m_JumpData.end())
  ------------------
  |  Branch (43:13): [True: 53, False: 835k]
  ------------------
   44|     53|        {
   45|     53|            DLX_ERROR("Unable to find jump label {}", label_name);
  ------------------
  |  |    9|     53|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   46|     53|            processor.Raise(Exception::UnknownLabel);
   47|     53|            return;
   48|     53|        }
   49|       |
   50|   835k|        const std::uint32_t jump_point = program->m_JumpData.at(label_name);
   51|   835k|        PHI_ASSERT(jump_point < program->m_Instructions.size(), "Jump point out of bounds");
   52|       |
   53|       |        // Set program counter
   54|   835k|        processor.SetNextProgramCounter(jump_point);
   55|   835k|    }
InstructionImplementation.cpp:_ZN3dlxL14JumpToRegisterERNS_9ProcessorENS_13IntRegisterIDE:
   58|   622k|    {
   59|   622k|        phi::u32 address = processor.IntRegisterGetUnsignedValue(reg_id);
   60|       |
   61|   622k|        phi::u32 max_address =
   62|   622k|                static_cast<std::uint32_t>(processor.GetCurrentProgramm()->m_Instructions.size());
   63|   622k|        if (address >= max_address)
  ------------------
  |  Branch (63:13): [True: 9, False: 622k]
  ------------------
   64|      9|        {
   65|      9|            processor.Raise(Exception::AddressOutOfBounds);
   66|      9|            return;
   67|      9|        }
   68|       |
   69|   622k|        processor.SetNextProgramCounter(address.unsafe());
   70|   622k|    }
InstructionImplementation.cpp:_ZN3dlxL19GetLoadStoreAddressERNS_9ProcessorENS_19InstructionArgumentE:
   99|     10|    {
  100|     10|        if (argument.GetType() == ArgumentType::ImmediateInteger)
  ------------------
  |  Branch (100:13): [True: 10, False: 0]
  ------------------
  101|     10|        {
  102|     10|            const auto& imm_value = argument.AsImmediateValue();
  103|       |
  104|     10|            if (imm_value.signed_value < 0)
  ------------------
  |  Branch (104:17): [True: 0, False: 10]
  ------------------
  105|      0|            {
  106|      0|                return {};
  107|      0|            }
  108|       |
  109|     10|            return imm_value.signed_value;
  110|     10|        }
  111|       |
  112|      0|        PHI_ASSERT(argument.GetType() == ArgumentType::AddressDisplacement);
  113|       |
  114|      0|        const auto& adr_displacement = argument.AsAddressDisplacement();
  115|      0|        return CalculateDisplacementAddress(processor, adr_displacement);
  116|     10|    }

_ZNK3dlx15InstructionInfo7ExecuteERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
   11|  4.82M|    {
   12|  4.82M|        PHI_ASSERT(m_Executor, "No execution function defined");
   13|       |
   14|       |        // Make sure non arguments are marked as unknown
   15|  4.82M|        PHI_ASSERT(arg1.GetType() != ArgumentType::Unknown, "Arg1 type is unknown");
   16|  4.82M|        PHI_ASSERT(arg2.GetType() != ArgumentType::Unknown, "Arg2 type is unknown");
   17|  4.82M|        PHI_ASSERT(arg3.GetType() != ArgumentType::Unknown, "Arg3 type is unknown");
   18|       |
   19|       |        // Make sure argument types match
   20|  4.82M|        PHI_ASSERT(ArgumentTypeIncludes(arg1.GetType(), m_Arg1Type),
   21|  4.82M|                   "Unexpected argument type for arg1");
   22|  4.82M|        PHI_ASSERT(ArgumentTypeIncludes(arg2.GetType(), m_Arg2Type),
   23|  4.82M|                   "Unexpected argument type for arg2");
   24|  4.82M|        PHI_ASSERT(ArgumentTypeIncludes(arg3.GetType(), m_Arg3Type),
   25|  4.82M|                   "Unexpected argument type for arg3");
   26|       |
   27|       |        // Execute the instruction using the specified executor
   28|  4.82M|        m_Executor(processor, arg1, arg2, arg3);
   29|  4.82M|    }

_ZN3dlx20LookUpIntructionInfoENS_6OpCodeE:
  452|  20.9k|    {
  453|  20.9k|        return instruction_table.at(static_cast<std::size_t>(instruction));
  454|  20.9k|    }

_ZN3dlx11IntRegisterC2Ev:
   13|     32|    {}
_ZN3dlx11IntRegister14SetSignedValueEN3phi7integerIiEE:
   16|  1.22M|    {
   17|  1.22M|        m_ValueSigned = val;
   18|  1.22M|    }
_ZN3dlx11IntRegister16SetUnsignedValueEN3phi7integerIjEE:
   21|  1.08M|    {
   22|  1.08M|        m_ValueUnsigned = val;
   23|  1.08M|    }
_ZNK3dlx11IntRegister14GetSignedValueEv:
   26|  2.35M|    {
   27|  2.35M|        return m_ValueSigned;
   28|  2.35M|    }
_ZNK3dlx11IntRegister16GetUnsignedValueEv:
   31|  1.64M|    {
   32|  1.64M|        return m_ValueUnsigned;
   33|  1.64M|    }
_ZNK3dlx11IntRegister10IsReadOnlyEv:
   36|  2.72M|    {
   37|  2.72M|        return m_IsReadOnly;
   38|  2.72M|    }
_ZN3dlx11IntRegister11SetReadOnlyEN3phi7booleanE:
   41|      1|    {
   42|      1|        m_IsReadOnly = read_only;
   43|      1|    }

_ZN3dlx11MemoryBlockC2EN3phi7integerImEES3_:
   16|      1|    {
   17|      1|        m_Values.resize(starting_size.unsafe());
   18|      1|    }
_ZNK3dlx11MemoryBlock8LoadByteEN3phi7integerImEE:
   21|      1|    {
   22|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (22:13): [True: 1, False: 0]
  ------------------
   23|      1|        {
   24|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   25|      1|            return {};
   26|      1|        }
   27|       |
   28|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   29|       |
   30|      0|        return m_Values[raw_address].signed_value;
   31|      1|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedByteEN3phi7integerImEE:
   34|      1|    {
   35|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (35:13): [True: 1, False: 0]
  ------------------
   36|      1|        {
   37|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   38|      1|            return {};
   39|      1|        }
   40|       |
   41|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   42|      0|        return m_Values[raw_address].unsigned_value;
   43|      1|    }
_ZNK3dlx11MemoryBlock12LoadHalfWordEN3phi7integerImEE:
   46|      1|    {
   47|      1|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (47:13): [True: 1, False: 0]
  ------------------
   48|      1|        {
   49|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   50|      1|            return {};
   51|      1|        }
   52|       |
   53|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   54|       |
   55|      0|        if (!IsAddressAlignedCorrectly(raw_address, 2u))
  ------------------
  |  Branch (55:13): [True: 0, False: 0]
  ------------------
   56|      0|        {
   57|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   58|      0|            return {};
   59|      0|        }
   60|       |
   61|      0|        return *reinterpret_cast<const std::int16_t*>(&m_Values[raw_address].signed_value);
   62|      0|    }
_ZNK3dlx11MemoryBlock20LoadUnsignedHalfWordEN3phi7integerImEE:
   65|      3|    {
   66|      3|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (66:13): [True: 3, False: 0]
  ------------------
   67|      3|        {
   68|      3|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   69|      3|            return {};
   70|      3|        }
   71|       |
   72|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   73|       |
   74|      0|        if (!IsAddressAlignedCorrectly(raw_address, 2u))
  ------------------
  |  Branch (74:13): [True: 0, False: 0]
  ------------------
   75|      0|        {
   76|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   77|      0|            return {};
   78|      0|        }
   79|       |
   80|      0|        return *reinterpret_cast<const std::uint16_t*>(&m_Values[raw_address].unsigned_value);
   81|      0|    }
_ZNK3dlx11MemoryBlock8LoadWordEN3phi7integerImEE:
   84|      1|    {
   85|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (85:13): [True: 1, False: 0]
  ------------------
   86|      1|        {
   87|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   88|      1|            return {};
   89|      1|        }
   90|       |
   91|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   92|       |
   93|      0|        if (!IsAddressAlignedCorrectly(raw_address, 4u))
  ------------------
  |  Branch (93:13): [True: 0, False: 0]
  ------------------
   94|      0|        {
   95|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   96|      0|            return {};
   97|      0|        }
   98|       |
   99|      0|        return *reinterpret_cast<const std::int32_t*>(&m_Values[raw_address].signed_value);
  100|      0|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedWordEN3phi7integerImEE:
  103|      1|    {
  104|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (104:13): [True: 1, False: 0]
  ------------------
  105|      1|        {
  106|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  107|      1|            return {};
  108|      1|        }
  109|       |
  110|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  111|       |
  112|      0|        if (!IsAddressAlignedCorrectly(raw_address, 4u))
  ------------------
  |  Branch (112:13): [True: 0, False: 0]
  ------------------
  113|      0|        {
  114|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  115|      0|            return {};
  116|      0|        }
  117|       |
  118|      0|        return *reinterpret_cast<const std::uint32_t*>(&m_Values[raw_address].unsigned_value);
  119|      0|    }
_ZNK3dlx11MemoryBlock9LoadFloatEN3phi7integerImEE:
  122|      1|    {
  123|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (123:13): [True: 1, False: 0]
  ------------------
  124|      1|        {
  125|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  126|      1|            return {};
  127|      1|        }
  128|       |
  129|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  130|       |
  131|      0|        if (!IsAddressAlignedCorrectly(raw_address, sizeof(phi::f32)))
  ------------------
  |  Branch (131:13): [True: 0, False: 0]
  ------------------
  132|      0|        {
  133|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  134|      0|            return {};
  135|      0|        }
  136|       |
  137|      0|        return *reinterpret_cast<const float*>(&m_Values[raw_address].signed_value);
  138|      0|    }
_ZNK3dlx11MemoryBlock10LoadDoubleEN3phi7integerImEE:
  141|      1|    {
  142|      1|        if (!IsAddressValid(address, 8u))
  ------------------
  |  Branch (142:13): [True: 1, False: 0]
  ------------------
  143|      1|        {
  144|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  145|      1|            return {};
  146|      1|        }
  147|       |
  148|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  149|       |
  150|      0|        if (!IsAddressAlignedCorrectly(raw_address, sizeof(phi::f64)))
  ------------------
  |  Branch (150:13): [True: 0, False: 0]
  ------------------
  151|      0|        {
  152|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  153|      0|            return {};
  154|      0|        }
  155|       |
  156|      0|        return *reinterpret_cast<const double*>(&m_Values[(raw_address)].signed_value);
  157|      0|    }
_ZNK3dlx11MemoryBlock14IsAddressValidEN3phi7integerImEES3_:
  268|     10|    {
  269|       |        // Cannot access anything before the starting address
  270|     10|        if (address < m_StartingAddress)
  ------------------
  |  Branch (270:13): [True: 10, False: 0]
  ------------------
  271|     10|        {
  272|     10|            return false;
  273|     10|        }
  274|       |
  275|       |        // Check if address + size will overflow
  276|      0|        if (phi::detail::will_addition_error(phi::detail::arithmetic_tag_for<phi::size_t>{},
  ------------------
  |  Branch (276:13): [True: 0, False: 0]
  ------------------
  277|      0|                                             address.unsafe(), size.unsafe()))
  278|      0|        {
  279|      0|            return false;
  280|      0|        }
  281|       |
  282|       |        // Check if m_StartingAddress + m_Values.size() will overflow
  283|      0|        if (phi::detail::will_addition_error(phi::detail::arithmetic_tag_for<phi::size_t>{},
  ------------------
  |  Branch (283:13): [True: 0, False: 0]
  ------------------
  284|      0|                                             m_StartingAddress.unsafe(), m_Values.size()))
  285|      0|        {
  286|      0|            return false;
  287|      0|        }
  288|       |
  289|       |        // Check if address is out of bounds
  290|      0|        if ((address + size) > (m_StartingAddress + m_Values.size()))
  ------------------
  |  Branch (290:13): [True: 0, False: 0]
  ------------------
  291|      0|        {
  292|      0|            return false;
  293|      0|        }
  294|       |
  295|       |        // Otherwise this is a valid address
  296|      0|        return true;
  297|      0|    }
_ZN3dlx11MemoryBlock5ClearEv:
  306|  4.10k|    {
  307|  4.10k|        for (auto& val : m_Values)
  ------------------
  |  Branch (307:24): [True: 4.10M, False: 4.10k]
  ------------------
  308|  4.10M|        {
  309|  4.10M|            val.signed_value = 0;
  310|  4.10M|        }
  311|  4.10k|    }

_ZN3dlx14StringToOpCodeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   23|  70.2k|    {
   24|  70.2k|        switch (token.length().unsafe())
   25|  70.2k|        {
   26|       |            // 1 character OpCodes
   27|  7.97k|            case 1: {
  ------------------
  |  Branch (27:13): [True: 7.97k, False: 62.3k]
  ------------------
   28|  7.97k|                const char c1 = token[0u];
   29|       |
   30|  7.97k|                if (ice(c1, 'J'))
  ------------------
  |  Branch (30:21): [True: 3.27k, False: 4.70k]
  ------------------
   31|  3.27k|                {
   32|  3.27k|                    return OpCode::J;
   33|  3.27k|                }
   34|  4.70k|                break;
   35|  7.97k|            }
   36|       |
   37|       |            // 2 character OpCodes
   38|  7.43k|            case 2: {
  ------------------
  |  Branch (38:13): [True: 7.43k, False: 62.8k]
  ------------------
   39|  7.43k|                const char c1 = token[0u];
   40|  7.43k|                const char c2 = token[1u];
   41|       |
   42|  7.43k|                switch (c1)
  ------------------
  |  Branch (42:25): [True: 3.32k, False: 4.10k]
  ------------------
   43|  7.43k|                {
   44|    170|                    case 'J':
  ------------------
  |  Branch (44:21): [True: 170, False: 7.26k]
  ------------------
   45|    340|                    case 'j':
  ------------------
  |  Branch (45:21): [True: 170, False: 7.26k]
  ------------------
   46|    340|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (46:29): [True: 156, False: 184]
  ------------------
   47|    156|                        {
   48|    156|                            return OpCode::JR;
   49|    156|                        }
   50|    184|                        break;
   51|       |
   52|    862|                    case 'L':
  ------------------
  |  Branch (52:21): [True: 862, False: 6.56k]
  ------------------
   53|  1.24k|                    case 'l':
  ------------------
  |  Branch (53:21): [True: 387, False: 7.04k]
  ------------------
   54|  1.24k|                        switch (c2)
  ------------------
  |  Branch (54:33): [True: 71, False: 1.17k]
  ------------------
   55|  1.24k|                        {
   56|     74|                            case 'B':
  ------------------
  |  Branch (56:29): [True: 74, False: 1.17k]
  ------------------
   57|    151|                            case 'b':
  ------------------
  |  Branch (57:29): [True: 77, False: 1.17k]
  ------------------
   58|    151|                                return OpCode::LB;
   59|     67|                            case 'D':
  ------------------
  |  Branch (59:29): [True: 67, False: 1.18k]
  ------------------
   60|    133|                            case 'd':
  ------------------
  |  Branch (60:29): [True: 66, False: 1.18k]
  ------------------
   61|    133|                                return OpCode::LD;
   62|     67|                            case 'F':
  ------------------
  |  Branch (62:29): [True: 67, False: 1.18k]
  ------------------
   63|    306|                            case 'f':
  ------------------
  |  Branch (63:29): [True: 239, False: 1.01k]
  ------------------
   64|    306|                                return OpCode::LF;
   65|     85|                            case 'H':
  ------------------
  |  Branch (65:29): [True: 85, False: 1.16k]
  ------------------
   66|    175|                            case 'h':
  ------------------
  |  Branch (66:29): [True: 90, False: 1.15k]
  ------------------
   67|    175|                                return OpCode::LH;
   68|    347|                            case 'W':
  ------------------
  |  Branch (68:29): [True: 347, False: 902]
  ------------------
   69|    413|                            case 'w':
  ------------------
  |  Branch (69:29): [True: 66, False: 1.18k]
  ------------------
   70|    413|                                return OpCode::LW;
   71|  1.24k|                        }
   72|     71|                        break;
   73|    206|                    case 'O':
  ------------------
  |  Branch (73:21): [True: 206, False: 7.22k]
  ------------------
   74|  1.12k|                    case 'o':
  ------------------
  |  Branch (74:21): [True: 921, False: 6.51k]
  ------------------
   75|  1.12k|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (75:29): [True: 280, False: 847]
  ------------------
   76|    280|                        {
   77|    280|                            return OpCode::OR;
   78|    280|                        }
   79|    847|                        break;
   80|    956|                    case 'S':
  ------------------
  |  Branch (80:21): [True: 956, False: 6.47k]
  ------------------
   81|  1.39k|                    case 's':
  ------------------
  |  Branch (81:21): [True: 437, False: 6.99k]
  ------------------
   82|  1.39k|                        switch (c2)
  ------------------
  |  Branch (82:33): [True: 71, False: 1.32k]
  ------------------
   83|  1.39k|                        {
   84|    206|                            case 'B':
  ------------------
  |  Branch (84:29): [True: 206, False: 1.18k]
  ------------------
   85|    273|                            case 'b':
  ------------------
  |  Branch (85:29): [True: 67, False: 1.32k]
  ------------------
   86|    273|                                return OpCode::SB;
   87|     69|                            case 'D':
  ------------------
  |  Branch (87:29): [True: 69, False: 1.32k]
  ------------------
   88|    262|                            case 'd':
  ------------------
  |  Branch (88:29): [True: 193, False: 1.20k]
  ------------------
   89|    262|                                return OpCode::SD;
   90|    408|                            case 'F':
  ------------------
  |  Branch (90:29): [True: 408, False: 985]
  ------------------
   91|    474|                            case 'f':
  ------------------
  |  Branch (91:29): [True: 66, False: 1.32k]
  ------------------
   92|    474|                                return OpCode::SF;
   93|     66|                            case 'H':
  ------------------
  |  Branch (93:29): [True: 66, False: 1.32k]
  ------------------
   94|    178|                            case 'h':
  ------------------
  |  Branch (94:29): [True: 112, False: 1.28k]
  ------------------
   95|    178|                                return OpCode::SH;
   96|     68|                            case 'w':
  ------------------
  |  Branch (96:29): [True: 68, False: 1.32k]
  ------------------
   97|    135|                            case 'W':
  ------------------
  |  Branch (97:29): [True: 67, False: 1.32k]
  ------------------
   98|    135|                                return OpCode::SW;
   99|  1.39k|                        }
  100|     71|                        break;
  101|  7.43k|                }
  102|  4.49k|                break;
  103|  7.43k|            }
  104|       |
  105|       |            // 3 character OpCodes
  106|  20.8k|            case 3: {
  ------------------
  |  Branch (106:13): [True: 20.8k, False: 49.4k]
  ------------------
  107|  20.8k|                const char c1 = token[0u];
  108|  20.8k|                const char c2 = token[1u];
  109|  20.8k|                const char c3 = token[2u];
  110|       |
  111|  20.8k|                switch (c1)
  ------------------
  |  Branch (111:25): [True: 3.25k, False: 17.5k]
  ------------------
  112|  20.8k|                {
  113|  1.36k|                    case 'A':
  ------------------
  |  Branch (113:21): [True: 1.36k, False: 19.4k]
  ------------------
  114|  1.46k|                    case 'a':
  ------------------
  |  Branch (114:21): [True: 101, False: 20.7k]
  ------------------
  115|  1.46k|                        if (ice(c2, 'D') && ice(c3, 'D'))
  ------------------
  |  Branch (115:29): [True: 1.23k, False: 237]
  |  Branch (115:29): [True: 1.12k, False: 344]
  |  Branch (115:45): [True: 1.12k, False: 107]
  ------------------
  116|  1.12k|                        {
  117|  1.12k|                            return OpCode::ADD;
  118|  1.12k|                        }
  119|    344|                        else if (ice(c2, 'N') && ice(c3, 'D'))
  ------------------
  |  Branch (119:34): [True: 222, False: 122]
  |  Branch (119:34): [True: 156, False: 188]
  |  Branch (119:50): [True: 156, False: 66]
  ------------------
  120|    156|                        {
  121|    156|                            return OpCode::AND;
  122|    156|                        }
  123|    188|                        break;
  124|       |
  125|    188|                    case 'D':
  ------------------
  |  Branch (125:21): [True: 142, False: 20.6k]
  ------------------
  126|    280|                    case 'd':
  ------------------
  |  Branch (126:21): [True: 138, False: 20.6k]
  ------------------
  127|    280|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (127:29): [True: 214, False: 66]
  |  Branch (127:29): [True: 148, False: 132]
  |  Branch (127:45): [True: 148, False: 66]
  ------------------
  128|    148|                        {
  129|    148|                            return OpCode::DIV;
  130|    148|                        }
  131|    132|                        break;
  132|       |
  133|    488|                    case 'E':
  ------------------
  |  Branch (133:21): [True: 488, False: 20.3k]
  ------------------
  134|    565|                    case 'e':
  ------------------
  |  Branch (134:21): [True: 77, False: 20.7k]
  ------------------
  135|    565|                        if (ice(c2, 'Q'))
  ------------------
  |  Branch (135:29): [True: 499, False: 66]
  ------------------
  136|    499|                        {
  137|    499|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (137:33): [True: 146, False: 353]
  ------------------
  138|    146|                            {
  139|    146|                                return OpCode::EQD;
  140|    146|                            }
  141|    353|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (141:38): [True: 287, False: 66]
  ------------------
  142|    287|                            {
  143|    287|                                return OpCode::EQF;
  144|    287|                            }
  145|    499|                        }
  146|    132|                        break;
  147|       |
  148|  1.28k|                    case 'G':
  ------------------
  |  Branch (148:21): [True: 1.28k, False: 19.5k]
  ------------------
  149|  1.73k|                    case 'g':
  ------------------
  |  Branch (149:21): [True: 454, False: 20.3k]
  ------------------
  150|  1.73k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (150:29): [True: 381, False: 1.35k]
  ------------------
  151|    381|                        {
  152|    381|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (152:33): [True: 170, False: 211]
  ------------------
  153|    170|                            {
  154|    170|                                return OpCode::GED;
  155|    170|                            }
  156|    211|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (156:38): [True: 145, False: 66]
  ------------------
  157|    145|                            {
  158|    145|                                return OpCode::GEF;
  159|    145|                            }
  160|    381|                        }
  161|  1.35k|                        else if (ice(c2, 'T'))
  ------------------
  |  Branch (161:34): [True: 1.28k, False: 66]
  ------------------
  162|  1.28k|                        {
  163|  1.28k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (163:33): [True: 736, False: 551]
  ------------------
  164|    736|                            {
  165|    736|                                return OpCode::GTD;
  166|    736|                            }
  167|    551|                            if (ice(c3, 'F'))
  ------------------
  |  Branch (167:33): [True: 485, False: 66]
  ------------------
  168|    485|                            {
  169|    485|                                return OpCode::GTF;
  170|    485|                            }
  171|    551|                        }
  172|    198|                        break;
  173|       |
  174|    305|                    case 'J':
  ------------------
  |  Branch (174:21): [True: 305, False: 20.5k]
  ------------------
  175|    610|                    case 'j':
  ------------------
  |  Branch (175:21): [True: 305, False: 20.5k]
  ------------------
  176|    610|                        if (ice(c2, 'A') && ice(c3, 'L'))
  ------------------
  |  Branch (176:29): [True: 544, False: 66]
  |  Branch (176:29): [True: 348, False: 262]
  |  Branch (176:45): [True: 348, False: 196]
  ------------------
  177|    348|                        {
  178|    348|                            return OpCode::JAL;
  179|    348|                        }
  180|    262|                        break;
  181|       |
  182|  2.41k|                    case 'L':
  ------------------
  |  Branch (182:21): [True: 2.41k, False: 18.4k]
  ------------------
  183|  3.85k|                    case 'l':
  ------------------
  |  Branch (183:21): [True: 1.44k, False: 19.3k]
  ------------------
  184|  3.85k|                        switch (c2)
  ------------------
  |  Branch (184:33): [True: 220, False: 3.63k]
  ------------------
  185|  3.85k|                        {
  186|     67|                            case 'B':
  ------------------
  |  Branch (186:29): [True: 67, False: 3.79k]
  ------------------
  187|    735|                            case 'b':
  ------------------
  |  Branch (187:29): [True: 668, False: 3.19k]
  ------------------
  188|    735|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (188:37): [True: 517, False: 218]
  ------------------
  189|    517|                                {
  190|    517|                                    return OpCode::LBU;
  191|    517|                                }
  192|    218|                                break;
  193|       |
  194|    376|                            case 'E':
  ------------------
  |  Branch (194:29): [True: 376, False: 3.48k]
  ------------------
  195|  1.12k|                            case 'e':
  ------------------
  |  Branch (195:29): [True: 745, False: 3.11k]
  ------------------
  196|  1.12k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (196:37): [True: 334, False: 787]
  ------------------
  197|    334|                                {
  198|    334|                                    return OpCode::LED;
  199|    334|                                }
  200|    787|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (200:42): [True: 206, False: 581]
  ------------------
  201|    206|                                {
  202|    206|                                    return OpCode::LEF;
  203|    206|                                }
  204|    581|                                break;
  205|       |
  206|    741|                            case 'H':
  ------------------
  |  Branch (206:29): [True: 741, False: 3.11k]
  ------------------
  207|  1.19k|                            case 'h':
  ------------------
  |  Branch (207:29): [True: 455, False: 3.40k]
  ------------------
  208|  1.19k|                                if (ice(c3, 'I'))
  ------------------
  |  Branch (208:37): [True: 530, False: 666]
  ------------------
  209|    530|                                {
  210|    530|                                    return OpCode::LHI;
  211|    530|                                }
  212|    666|                                else if (ice(c3, 'U'))
  ------------------
  |  Branch (212:42): [True: 343, False: 323]
  ------------------
  213|    343|                                {
  214|    343|                                    return OpCode::LHU;
  215|    343|                                }
  216|    323|                                break;
  217|       |
  218|    323|                            case 'T':
  ------------------
  |  Branch (218:29): [True: 318, False: 3.54k]
  ------------------
  219|    387|                            case 't':
  ------------------
  |  Branch (219:29): [True: 69, False: 3.78k]
  ------------------
  220|    387|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (220:37): [True: 170, False: 217]
  ------------------
  221|    170|                                {
  222|    170|                                    return OpCode::LTD;
  223|    170|                                }
  224|    217|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (224:42): [True: 151, False: 66]
  ------------------
  225|    151|                                {
  226|    151|                                    return OpCode::LTF;
  227|    151|                                }
  228|     66|                                break;
  229|       |
  230|     70|                            case 'W':
  ------------------
  |  Branch (230:29): [True: 70, False: 3.78k]
  ------------------
  231|    199|                            case 'w':
  ------------------
  |  Branch (231:29): [True: 129, False: 3.72k]
  ------------------
  232|    199|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (232:37): [True: 133, False: 66]
  ------------------
  233|    133|                                {
  234|    133|                                    return OpCode::LWU;
  235|    133|                                }
  236|     66|                                break;
  237|  3.85k|                        }
  238|  1.47k|                        break;
  239|       |
  240|  1.64k|                    case 'N':
  ------------------
  |  Branch (240:21): [True: 1.64k, False: 19.1k]
  ------------------
  241|  1.86k|                    case 'n':
  ------------------
  |  Branch (241:21): [True: 218, False: 20.6k]
  ------------------
  242|  1.86k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (242:29): [True: 361, False: 1.50k]
  ------------------
  243|    361|                        {
  244|    361|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (244:33): [True: 148, False: 213]
  ------------------
  245|    148|                            {
  246|    148|                                return OpCode::NED;
  247|    148|                            }
  248|    213|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (248:38): [True: 147, False: 66]
  ------------------
  249|    147|                            {
  250|    147|                                return OpCode::NEF;
  251|    147|                            }
  252|    361|                        }
  253|  1.50k|                        else if (ice(c2, 'O') && ice(c3, 'P'))
  ------------------
  |  Branch (253:34): [True: 1.42k, False: 80]
  |  Branch (253:34): [True: 1.10k, False: 402]
  |  Branch (253:50): [True: 1.10k, False: 322]
  ------------------
  254|  1.10k|                        {
  255|  1.10k|                            return OpCode::NOP;
  256|  1.10k|                        }
  257|       |
  258|    468|                        break;
  259|       |
  260|    468|                    case 'O':
  ------------------
  |  Branch (260:21): [True: 85, False: 20.7k]
  ------------------
  261|    682|                    case 'o':
  ------------------
  |  Branch (261:21): [True: 597, False: 20.2k]
  ------------------
  262|    682|                        if (ice(c2, 'R') && ice(c3, 'I'))
  ------------------
  |  Branch (262:29): [True: 473, False: 209]
  |  Branch (262:29): [True: 279, False: 403]
  |  Branch (262:45): [True: 279, False: 194]
  ------------------
  263|    279|                        {
  264|    279|                            return OpCode::ORI;
  265|    279|                        }
  266|    403|                        break;
  267|       |
  268|  5.56k|                    case 'S':
  ------------------
  |  Branch (268:21): [True: 5.56k, False: 15.2k]
  ------------------
  269|  6.28k|                    case 's':
  ------------------
  |  Branch (269:21): [True: 717, False: 20.1k]
  ------------------
  270|  6.28k|                        switch (c2)
  ------------------
  |  Branch (270:33): [True: 69, False: 6.21k]
  ------------------
  271|  6.28k|                        {
  272|     71|                            case 'B':
  ------------------
  |  Branch (272:29): [True: 71, False: 6.21k]
  ------------------
  273|    203|                            case 'b':
  ------------------
  |  Branch (273:29): [True: 132, False: 6.14k]
  ------------------
  274|    203|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (274:37): [True: 137, False: 66]
  ------------------
  275|    137|                                {
  276|    137|                                    return OpCode::SBU;
  277|    137|                                }
  278|     66|                                break;
  279|       |
  280|     86|                            case 'E':
  ------------------
  |  Branch (280:29): [True: 86, False: 6.19k]
  ------------------
  281|    218|                            case 'e':
  ------------------
  |  Branch (281:29): [True: 132, False: 6.14k]
  ------------------
  282|    218|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (282:37): [True: 152, False: 66]
  ------------------
  283|    152|                                {
  284|    152|                                    return OpCode::SEQ;
  285|    152|                                }
  286|     66|                                break;
  287|       |
  288|  1.59k|                            case 'G':
  ------------------
  |  Branch (288:29): [True: 1.59k, False: 4.68k]
  ------------------
  289|  1.98k|                            case 'g':
  ------------------
  |  Branch (289:29): [True: 393, False: 5.88k]
  ------------------
  290|  1.98k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (290:37): [True: 876, False: 1.11k]
  ------------------
  291|    876|                                {
  292|    876|                                    return OpCode::SGE;
  293|    876|                                }
  294|  1.11k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (294:42): [True: 791, False: 322]
  ------------------
  295|    791|                                {
  296|    791|                                    return OpCode::SGT;
  297|    791|                                }
  298|    322|                                break;
  299|       |
  300|    322|                            case 'H':
  ------------------
  |  Branch (300:29): [True: 197, False: 6.08k]
  ------------------
  301|    331|                            case 'h':
  ------------------
  |  Branch (301:29): [True: 134, False: 6.14k]
  ------------------
  302|    331|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (302:37): [True: 262, False: 69]
  ------------------
  303|    262|                                {
  304|    262|                                    return OpCode::SHU;
  305|    262|                                }
  306|     69|                                break;
  307|       |
  308|  1.27k|                            case 'L':
  ------------------
  |  Branch (308:29): [True: 1.27k, False: 5.00k]
  ------------------
  309|  1.60k|                            case 'l':
  ------------------
  |  Branch (309:29): [True: 325, False: 5.95k]
  ------------------
  310|  1.60k|                                switch (c3)
  ------------------
  |  Branch (310:41): [True: 66, False: 1.53k]
  ------------------
  311|  1.60k|                                {
  312|    773|                                    case 'A':
  ------------------
  |  Branch (312:37): [True: 773, False: 829]
  ------------------
  313|    839|                                    case 'a':
  ------------------
  |  Branch (313:37): [True: 66, False: 1.53k]
  ------------------
  314|    839|                                        return OpCode::SLA;
  315|       |
  316|     94|                                    case 'E':
  ------------------
  |  Branch (316:37): [True: 94, False: 1.50k]
  ------------------
  317|    160|                                    case 'e':
  ------------------
  |  Branch (317:37): [True: 66, False: 1.53k]
  ------------------
  318|    160|                                        return OpCode::SLE;
  319|       |
  320|    262|                                    case 'L':
  ------------------
  |  Branch (320:37): [True: 262, False: 1.34k]
  ------------------
  321|    330|                                    case 'l':
  ------------------
  |  Branch (321:37): [True: 68, False: 1.53k]
  ------------------
  322|    330|                                        return OpCode::SLL;
  323|       |
  324|     81|                                    case 'T':
  ------------------
  |  Branch (324:37): [True: 81, False: 1.52k]
  ------------------
  325|    207|                                    case 't':
  ------------------
  |  Branch (325:37): [True: 126, False: 1.47k]
  ------------------
  326|    207|                                        return OpCode::SLT;
  327|  1.60k|                                }
  328|     66|                                break;
  329|       |
  330|    209|                            case 'N':
  ------------------
  |  Branch (330:29): [True: 209, False: 6.07k]
  ------------------
  331|    341|                            case 'n':
  ------------------
  |  Branch (331:29): [True: 132, False: 6.14k]
  ------------------
  332|    341|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (332:37): [True: 275, False: 66]
  ------------------
  333|    275|                                {
  334|    275|                                    return OpCode::SNE;
  335|    275|                                }
  336|     66|                                break;
  337|       |
  338|    517|                            case 'R':
  ------------------
  |  Branch (338:29): [True: 517, False: 5.76k]
  ------------------
  339|    646|                            case 'r':
  ------------------
  |  Branch (339:29): [True: 129, False: 6.15k]
  ------------------
  340|    646|                                if (ice(c3, 'A'))
  ------------------
  |  Branch (340:37): [True: 182, False: 464]
  ------------------
  341|    182|                                {
  342|    182|                                    return OpCode::SRA;
  343|    182|                                }
  344|    464|                                else if (ice(c3, 'L'))
  ------------------
  |  Branch (344:42): [True: 398, False: 66]
  ------------------
  345|    398|                                {
  346|    398|                                    return OpCode::SRL;
  347|    398|                                }
  348|     66|                                break;
  349|       |
  350|    318|                            case 'U':
  ------------------
  |  Branch (350:29): [True: 318, False: 5.96k]
  ------------------
  351|    529|                            case 'u':
  ------------------
  |  Branch (351:29): [True: 211, False: 6.07k]
  ------------------
  352|    529|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (352:37): [True: 334, False: 195]
  ------------------
  353|    334|                                {
  354|    334|                                    return OpCode::SUB;
  355|    334|                                }
  356|    195|                                break;
  357|       |
  358|    197|                            case 'W':
  ------------------
  |  Branch (358:29): [True: 197, False: 6.08k]
  ------------------
  359|    353|                            case 'w':
  ------------------
  |  Branch (359:29): [True: 156, False: 6.12k]
  ------------------
  360|    353|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (360:37): [True: 263, False: 90]
  ------------------
  361|    263|                                {
  362|    263|                                    return OpCode::SWU;
  363|    263|                                }
  364|     90|                                break;
  365|  6.28k|                        }
  366|       |
  367|  1.16k|                    case 'X':
  ------------------
  |  Branch (367:21): [True: 87, False: 20.7k]
  ------------------
  368|  1.30k|                    case 'x':
  ------------------
  |  Branch (368:21): [True: 146, False: 20.6k]
  ------------------
  369|  1.30k|                        if (ice(c2, 'O') && ice(c3, 'R'))
  ------------------
  |  Branch (369:29): [True: 219, False: 1.08k]
  |  Branch (369:29): [True: 153, False: 1.15k]
  |  Branch (369:45): [True: 153, False: 66]
  ------------------
  370|    153|                        {
  371|    153|                            return OpCode::XOR;
  372|    153|                        }
  373|  1.15k|                        break;
  374|  20.8k|                }
  375|  7.66k|                break;
  376|  20.8k|            }
  377|       |
  378|       |            // 4 character OpCodes
  379|  24.1k|            case 4: {
  ------------------
  |  Branch (379:13): [True: 24.1k, False: 46.1k]
  ------------------
  380|  24.1k|                const char c1 = token[0u];
  381|  24.1k|                const char c2 = token[1u];
  382|  24.1k|                const char c3 = token[2u];
  383|  24.1k|                const char c4 = token[3u];
  384|       |
  385|  24.1k|                switch (c1)
  ------------------
  |  Branch (385:25): [True: 2.10k, False: 22.0k]
  ------------------
  386|  24.1k|                {
  387|  2.54k|                    case 'A':
  ------------------
  |  Branch (387:21): [True: 2.54k, False: 21.5k]
  ------------------
  388|  3.21k|                    case 'a':
  ------------------
  |  Branch (388:21): [True: 674, False: 23.4k]
  ------------------
  389|  3.21k|                        switch (c2)
  ------------------
  |  Branch (389:33): [True: 194, False: 3.02k]
  ------------------
  390|  3.21k|                        {
  391|  1.93k|                            case 'D':
  ------------------
  |  Branch (391:29): [True: 1.93k, False: 1.27k]
  ------------------
  392|  2.35k|                            case 'd':
  ------------------
  |  Branch (392:29): [True: 416, False: 2.79k]
  ------------------
  393|  2.35k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (393:37): [True: 2.28k, False: 66]
  ------------------
  394|  2.28k|                                {
  395|  2.28k|                                    switch (c4)
  ------------------
  |  Branch (395:45): [True: 194, False: 2.09k]
  ------------------
  396|  2.28k|                                    {
  397|    221|                                        case 'D':
  ------------------
  |  Branch (397:41): [True: 221, False: 2.06k]
  ------------------
  398|    287|                                        case 'd':
  ------------------
  |  Branch (398:41): [True: 66, False: 2.22k]
  ------------------
  399|    287|                                            return OpCode::ADDD;
  400|       |
  401|    221|                                        case 'F':
  ------------------
  |  Branch (401:41): [True: 221, False: 2.06k]
  ------------------
  402|    287|                                        case 'f':
  ------------------
  |  Branch (402:41): [True: 66, False: 2.22k]
  ------------------
  403|    287|                                            return OpCode::ADDF;
  404|       |
  405|  1.12k|                                        case 'I':
  ------------------
  |  Branch (405:41): [True: 1.12k, False: 1.16k]
  ------------------
  406|  1.18k|                                        case 'i':
  ------------------
  |  Branch (406:41): [True: 66, False: 2.22k]
  ------------------
  407|  1.18k|                                            return OpCode::ADDI;
  408|       |
  409|    264|                                        case 'U':
  ------------------
  |  Branch (409:41): [True: 264, False: 2.02k]
  ------------------
  410|    330|                                        case 'u':
  ------------------
  |  Branch (410:41): [True: 66, False: 2.22k]
  ------------------
  411|    330|                                            return OpCode::ADDU;
  412|  2.28k|                                    }
  413|  2.28k|                                }
  414|    260|                                break;
  415|       |
  416|    566|                            case 'N':
  ------------------
  |  Branch (416:29): [True: 566, False: 2.64k]
  ------------------
  417|    668|                            case 'n':
  ------------------
  |  Branch (417:29): [True: 102, False: 3.11k]
  ------------------
  418|    668|                                if (ice(c3, 'D') && ice(c4, 'I'))
  ------------------
  |  Branch (418:37): [True: 602, False: 66]
  |  Branch (418:37): [True: 536, False: 132]
  |  Branch (418:53): [True: 536, False: 66]
  ------------------
  419|    536|                                {
  420|    536|                                    return OpCode::ANDI;
  421|    536|                                }
  422|       |
  423|    132|                                break;
  424|  3.21k|                        }
  425|    586|                        break;
  426|       |
  427|  1.02k|                    case 'B':
  ------------------
  |  Branch (427:21): [True: 1.02k, False: 23.0k]
  ------------------
  428|  2.73k|                    case 'b':
  ------------------
  |  Branch (428:21): [True: 1.70k, False: 22.4k]
  ------------------
  429|  2.73k|                        switch (c2)
  ------------------
  |  Branch (429:33): [True: 87, False: 2.64k]
  ------------------
  430|  2.73k|                        {
  431|     89|                            case 'E':
  ------------------
  |  Branch (431:29): [True: 89, False: 2.64k]
  ------------------
  432|    287|                            case 'e':
  ------------------
  |  Branch (432:29): [True: 198, False: 2.53k]
  ------------------
  433|    287|                                if (ice(c3, 'Q') && ice(c4, 'Z'))
  ------------------
  |  Branch (433:37): [True: 221, False: 66]
  |  Branch (433:37): [True: 155, False: 132]
  |  Branch (433:53): [True: 155, False: 66]
  ------------------
  434|    155|                                {
  435|    155|                                    return OpCode::BEQZ;
  436|    155|                                }
  437|    132|                                break;
  438|       |
  439|    840|                            case 'F':
  ------------------
  |  Branch (439:29): [True: 840, False: 1.89k]
  ------------------
  440|  1.34k|                            case 'f':
  ------------------
  |  Branch (440:29): [True: 503, False: 2.23k]
  ------------------
  441|  1.34k|                                if (ice(c3, 'P'))
  ------------------
  |  Branch (441:37): [True: 1.27k, False: 66]
  ------------------
  442|  1.27k|                                {
  443|  1.27k|                                    if (ice(c4, 'F'))
  ------------------
  |  Branch (443:41): [True: 797, False: 480]
  ------------------
  444|    797|                                    {
  445|    797|                                        return OpCode::BFPF;
  446|    797|                                    }
  447|    480|                                    else if (ice(c4, 'T'))
  ------------------
  |  Branch (447:46): [True: 409, False: 71]
  ------------------
  448|    409|                                    {
  449|    409|                                        return OpCode::BFPT;
  450|    409|                                    }
  451|  1.27k|                                }
  452|    137|                                break;
  453|       |
  454|    930|                            case 'N':
  ------------------
  |  Branch (454:29): [True: 930, False: 1.80k]
  ------------------
  455|  1.01k|                            case 'n':
  ------------------
  |  Branch (455:29): [True: 87, False: 2.64k]
  ------------------
  456|  1.01k|                                if (ice(c3, 'E') && ice(c4, 'Z'))
  ------------------
  |  Branch (456:37): [True: 910, False: 107]
  |  Branch (456:37): [True: 411, False: 606]
  |  Branch (456:53): [True: 411, False: 499]
  ------------------
  457|    411|                                {
  458|    411|                                    return OpCode::BNEZ;
  459|    411|                                }
  460|  2.73k|                        }
  461|    962|                        break;
  462|       |
  463|    962|                    case 'D':
  ------------------
  |  Branch (463:21): [True: 317, False: 23.7k]
  ------------------
  464|  2.40k|                    case 'd':
  ------------------
  |  Branch (464:21): [True: 2.08k, False: 22.0k]
  ------------------
  465|  2.40k|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (465:29): [True: 2.00k, False: 399]
  |  Branch (465:29): [True: 1.66k, False: 740]
  |  Branch (465:45): [True: 1.66k, False: 341]
  ------------------
  466|  1.66k|                        {
  467|  1.66k|                            switch (c4)
  ------------------
  |  Branch (467:37): [True: 354, False: 1.31k]
  ------------------
  468|  1.66k|                            {
  469|     67|                                case 'D':
  ------------------
  |  Branch (469:33): [True: 67, False: 1.59k]
  ------------------
  470|    133|                                case 'd':
  ------------------
  |  Branch (470:33): [True: 66, False: 1.60k]
  ------------------
  471|    133|                                    return OpCode::DIVD;
  472|       |
  473|     67|                                case 'F':
  ------------------
  |  Branch (473:33): [True: 67, False: 1.59k]
  ------------------
  474|    133|                                case 'f':
  ------------------
  |  Branch (474:33): [True: 66, False: 1.60k]
  ------------------
  475|    133|                                    return OpCode::DIVF;
  476|       |
  477|     67|                                case 'I':
  ------------------
  |  Branch (477:33): [True: 67, False: 1.59k]
  ------------------
  478|    389|                                case 'i':
  ------------------
  |  Branch (478:33): [True: 322, False: 1.34k]
  ------------------
  479|    389|                                    return OpCode::DIVI;
  480|       |
  481|     79|                                case 'U':
  ------------------
  |  Branch (481:33): [True: 79, False: 1.58k]
  ------------------
  482|    657|                                case 'u':
  ------------------
  |  Branch (482:33): [True: 578, False: 1.08k]
  ------------------
  483|    657|                                    return OpCode::DIVU;
  484|  1.66k|                            }
  485|  1.66k|                        }
  486|  1.09k|                        break;
  487|       |
  488|  1.09k|                    case 'H':
  ------------------
  |  Branch (488:21): [True: 76, False: 24.0k]
  ------------------
  489|    340|                    case 'h':
  ------------------
  |  Branch (489:21): [True: 264, False: 23.8k]
  ------------------
  490|    340|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (490:29): [True: 274, False: 66]
  |  Branch (490:29): [True: 142, False: 198]
  |  Branch (490:45): [True: 208, False: 66]
  |  Branch (490:61): [True: 142, False: 66]
  ------------------
  491|    142|                        {
  492|    142|                            return OpCode::HALT;
  493|    142|                        }
  494|    198|                        break;
  495|       |
  496|    421|                    case 'J':
  ------------------
  |  Branch (496:21): [True: 421, False: 23.6k]
  ------------------
  497|  1.01k|                    case 'j':
  ------------------
  |  Branch (497:21): [True: 590, False: 23.5k]
  ------------------
  498|  1.01k|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'R'))
  ------------------
  |  Branch (498:29): [True: 904, False: 107]
  |  Branch (498:29): [True: 486, False: 525]
  |  Branch (498:45): [True: 708, False: 196]
  |  Branch (498:61): [True: 486, False: 222]
  ------------------
  499|    486|                        {
  500|    486|                            return OpCode::JALR;
  501|    486|                        }
  502|    525|                        break;
  503|       |
  504|  2.31k|                    case 'M':
  ------------------
  |  Branch (504:21): [True: 2.31k, False: 21.7k]
  ------------------
  505|  2.64k|                    case 'm':
  ------------------
  |  Branch (505:21): [True: 327, False: 23.7k]
  ------------------
  506|  2.64k|                        if (ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (506:29): [True: 1.95k, False: 685]
  |  Branch (506:29): [True: 1.59k, False: 1.04k]
  |  Branch (506:45): [True: 1.59k, False: 362]
  ------------------
  507|  1.59k|                        {
  508|  1.59k|                            if (ice(c4, 'D'))
  ------------------
  |  Branch (508:33): [True: 288, False: 1.30k]
  ------------------
  509|    288|                            {
  510|    288|                                return OpCode::MOVD;
  511|    288|                            }
  512|  1.30k|                            else if (ice(c4, 'F'))
  ------------------
  |  Branch (512:38): [True: 151, False: 1.15k]
  ------------------
  513|    151|                            {
  514|    151|                                return OpCode::MOVF;
  515|    151|                            }
  516|  1.59k|                        }
  517|  1.04k|                        else if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (517:34): [True: 556, False: 491]
  |  Branch (517:34): [True: 423, False: 624]
  |  Branch (517:50): [True: 490, False: 66]
  |  Branch (517:66): [True: 423, False: 67]
  ------------------
  518|    423|                        {
  519|    423|                            return OpCode::MULT;
  520|    423|                        }
  521|  1.78k|                        break;
  522|       |
  523|  7.04k|                    case 'S':
  ------------------
  |  Branch (523:21): [True: 7.04k, False: 17.0k]
  ------------------
  524|  8.06k|                    case 's':
  ------------------
  |  Branch (524:21): [True: 1.02k, False: 23.0k]
  ------------------
  525|  8.06k|                        switch (c2)
  ------------------
  |  Branch (525:33): [True: 74, False: 7.98k]
  ------------------
  526|  8.06k|                        {
  527|    401|                            case 'E':
  ------------------
  |  Branch (527:29): [True: 401, False: 7.66k]
  ------------------
  528|    791|                            case 'e':
  ------------------
  |  Branch (528:29): [True: 390, False: 7.67k]
  ------------------
  529|    791|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (529:37): [True: 596, False: 195]
  ------------------
  530|    596|                                {
  531|    596|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (531:41): [True: 147, False: 449]
  ------------------
  532|    147|                                    {
  533|    147|                                        return OpCode::SEQI;
  534|    147|                                    }
  535|    449|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (535:46): [True: 383, False: 66]
  ------------------
  536|    383|                                    {
  537|    383|                                        return OpCode::SEQU;
  538|    383|                                    }
  539|    596|                                }
  540|    261|                                break;
  541|       |
  542|  1.19k|                            case 'G':
  ------------------
  |  Branch (542:29): [True: 1.19k, False: 6.86k]
  ------------------
  543|  1.97k|                            case 'g':
  ------------------
  |  Branch (543:29): [True: 779, False: 7.28k]
  ------------------
  544|  1.97k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (544:37): [True: 1.03k, False: 942]
  ------------------
  545|  1.03k|                                {
  546|  1.03k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (546:41): [True: 783, False: 250]
  ------------------
  547|    783|                                    {
  548|    783|                                        return OpCode::SGEI;
  549|    783|                                    }
  550|    250|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (550:46): [True: 184, False: 66]
  ------------------
  551|    184|                                    {
  552|    184|                                        return OpCode::SGEU;
  553|    184|                                    }
  554|  1.03k|                                }
  555|    942|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (555:42): [True: 876, False: 66]
  ------------------
  556|    876|                                {
  557|    876|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (557:41): [True: 151, False: 725]
  ------------------
  558|    151|                                    {
  559|    151|                                        return OpCode::SGTI;
  560|    151|                                    }
  561|    725|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (561:46): [True: 275, False: 450]
  ------------------
  562|    275|                                    {
  563|    275|                                        return OpCode::SGTU;
  564|    275|                                    }
  565|    876|                                }
  566|    582|                                break;
  567|       |
  568|    972|                            case 'L':
  ------------------
  |  Branch (568:29): [True: 972, False: 7.09k]
  ------------------
  569|  2.18k|                            case 'l':
  ------------------
  |  Branch (569:29): [True: 1.21k, False: 6.85k]
  ------------------
  570|  2.18k|                                switch (c3)
  ------------------
  |  Branch (570:41): [True: 67, False: 2.11k]
  ------------------
  571|  2.18k|                                {
  572|     87|                                    case 'A':
  ------------------
  |  Branch (572:37): [True: 87, False: 2.09k]
  ------------------
  573|    219|                                    case 'a':
  ------------------
  |  Branch (573:37): [True: 132, False: 2.05k]
  ------------------
  574|    219|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (574:45): [True: 152, False: 67]
  ------------------
  575|    152|                                        {
  576|    152|                                            return OpCode::SLAI;
  577|    152|                                        }
  578|     67|                                        break;
  579|       |
  580|    332|                                    case 'E':
  ------------------
  |  Branch (580:37): [True: 332, False: 1.85k]
  ------------------
  581|    658|                                    case 'e':
  ------------------
  |  Branch (581:37): [True: 326, False: 1.85k]
  ------------------
  582|    658|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (582:45): [True: 276, False: 382]
  ------------------
  583|    276|                                        {
  584|    276|                                            return OpCode::SLEI;
  585|    276|                                        }
  586|    382|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (586:50): [True: 188, False: 194]
  ------------------
  587|    188|                                        {
  588|    188|                                            return OpCode::SLEU;
  589|    188|                                        }
  590|    194|                                        break;
  591|       |
  592|    208|                                    case 'L':
  ------------------
  |  Branch (592:37): [True: 208, False: 1.97k]
  ------------------
  593|    725|                                    case 'l':
  ------------------
  |  Branch (593:37): [True: 517, False: 1.66k]
  ------------------
  594|    725|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (594:45): [True: 471, False: 254]
  ------------------
  595|    471|                                        {
  596|    471|                                            return OpCode::SLLI;
  597|    471|                                        }
  598|    254|                                        break;
  599|       |
  600|    373|                                    case 'T':
  ------------------
  |  Branch (600:37): [True: 373, False: 1.80k]
  ------------------
  601|    513|                                    case 't':
  ------------------
  |  Branch (601:37): [True: 140, False: 2.04k]
  ------------------
  602|    513|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (602:45): [True: 284, False: 229]
  ------------------
  603|    284|                                        {
  604|    284|                                            return OpCode::SLTI;
  605|    284|                                        }
  606|    229|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (606:50): [True: 148, False: 81]
  ------------------
  607|    148|                                        {
  608|    148|                                            return OpCode::SLTU;
  609|    148|                                        }
  610|     81|                                        break;
  611|  2.18k|                                }
  612|       |
  613|    832|                            case 'N':
  ------------------
  |  Branch (613:29): [True: 169, False: 7.89k]
  ------------------
  614|  1.02k|                            case 'n':
  ------------------
  |  Branch (614:29): [True: 188, False: 7.87k]
  ------------------
  615|  1.02k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (615:37): [True: 551, False: 469]
  ------------------
  616|    551|                                {
  617|    551|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (617:41): [True: 156, False: 395]
  ------------------
  618|    156|                                    {
  619|    156|                                        return OpCode::SNEI;
  620|    156|                                    }
  621|    395|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (621:46): [True: 145, False: 250]
  ------------------
  622|    145|                                    {
  623|    145|                                        return OpCode::SNEU;
  624|    145|                                    }
  625|    551|                                }
  626|    719|                                break;
  627|       |
  628|    878|                            case 'R':
  ------------------
  |  Branch (628:29): [True: 878, False: 7.18k]
  ------------------
  629|  1.03k|                            case 'r':
  ------------------
  |  Branch (629:29): [True: 155, False: 7.90k]
  ------------------
  630|  1.03k|                                if (ice(c3, 'A') && ice(c4, 'I'))
  ------------------
  |  Branch (630:37): [True: 249, False: 784]
  |  Branch (630:37): [True: 176, False: 857]
  |  Branch (630:53): [True: 176, False: 73]
  ------------------
  631|    176|                                {
  632|    176|                                    return OpCode::SRAI;
  633|    176|                                }
  634|    857|                                else if (ice(c3, 'L') && ice(c4, 'I'))
  ------------------
  |  Branch (634:42): [True: 784, False: 73]
  |  Branch (634:42): [True: 718, False: 139]
  |  Branch (634:58): [True: 718, False: 66]
  ------------------
  635|    718|                                {
  636|    718|                                    return OpCode::SRLI;
  637|    718|                                }
  638|    139|                                break;
  639|       |
  640|  1.33k|                            case 'U':
  ------------------
  |  Branch (640:29): [True: 1.33k, False: 6.72k]
  ------------------
  641|  1.65k|                            case 'u':
  ------------------
  |  Branch (641:29): [True: 316, False: 7.74k]
  ------------------
  642|  1.65k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (642:37): [True: 1.45k, False: 194]
  ------------------
  643|  1.45k|                                {
  644|  1.45k|                                    switch (c4)
  ------------------
  |  Branch (644:45): [True: 66, False: 1.39k]
  ------------------
  645|  1.45k|                                    {
  646|    225|                                        case 'D':
  ------------------
  |  Branch (646:41): [True: 225, False: 1.23k]
  ------------------
  647|    291|                                        case 'd':
  ------------------
  |  Branch (647:41): [True: 66, False: 1.39k]
  ------------------
  648|    291|                                            return OpCode::SUBD;
  649|       |
  650|    223|                                        case 'F':
  ------------------
  |  Branch (650:41): [True: 223, False: 1.23k]
  ------------------
  651|    289|                                        case 'f':
  ------------------
  |  Branch (651:41): [True: 66, False: 1.39k]
  ------------------
  652|    289|                                            return OpCode::SUBF;
  653|       |
  654|    104|                                        case 'I':
  ------------------
  |  Branch (654:41): [True: 104, False: 1.35k]
  ------------------
  655|    170|                                        case 'i':
  ------------------
  |  Branch (655:41): [True: 66, False: 1.39k]
  ------------------
  656|    170|                                            return OpCode::SUBI;
  657|       |
  658|    574|                                        case 'U':
  ------------------
  |  Branch (658:41): [True: 574, False: 882]
  ------------------
  659|    640|                                        case 'u':
  ------------------
  |  Branch (659:41): [True: 66, False: 1.39k]
  ------------------
  660|    640|                                            return OpCode::SUBU;
  661|  1.45k|                                    }
  662|  1.45k|                                }
  663|    260|                                break;
  664|  8.06k|                        }
  665|  2.03k|                        break;
  666|       |
  667|  2.03k|                    case 'T':
  ------------------
  |  Branch (667:21): [True: 96, False: 24.0k]
  ------------------
  668|    342|                    case 't':
  ------------------
  |  Branch (668:21): [True: 246, False: 23.8k]
  ------------------
  669|    342|                        if (ice(c2, 'R') && ice(c3, 'A') && ice(c4, 'P'))
  ------------------
  |  Branch (669:29): [True: 276, False: 66]
  |  Branch (669:29): [True: 144, False: 198]
  |  Branch (669:45): [True: 210, False: 66]
  |  Branch (669:61): [True: 144, False: 66]
  ------------------
  670|    144|                        {
  671|    144|                            return OpCode::TRAP;
  672|    144|                        }
  673|    198|                        break;
  674|    700|                    case 'X':
  ------------------
  |  Branch (674:21): [True: 700, False: 23.4k]
  ------------------
  675|  1.24k|                    case 'x':
  ------------------
  |  Branch (675:21): [True: 549, False: 23.5k]
  ------------------
  676|  1.24k|                        if (ice(c2, 'O') && ice(c3, 'R') && ice(c4, 'I'))
  ------------------
  |  Branch (676:29): [True: 1.17k, False: 74]
  |  Branch (676:29): [True: 984, False: 265]
  |  Branch (676:45): [True: 1.08k, False: 86]
  |  Branch (676:61): [True: 984, False: 105]
  ------------------
  677|    984|                        {
  678|    984|                            return OpCode::XORI;
  679|    984|                        }
  680|    265|                        break;
  681|  24.1k|                }
  682|  9.75k|                break;
  683|  24.1k|            }
  684|       |
  685|       |            // 5 character OpCodes
  686|  9.75k|            case 5: {
  ------------------
  |  Branch (686:13): [True: 3.16k, False: 67.1k]
  ------------------
  687|  3.16k|                const char c1 = token[0u];
  688|  3.16k|                const char c2 = token[1u];
  689|  3.16k|                const char c3 = token[2u];
  690|  3.16k|                const char c4 = token[3u];
  691|  3.16k|                const char c5 = token[4u];
  692|       |
  693|  3.16k|                switch (c1)
  ------------------
  |  Branch (693:25): [True: 536, False: 2.62k]
  ------------------
  694|  3.16k|                {
  695|    234|                    case 'A':
  ------------------
  |  Branch (695:21): [True: 234, False: 2.92k]
  ------------------
  696|    234|                    case 'a':
  ------------------
  |  Branch (696:21): [True: 0, False: 3.16k]
  ------------------
  697|    234|                        if (ice(c2, 'D') && ice(c3, 'D') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (697:29): [True: 234, False: 0]
  |  Branch (697:29): [True: 234, False: 0]
  |  Branch (697:45): [True: 234, False: 0]
  |  Branch (697:61): [True: 234, False: 0]
  |  Branch (697:77): [True: 234, False: 0]
  ------------------
  698|    234|                        {
  699|    234|                            return OpCode::ADDUI;
  700|    234|                        }
  701|      0|                        break;
  702|       |
  703|    323|                    case 'D':
  ------------------
  |  Branch (703:21): [True: 323, False: 2.83k]
  ------------------
  704|    323|                    case 'd':
  ------------------
  |  Branch (704:21): [True: 0, False: 3.16k]
  ------------------
  705|    323|                        if (ice(c2, 'I') && ice(c3, 'V') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (705:29): [True: 323, False: 0]
  |  Branch (705:29): [True: 323, False: 0]
  |  Branch (705:45): [True: 323, False: 0]
  |  Branch (705:61): [True: 323, False: 0]
  |  Branch (705:77): [True: 323, False: 0]
  ------------------
  706|    323|                        {
  707|    323|                            return OpCode::DIVUI;
  708|    323|                        }
  709|      0|                        break;
  710|       |
  711|    665|                    case 'M':
  ------------------
  |  Branch (711:21): [True: 665, False: 2.49k]
  ------------------
  712|    665|                    case 'm':
  ------------------
  |  Branch (712:21): [True: 0, False: 3.16k]
  ------------------
  713|    665|                        if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (713:29): [True: 665, False: 0]
  |  Branch (713:29): [True: 665, False: 0]
  |  Branch (713:45): [True: 665, False: 0]
  |  Branch (713:61): [True: 665, False: 0]
  ------------------
  714|    665|                        {
  715|    665|                            switch (c5)
  ------------------
  |  Branch (715:37): [True: 0, False: 665]
  ------------------
  716|    665|                            {
  717|     98|                                case 'D':
  ------------------
  |  Branch (717:33): [True: 98, False: 567]
  ------------------
  718|     98|                                case 'd':
  ------------------
  |  Branch (718:33): [True: 0, False: 665]
  ------------------
  719|     98|                                    return OpCode::MULTD;
  720|       |
  721|    241|                                case 'F':
  ------------------
  |  Branch (721:33): [True: 241, False: 424]
  ------------------
  722|    241|                                case 'f':
  ------------------
  |  Branch (722:33): [True: 0, False: 665]
  ------------------
  723|    241|                                    return OpCode::MULTF;
  724|       |
  725|     92|                                case 'I':
  ------------------
  |  Branch (725:33): [True: 92, False: 573]
  ------------------
  726|     92|                                case 'i':
  ------------------
  |  Branch (726:33): [True: 0, False: 665]
  ------------------
  727|     92|                                    return OpCode::MULTI;
  728|       |
  729|    234|                                case 'U':
  ------------------
  |  Branch (729:33): [True: 234, False: 431]
  ------------------
  730|    234|                                case 'u':
  ------------------
  |  Branch (730:33): [True: 0, False: 665]
  ------------------
  731|    234|                                    return OpCode::MULTU;
  732|    665|                            }
  733|    665|                        }
  734|      0|                        break;
  735|       |
  736|  1.40k|                    case 'S':
  ------------------
  |  Branch (736:21): [True: 1.40k, False: 1.75k]
  ------------------
  737|  1.40k|                    case 's':
  ------------------
  |  Branch (737:21): [True: 0, False: 3.16k]
  ------------------
  738|  1.40k|                        switch (c2)
  ------------------
  |  Branch (738:33): [True: 0, False: 1.40k]
  ------------------
  739|  1.40k|                        {
  740|    305|                            case 'E':
  ------------------
  |  Branch (740:29): [True: 305, False: 1.09k]
  ------------------
  741|    305|                            case 'e':
  ------------------
  |  Branch (741:29): [True: 0, False: 1.40k]
  ------------------
  742|    305|                                if (ice(c3, 'Q') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (742:37): [True: 305, False: 0]
  |  Branch (742:37): [True: 305, False: 0]
  |  Branch (742:53): [True: 305, False: 0]
  |  Branch (742:69): [True: 305, False: 0]
  ------------------
  743|    305|                                {
  744|    305|                                    return OpCode::SEQUI;
  745|    305|                                }
  746|      0|                                break;
  747|       |
  748|    313|                            case 'G':
  ------------------
  |  Branch (748:29): [True: 313, False: 1.09k]
  ------------------
  749|    313|                            case 'g':
  ------------------
  |  Branch (749:29): [True: 0, False: 1.40k]
  ------------------
  750|    313|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (750:37): [True: 230, False: 83]
  |  Branch (750:37): [True: 230, False: 83]
  |  Branch (750:53): [True: 230, False: 0]
  |  Branch (750:69): [True: 230, False: 0]
  ------------------
  751|    230|                                {
  752|    230|                                    return OpCode::SGEUI;
  753|    230|                                }
  754|     83|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (754:42): [True: 83, False: 0]
  |  Branch (754:42): [True: 83, False: 0]
  |  Branch (754:58): [True: 83, False: 0]
  |  Branch (754:74): [True: 83, False: 0]
  ------------------
  755|     83|                                {
  756|     83|                                    return OpCode::SGTUI;
  757|     83|                                }
  758|      0|                                break;
  759|       |
  760|    488|                            case 'L':
  ------------------
  |  Branch (760:29): [True: 488, False: 915]
  ------------------
  761|    488|                            case 'l':
  ------------------
  |  Branch (761:29): [True: 0, False: 1.40k]
  ------------------
  762|    488|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (762:37): [True: 388, False: 100]
  |  Branch (762:37): [True: 388, False: 100]
  |  Branch (762:53): [True: 388, False: 0]
  |  Branch (762:69): [True: 388, False: 0]
  ------------------
  763|    388|                                {
  764|    388|                                    return OpCode::SLEUI;
  765|    388|                                }
  766|    100|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (766:42): [True: 100, False: 0]
  |  Branch (766:42): [True: 100, False: 0]
  |  Branch (766:58): [True: 100, False: 0]
  |  Branch (766:74): [True: 100, False: 0]
  ------------------
  767|    100|                                {
  768|    100|                                    return OpCode::SLTUI;
  769|    100|                                }
  770|      0|                                break;
  771|       |
  772|    211|                            case 'N':
  ------------------
  |  Branch (772:29): [True: 211, False: 1.19k]
  ------------------
  773|    211|                            case 'n':
  ------------------
  |  Branch (773:29): [True: 0, False: 1.40k]
  ------------------
  774|    211|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (774:37): [True: 211, False: 0]
  |  Branch (774:37): [True: 211, False: 0]
  |  Branch (774:53): [True: 211, False: 0]
  |  Branch (774:69): [True: 211, False: 0]
  ------------------
  775|    211|                                {
  776|    211|                                    return OpCode::SNEUI;
  777|    211|                                }
  778|      0|                                break;
  779|       |
  780|     86|                            case 'U':
  ------------------
  |  Branch (780:29): [True: 86, False: 1.31k]
  ------------------
  781|     86|                            case 'u':
  ------------------
  |  Branch (781:29): [True: 0, False: 1.40k]
  ------------------
  782|     86|                                if (ice(c3, 'B') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (782:37): [True: 86, False: 0]
  |  Branch (782:37): [True: 86, False: 0]
  |  Branch (782:53): [True: 86, False: 0]
  |  Branch (782:69): [True: 86, False: 0]
  ------------------
  783|     86|                                {
  784|     86|                                    return OpCode::SUBUI;
  785|     86|                                }
  786|      0|                                break;
  787|  1.40k|                        }
  788|       |
  789|      0|                        break;
  790|  3.16k|                }
  791|       |
  792|    536|                break;
  793|  3.16k|            }
  794|       |
  795|       |            // 6 character OpCodes
  796|    884|            case 6: {
  ------------------
  |  Branch (796:13): [True: 884, False: 69.3k]
  ------------------
  797|    884|                const char c1 = token[0u];
  798|    884|                const char c2 = token[1u];
  799|    884|                const char c3 = token[2u];
  800|    884|                const char c4 = token[3u];
  801|    884|                const char c5 = token[4u];
  802|    884|                const char c6 = token[5u];
  803|       |
  804|    884|                if (ice(c1, 'C') && ice(c2, 'V') && ice(c3, 'T'))
  ------------------
  |  Branch (804:21): [True: 510, False: 374]
  |  Branch (804:21): [True: 510, False: 374]
  |  Branch (804:37): [True: 510, False: 0]
  |  Branch (804:53): [True: 510, False: 0]
  ------------------
  805|    510|                {
  806|    510|                    switch (c4)
  ------------------
  |  Branch (806:29): [True: 0, False: 510]
  ------------------
  807|    510|                    {
  808|    164|                        case 'D':
  ------------------
  |  Branch (808:25): [True: 164, False: 346]
  ------------------
  809|    164|                        case 'd':
  ------------------
  |  Branch (809:25): [True: 0, False: 510]
  ------------------
  810|    164|                            if (c5 == '2')
  ------------------
  |  Branch (810:33): [True: 164, False: 0]
  ------------------
  811|    164|                            {
  812|    164|                                if (ice(c6, 'F'))
  ------------------
  |  Branch (812:37): [True: 81, False: 83]
  ------------------
  813|     81|                                {
  814|     81|                                    return OpCode::CVTD2F;
  815|     81|                                }
  816|     83|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (816:42): [True: 83, False: 0]
  ------------------
  817|     83|                                {
  818|     83|                                    return OpCode::CVTD2I;
  819|     83|                                }
  820|    164|                            }
  821|      0|                            break;
  822|       |
  823|    177|                        case 'F':
  ------------------
  |  Branch (823:25): [True: 177, False: 333]
  ------------------
  824|    177|                        case 'f':
  ------------------
  |  Branch (824:25): [True: 0, False: 510]
  ------------------
  825|    177|                            if (c5 == '2')
  ------------------
  |  Branch (825:33): [True: 177, False: 0]
  ------------------
  826|    177|                            {
  827|    177|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (827:37): [True: 82, False: 95]
  ------------------
  828|     82|                                {
  829|     82|                                    return OpCode::CVTF2D;
  830|     82|                                }
  831|     95|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (831:42): [True: 95, False: 0]
  ------------------
  832|     95|                                {
  833|     95|                                    return OpCode::CVTF2I;
  834|     95|                                }
  835|    177|                            }
  836|      0|                            break;
  837|       |
  838|    169|                        case 'I':
  ------------------
  |  Branch (838:25): [True: 169, False: 341]
  ------------------
  839|    169|                        case 'i':
  ------------------
  |  Branch (839:25): [True: 0, False: 510]
  ------------------
  840|    169|                            if (c5 == '2')
  ------------------
  |  Branch (840:33): [True: 169, False: 0]
  ------------------
  841|    169|                            {
  842|    169|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (842:37): [True: 80, False: 89]
  ------------------
  843|     80|                                {
  844|     80|                                    return OpCode::CVTI2D;
  845|     80|                                }
  846|     89|                                else if (ice(c6, 'F'))
  ------------------
  |  Branch (846:42): [True: 89, False: 0]
  ------------------
  847|     89|                                {
  848|     89|                                    return OpCode::CVTI2F;
  849|     89|                                }
  850|    169|                            }
  851|    510|                    }
  852|    510|                }
  853|    374|                else if (ice(c1, 'M') && ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T') &&
  ------------------
  |  Branch (853:26): [True: 162, False: 212]
  |  Branch (853:26): [True: 162, False: 212]
  |  Branch (853:42): [True: 162, False: 0]
  |  Branch (853:58): [True: 162, False: 0]
  |  Branch (853:74): [True: 162, False: 0]
  ------------------
  854|    374|                         ice(c5, 'U') && ice(c6, 'I'))
  ------------------
  |  Branch (854:26): [True: 162, False: 0]
  |  Branch (854:42): [True: 162, False: 0]
  ------------------
  855|    162|                {
  856|    162|                    return OpCode::MULTUI;
  857|    162|                }
  858|    212|                break;
  859|    884|            }
  860|       |
  861|       |            // 7 character OpCodes
  862|    530|            case 7: {
  ------------------
  |  Branch (862:13): [True: 530, False: 69.7k]
  ------------------
  863|    530|                const char c1 = token[0u];
  864|    530|                const char c2 = token[1u];
  865|    530|                const char c3 = token[2u];
  866|    530|                const char c4 = token[3u];
  867|    530|                const char c5 = token[4u];
  868|    530|                const char c6 = token[5u];
  869|    530|                const char c7 = token[6u];
  870|       |
  871|    530|                if (ice(c1, 'M') && ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (871:21): [True: 453, False: 77]
  |  Branch (871:21): [True: 453, False: 77]
  |  Branch (871:37): [True: 453, False: 0]
  |  Branch (871:53): [True: 453, False: 0]
  ------------------
  872|    453|                {
  873|    453|                    if (ice(c4, 'I') && c5 == '2' && ice(c6, 'F') && ice(c7, 'P'))
  ------------------
  |  Branch (873:25): [True: 213, False: 240]
  |  Branch (873:25): [True: 213, False: 240]
  |  Branch (873:41): [True: 213, False: 0]
  |  Branch (873:54): [True: 213, False: 0]
  |  Branch (873:70): [True: 213, False: 0]
  ------------------
  874|    213|                    {
  875|    213|                        return OpCode::MOVI2FP;
  876|    213|                    }
  877|    240|                    if (ice(c4, 'F') && ice(c5, 'P') && c6 == '2' && ice(c7, 'I'))
  ------------------
  |  Branch (877:25): [True: 240, False: 0]
  |  Branch (877:25): [True: 240, False: 0]
  |  Branch (877:41): [True: 240, False: 0]
  |  Branch (877:57): [True: 240, False: 0]
  |  Branch (877:70): [True: 240, False: 0]
  ------------------
  878|    240|                    {
  879|    240|                        return OpCode::MOVFP2I;
  880|    240|                    }
  881|    240|                }
  882|     77|                break;
  883|    530|            }
  884|       |
  885|  5.35k|            default: {
  ------------------
  |  Branch (885:13): [True: 5.35k, False: 64.9k]
  ------------------
  886|  5.35k|                break;
  887|    530|            }
  888|  70.2k|        }
  889|       |
  890|       |        // None found
  891|  32.7k|        return OpCode::NONE;
  892|  70.2k|    }
_ZN3dlx3iceEcc:
   17|   104k|    {
   18|   104k|        constexpr const char diff = 'a' - 'A';
   19|   104k|        return (c == t) || (c == t + diff);
  ------------------
  |  Branch (19:16): [True: 47.6k, False: 56.6k]
  |  Branch (19:28): [True: 22.2k, False: 34.3k]
  ------------------
   20|   104k|    }

_ZN3dlx10ParseErrorC2Ev:
   20|  66.7k|    {}
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorEmmNS_12ArgumentTypeES0_:
  194|  1.50k|    {
  195|  1.50k|        ParseError err;
  196|       |
  197|  1.50k|        err.m_Type                                 = ParseError::Type::UnexpectedArgumentType;
  198|  1.50k|        err.m_LineNumber                           = line_number;
  199|  1.50k|        err.m_Column                               = column;
  200|  1.50k|        err.unexpected_argument_type.expected_type = expected_type;
  201|  1.50k|        err.unexpected_argument_type.actual_type   = actual_type;
  202|       |
  203|  1.50k|        return err;
  204|  1.50k|    }
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorERKNS_5TokenENS_12ArgumentTypeES3_:
  208|  1.50k|    {
  209|  1.50k|        return ConstructUnexpectedArgumentTypeParseError(token.GetLineNumber().unsafe(),
  210|  1.50k|                                                         token.GetColumn().unsafe(), expected_type,
  211|  1.50k|                                                         actual_type);
  212|  1.50k|    }
_ZN3dlx32ConstructInvalidNumberParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  217|     70|    {
  218|     70|        ParseError err;
  219|       |
  220|     70|        err.m_Type              = ParseError::Type::InvalidNumber;
  221|     70|        err.m_LineNumber        = line_number;
  222|     70|        err.m_Column            = column;
  223|     70|        err.invalid_number.text = text;
  224|       |
  225|     70|        return err;
  226|     70|    }
_ZN3dlx32ConstructInvalidNumberParseErrorERKNS_5TokenE:
  229|     70|    {
  230|     70|        return ConstructInvalidNumberParseError(token.GetLineNumber().unsafe(),
  231|     70|                                                token.GetColumn().unsafe(), token.GetText());
  232|     70|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorEmm:
  236|      2|    {
  237|      2|        ParseError err;
  238|       |
  239|      2|        err.m_Type       = ParseError::Type::TooFewArgumentsAddressDisplacement;
  240|      2|        err.m_LineNumber = line_number;
  241|      2|        err.m_Column     = column;
  242|       |
  243|      2|        return err;
  244|      2|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorERKNS_5TokenE:
  248|      2|    {
  249|      2|        return ConstructTooFewArgumentsAddressDisplacementParseError(token.GetLineNumber().unsafe(),
  250|      2|                                                                     token.GetColumn().unsafe());
  251|      2|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorEmmNS_5Token4TypeES1_:
  256|  16.4k|    {
  257|  16.4k|        ParseError err;
  258|       |
  259|  16.4k|        err.m_Type                         = ParseError::Type::UnexpectedToken;
  260|  16.4k|        err.m_LineNumber                   = line_number;
  261|  16.4k|        err.m_Column                       = column;
  262|  16.4k|        err.unexpected_token.expected_type = expected_type;
  263|  16.4k|        err.unexpected_token.actual_type   = actual_type;
  264|       |
  265|  16.4k|        return err;
  266|  16.4k|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorERKNS_5TokenENS0_4TypeE:
  270|  16.4k|    {
  271|  16.4k|        return ConstructUnexpectedTokenParseError(token.GetLineNumber().unsafe(),
  272|  16.4k|                                                  token.GetColumn().unsafe(), expected_type,
  273|  16.4k|                                                  token.GetType());
  274|  16.4k|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  278|    878|    {
  279|    878|        ParseError err;
  280|       |
  281|    878|        err.m_Type                         = ParseError::Type::ReserverdIdentifier;
  282|    878|        err.m_LineNumber                   = line_number;
  283|    878|        err.m_Column                       = column;
  284|    878|        err.reserved_identifier.identifier = identifier;
  285|       |
  286|    878|        return err;
  287|    878|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorERKNS_5TokenE:
  290|    203|    {
  291|    203|        return ConstructReservedIdentiferParseError(token.GetLineNumber().unsafe(),
  292|    203|                                                    token.GetColumn().unsafe(), token.GetText());
  293|    203|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  297|  21.3k|    {
  298|  21.3k|        ParseError err;
  299|       |
  300|  21.3k|        err.m_Type                             = ParseError::Type::InvalidLabelIdentifier;
  301|  21.3k|        err.m_LineNumber                       = line_number;
  302|  21.3k|        err.m_Column                           = column;
  303|  21.3k|        err.invalid_label_identifier.identifer = identifier;
  304|       |
  305|  21.3k|        return err;
  306|  21.3k|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorERKNS_5TokenE:
  310|  21.3k|    {
  311|  21.3k|        return ConstructInvalidLabelIdentifierParseError(
  312|  21.3k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText());
  313|  21.3k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEEmm:
  318|  1.03k|    {
  319|  1.03k|        ParseError err;
  320|       |
  321|  1.03k|        err.m_Type                           = ParseError::Type::LabelAlreadyDefined;
  322|  1.03k|        err.m_LineNumber                     = line_number;
  323|  1.03k|        err.m_Column                         = column;
  324|  1.03k|        err.label_already_defined.label_name = label_name;
  325|  1.03k|        err.label_already_defined.at_line    = at_line;
  326|  1.03k|        err.label_already_defined.at_column  = at_column;
  327|       |
  328|  1.03k|        return err;
  329|  1.03k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorERKNS_5TokenES2_:
  333|  1.03k|    {
  334|  1.03k|        return ConstructLabelAlreadyDefinedParseError(
  335|  1.03k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText(),
  336|  1.03k|                first_definition.GetLineNumber().unsafe(), first_definition.GetColumn().unsafe());
  337|  1.03k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorEmm:
  341|  15.3k|    {
  342|  15.3k|        ParseError err;
  343|       |
  344|  15.3k|        err.m_Type       = ParseError::Type::OneInstructionPerLine;
  345|  15.3k|        err.m_LineNumber = line_number;
  346|  15.3k|        err.m_Column     = column;
  347|       |
  348|  15.3k|        return err;
  349|  15.3k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorERKNS_5TokenE:
  353|  15.3k|    {
  354|  15.3k|        return ConstructOneInstructionPerLineParseError(token.GetLineNumber().unsafe(),
  355|  15.3k|                                                        token.GetColumn().unsafe());
  356|  15.3k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorEmmhh:
  361|  8.45k|    {
  362|  8.45k|        ParseError err;
  363|       |
  364|  8.45k|        err.m_Type                     = ParseError::Type::TooFewArgument;
  365|  8.45k|        err.m_LineNumber               = line_number;
  366|  8.45k|        err.m_Column                   = column;
  367|  8.45k|        err.too_few_arguments.required = required;
  368|  8.45k|        err.too_few_arguments.provided = provided;
  369|       |
  370|  8.45k|        return err;
  371|  8.45k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorERKNS_5TokenEhh:
  375|  8.45k|    {
  376|  8.45k|        return ConstructTooFewArgumentsParseError(token.GetLineNumber().unsafe(),
  377|  8.45k|                                                  token.GetColumn().unsafe(), required, provided);
  378|  8.45k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  382|    997|    {
  383|    997|        ParseError err;
  384|       |
  385|    997|        err.m_Type                 = ParseError::Type::EmptyLabel;
  386|    997|        err.m_LineNumber           = line_number;
  387|    997|        err.m_Column               = column;
  388|    997|        err.empty_label.label_name = label_name;
  389|       |
  390|    997|        return err;
  391|    997|    }
_ZN3dlx29ConstructEmptyLabelParseErrorERKNS_5TokenE:
  394|    997|    {
  395|    997|        return ConstructEmptyLabelParseError(
  396|    997|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(),
  397|    997|                (token.GetText().back() == ':') ?
  ------------------
  |  Branch (397:17): [True: 882, False: 115]
  ------------------
  398|    882|                        token.GetText().substring_view(0u, token.GetText().length() - 1u) :
  399|    997|                        token.GetText());
  400|    997|    }
_ZN3dlx31ConstructTooManyCommaParseErrorEmm:
  404|    763|    {
  405|    763|        ParseError err;
  406|       |
  407|    763|        err.m_Type       = ParseError::Type::TooManyComma;
  408|    763|        err.m_LineNumber = line_number;
  409|    763|        err.m_Column     = column;
  410|       |
  411|    763|        return err;
  412|    763|    }
_ZN3dlx31ConstructTooManyCommaParseErrorERKNS_5TokenE:
  415|    763|    {
  416|    763|        return ConstructTooManyCommaParseError(token.GetLineNumber().unsafe(),
  417|    763|                                               token.GetColumn().unsafe());
  418|    763|    }

_ZN3dlx13ParsedProgram13AddParseErrorEONS_10ParseErrorE:
   18|  66.7k|    {
   19|  66.7k|        m_ParseErrors.emplace_back(phi::move(error));
   20|  66.7k|    }

_ZN3dlx6Parser5ParseERNS_11TokenStreamE:
  180|  4.10k|    {
  181|  4.10k|        ParsedProgram program;
  182|       |
  183|  4.10k|        program.m_Tokens = tokens;
  184|       |
  185|  4.10k|        phi::boolean line_has_instruction{false};
  186|  4.10k|        phi::usize   label_count{0u};
  187|       |
  188|   174k|        while (tokens.has_more())
  ------------------
  |  Branch (188:16): [True: 170k, False: 4.10k]
  ------------------
  189|   170k|        {
  190|   170k|            const Token& current_token = tokens.consume();
  191|       |
  192|       |            //DLX_INFO("Parsing '{}'", current_token.DebugInfo());
  193|       |
  194|   170k|            switch (current_token.GetType())
  195|   170k|            {
  196|       |                // Ignore comments
  197|  32.5k|                case Token::Type::Comment:
  ------------------
  |  Branch (197:17): [True: 32.5k, False: 138k]
  ------------------
  198|       |                    //DLX_DEBUG("Ignoring comment");
  199|  32.5k|                    break;
  200|       |
  201|  65.0k|                case Token::Type::NewLine:
  ------------------
  |  Branch (201:17): [True: 65.0k, False: 105k]
  ------------------
  202|       |                    //DLX_DEBUG("Ignoring newline");
  203|  65.0k|                    line_has_instruction = false;
  204|  65.0k|                    break;
  205|       |
  206|  22.8k|                case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (206:17): [True: 22.8k, False: 147k]
  ------------------
  207|  22.8k|                    if (line_has_instruction)
  ------------------
  |  Branch (207:25): [True: 696, False: 22.1k]
  ------------------
  208|    696|                    {
  209|    696|                        program.AddParseError(ConstructUnexpectedTokenParseError(
  210|    696|                                current_token, Token::Type::NewLine));
  211|    696|                        break;
  212|    696|                    }
  213|       |
  214|       |                    // Handle jump labels
  215|       |                    // Check if the last character of the identifier is a colon
  216|  22.1k|                    if (current_token.GetText().back() != ':')
  ------------------
  |  Branch (216:25): [True: 17.9k, False: 4.16k]
  ------------------
  217|  17.9k|                    {
  218|  17.9k|                        program.AddParseError(
  219|  17.9k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  220|  17.9k|                        break;
  221|  17.9k|                    }
  222|       |
  223|  4.16k|                    phi::string_view label_name = current_token.GetText();
  224|  4.16k|                    label_name.remove_suffix(1u);
  225|       |
  226|  4.16k|                    if (IsReservedIdentifier(label_name))
  ------------------
  |  Branch (226:25): [True: 675, False: 3.48k]
  ------------------
  227|    675|                    {
  228|    675|                        program.AddParseError(ConstructReservedIdentiferParseError(
  229|    675|                                current_token.GetLineNumber().unsafe(),
  230|    675|                                current_token.GetColumn().unsafe(), label_name));
  231|    675|                        break;
  232|    675|                    }
  233|       |
  234|  3.48k|                    if (!IsValidIdentifier(label_name))
  ------------------
  |  Branch (234:25): [True: 1.12k, False: 2.36k]
  ------------------
  235|  1.12k|                    {
  236|  1.12k|                        program.AddParseError(
  237|  1.12k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  238|  1.12k|                        break;
  239|  1.12k|                    }
  240|       |
  241|       |                    // Check if label was already defined
  242|  2.36k|                    if (program.m_JumpData.find(label_name) != program.m_JumpData.end())
  ------------------
  |  Branch (242:25): [True: 1.03k, False: 1.33k]
  ------------------
  243|  1.03k|                    {
  244|       |                        // Find first defintions of label
  245|  1.03k|                        const Token* first_label_definition =
  246|  1.03k|                                tokens.find_first_token_if([&](const Token& t) {
  247|  1.03k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  248|  1.03k|                                    {
  249|  1.03k|                                        phi::string_view token_label_name = t.GetText();
  250|  1.03k|                                        token_label_name.remove_suffix(1u);
  251|       |
  252|  1.03k|                                        if (token_label_name == label_name)
  253|  1.03k|                                        {
  254|  1.03k|                                            return true;
  255|  1.03k|                                        }
  256|  1.03k|                                    }
  257|       |
  258|  1.03k|                                    return false;
  259|  1.03k|                                });
  260|       |
  261|  1.03k|                        PHI_ASSERT(first_label_definition);
  262|       |
  263|  1.03k|                        program.AddParseError(ConstructLabelAlreadyDefinedParseError(
  264|  1.03k|                                current_token, *first_label_definition));
  265|  1.03k|                        break;
  266|  1.03k|                    }
  267|       |
  268|  1.33k|                    program.m_JumpData[label_name] =
  269|  1.33k|                            static_cast<std::uint32_t>(program.m_Instructions.size());
  270|  1.33k|                    label_count += 1u;
  271|       |
  272|       |                    //DLX_INFO("Added jump label {} -> {}", label_name,
  273|       |                    //             program.m_Instructions.size());
  274|       |
  275|  1.33k|                    break;
  276|  2.36k|                }
  277|       |
  278|  36.2k|                case Token::Type::OpCode: {
  ------------------
  |  Branch (278:17): [True: 36.2k, False: 134k]
  ------------------
  279|  36.2k|                    if (line_has_instruction)
  ------------------
  |  Branch (279:25): [True: 15.3k, False: 20.9k]
  ------------------
  280|  15.3k|                    {
  281|  15.3k|                        program.AddParseError(
  282|  15.3k|                                ConstructOneInstructionPerLineParseError(current_token));
  283|  15.3k|                        break;
  284|  15.3k|                    }
  285|       |
  286|  20.9k|                    label_count = 0u;
  287|       |
  288|       |                    // Handle normal instructions
  289|  20.9k|                    PHI_ASSERT(current_token.HasHint());
  290|  20.9k|                    OpCode opcode = static_cast<OpCode>(current_token.GetHint());
  291|       |
  292|       |                    //DLX_INFO("Instruction opcode: {}", dlx::enum_name(opcode));
  293|       |
  294|  20.9k|                    const InstructionInfo& info = LookUpIntructionInfo(opcode);
  295|       |
  296|       |                    // Make sure we got no problems here
  297|  20.9k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  298|  20.9k|                    PHI_ASSERT(info.GetArgumentType(1_u8) != ArgumentType::Unknown);
  299|  20.9k|                    PHI_ASSERT(info.GetArgumentType(2_u8) != ArgumentType::Unknown);
  300|  20.9k|                    PHI_ASSERT(info.GetExecutor());
  301|       |
  302|  20.9k|                    const phi::u8 number_of_argument_required = info.GetNumberOfRequiredArguments();
  303|       |                    //DLX_INFO("Instruction requires {} arguments",
  304|       |                    //             number_of_argument_required.unsafe());
  305|       |
  306|       |                    // Create instruction
  307|  20.9k|                    Instruction  instruction(info, current_token.GetLineNumber());
  308|  20.9k|                    phi::boolean consumed_comma{false};
  309|       |
  310|       |                    // Parse arguments
  311|  41.2k|                    for (phi::u8 argument_num{0_u8}; argument_num < number_of_argument_required;)
  ------------------
  |  Branch (311:54): [True: 34.6k, False: 6.55k]
  ------------------
  312|  34.6k|                    {
  313|       |                        // Get next token
  314|  34.6k|                        if (!tokens.has_more())
  ------------------
  |  Branch (314:29): [True: 138, False: 34.5k]
  ------------------
  315|    138|                        {
  316|    138|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  317|    138|                                    current_token, number_of_argument_required.unsafe(),
  318|    138|                                    argument_num.unsafe()));
  319|    138|                            break;
  320|    138|                        }
  321|       |
  322|  34.5k|                        const Token& token = tokens.consume();
  323|       |
  324|       |                        // Skip commas
  325|  34.5k|                        if (token.GetType() == Token::Type::Comma)
  ------------------
  |  Branch (325:29): [True: 6.19k, False: 28.3k]
  ------------------
  326|  6.19k|                        {
  327|  6.19k|                            if (consumed_comma)
  ------------------
  |  Branch (327:33): [True: 763, False: 5.43k]
  ------------------
  328|    763|                            {
  329|    763|                                program.AddParseError(ConstructTooManyCommaParseError(token));
  330|    763|                            }
  331|       |
  332|  6.19k|                            consumed_comma = true;
  333|       |                            //DLX_DEBUG("Skipping comma");
  334|  6.19k|                            continue;
  335|  6.19k|                        }
  336|       |
  337|  28.3k|                        if (token.GetType() == Token::Type::NewLine)
  ------------------
  |  Branch (337:29): [True: 8.31k, False: 20.0k]
  ------------------
  338|  8.31k|                        {
  339|  8.31k|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  340|  8.31k|                                    token, number_of_argument_required.unsafe(),
  341|  8.31k|                                    argument_num.unsafe()));
  342|  8.31k|                            break;
  343|  8.31k|                        }
  344|       |
  345|  20.0k|                        phi::optional<InstructionArgument> optional_parsed_argument =
  346|  20.0k|                                parse_instruction_argument(
  347|  20.0k|                                        token, info.GetArgumentType(argument_num), tokens, program);
  348|  20.0k|                        if (!optional_parsed_argument.has_value())
  ------------------
  |  Branch (348:29): [True: 5.89k, False: 14.1k]
  ------------------
  349|  5.89k|                        {
  350|       |                            // The parse_instruction_argument function should already have added a parse error with more detail
  351|  5.89k|                            break;
  352|  5.89k|                        }
  353|       |
  354|       |                        // Successfully parsed one argument
  355|  14.1k|                        InstructionArgument parsed_argument = optional_parsed_argument.value();
  356|       |
  357|  14.1k|                        instruction.SetArgument(argument_num, parsed_argument);
  358|  14.1k|                        argument_num++;
  359|  14.1k|                        consumed_comma = false;
  360|       |
  361|       |                        //DLX_INFO("Successfully parsed argument {}", argument_num.unsafe());
  362|  14.1k|                    }
  363|       |
  364|       |                    //DLX_INFO("Successfully parsed instruction '{}'",
  365|       |                    //            instruction.DebugInfo());
  366|  20.9k|                    program.m_Instructions.emplace_back(instruction);
  367|  20.9k|                    line_has_instruction = true;
  368|  20.9k|                    break;
  369|  36.2k|                }
  370|       |
  371|  13.9k|                default:
  ------------------
  |  Branch (371:17): [True: 13.9k, False: 156k]
  ------------------
  372|  13.9k|                    Token::Type expected_token_type = Token::Type::Unknown;
  373|  13.9k|                    if (line_has_instruction)
  ------------------
  |  Branch (373:25): [True: 4.19k, False: 9.71k]
  ------------------
  374|  4.19k|                    {
  375|  4.19k|                        expected_token_type = Token::Type::NewLine;
  376|  4.19k|                    }
  377|       |
  378|  13.9k|                    program.AddParseError(
  379|  13.9k|                            ConstructUnexpectedTokenParseError(current_token, expected_token_type));
  380|  13.9k|                    break;
  381|   170k|            }
  382|   170k|        }
  383|       |
  384|       |        // Check for empty labels
  385|  4.10k|        if (label_count > 0u)
  ------------------
  |  Branch (385:13): [True: 183, False: 3.92k]
  ------------------
  386|    183|        {
  387|  1.81k|            for (auto it = tokens.rbegin(); label_count > 0u; ++it)
  ------------------
  |  Branch (387:45): [True: 1.62k, False: 183]
  ------------------
  388|  1.62k|            {
  389|  1.62k|                PHI_ASSERT(it != tokens.rend(), "Iterator should never reach the end");
  390|       |
  391|  1.62k|                const Token& token = *it;
  392|  1.62k|                if (token.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (392:21): [True: 997, False: 630]
  ------------------
  393|    997|                {
  394|    997|                    program.AddParseError(ConstructEmptyLabelParseError(token));
  395|    997|                    --label_count;
  396|    997|                }
  397|  1.62k|            }
  398|    183|        }
  399|       |
  400|  4.10k|        return program;
  401|  4.10k|    }
_ZN3dlx6Parser5ParseEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  404|  4.10k|    {
  405|  4.10k|        TokenStream tokens = Tokenize(source);
  406|  4.10k|        return Parse(tokens);
  407|  4.10k|    }
Parser.cpp:_ZN3dlxL26parse_instruction_argumentERKNS_5TokenENS_12ArgumentTypeERNS_11TokenStreamERNS_13ParsedProgramE:
   32|  20.0k|    {
   33|       |        // DLX_INFO("Parsing argument with token '{}' and expected type '{}'", token.DebugInfo(),
   34|       |        //              dlx::enum_name(expected_argument_type));
   35|       |
   36|  20.0k|        switch (token.GetType())
   37|  20.0k|        {
   38|    269|            case Token::Type::IntegerLiteral: {
  ------------------
  |  Branch (38:13): [True: 269, False: 19.7k]
  ------------------
   39|    269|                if (!ArgumentTypeIncludes(expected_argument_type,
  ------------------
  |  Branch (39:21): [True: 72, False: 197]
  ------------------
   40|    269|                                          ArgumentType::AddressDisplacement))
   41|     72|                {
   42|     72|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
   43|     72|                            token, expected_argument_type, ArgumentType::AddressDisplacement));
   44|       |
   45|     72|                    return {};
   46|     72|                }
   47|       |
   48|       |                // Get address displacement
   49|    197|                PHI_ASSERT(token.HasHint());
   50|       |
   51|    197|                std::int16_t value = static_cast<std::int16_t>(token.GetHint());
   52|       |
   53|    197|                if (!tokens.has_x_more(3u))
  ------------------
  |  Branch (53:21): [True: 2, False: 195]
  ------------------
   54|      2|                {
   55|      2|                    program.AddParseError(
   56|      2|                            ConstructTooFewArgumentsAddressDisplacementParseError(token));
   57|      2|                    return {};
   58|      2|                }
   59|       |
   60|    195|                auto         it           = tokens.current_position();
   61|    195|                const Token& first_token  = tokens.consume();
   62|    195|                const Token& second_token = tokens.consume();
   63|    195|                const Token& third_token  = tokens.consume();
   64|       |
   65|    195|                if (first_token.GetType() != Token::Type::OpenBracket)
  ------------------
  |  Branch (65:21): [True: 195, False: 0]
  ------------------
   66|    195|                {
   67|    195|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   68|    195|                            first_token, Token::Type::OpenBracket));
   69|    195|                    return {};
   70|    195|                }
   71|       |
   72|       |                // Second token is the register
   73|      0|                if (second_token.GetType() != Token::Type::RegisterInt)
  ------------------
  |  Branch (73:21): [True: 0, False: 0]
  ------------------
   74|      0|                {
   75|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   76|      0|                            second_token, Token::Type::RegisterInt));
   77|      0|                    return {};
   78|      0|                }
   79|       |
   80|      0|                if (third_token.GetType() != Token::Type::ClosingBracket)
  ------------------
  |  Branch (80:21): [True: 0, False: 0]
  ------------------
   81|      0|                {
   82|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   83|      0|                            third_token, Token::Type::ClosingBracket));
   84|      0|                    return {};
   85|      0|                }
   86|       |
   87|       |                // Consume the 3 tokens
   88|      0|                tokens.set_position(it + 3u);
   89|       |
   90|       |                //DLX_INFO("Parsed address displacement with '{}' displacement and Register '{}'",
   91|       |                //             value, dlx::enum_name(reg_id));
   92|       |
   93|      0|                return ConstructInstructionArgumentAddressDisplacement(
   94|      0|                        static_cast<IntRegisterID>(second_token.GetHint()), value);
   95|      0|            }
   96|  8.95k|            case Token::Type::RegisterInt: {
  ------------------
  |  Branch (96:13): [True: 8.95k, False: 11.0k]
  ------------------
   97|  8.95k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::IntRegister))
  ------------------
  |  Branch (97:21): [True: 197, False: 8.75k]
  ------------------
   98|    197|                {
   99|    197|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  100|    197|                            token, expected_argument_type, ArgumentType::IntRegister));
  101|    197|                    return {};
  102|    197|                }
  103|       |
  104|       |                //DLX_INFO("Parsed identifier as int register {}",
  105|       |                //             dlx::enum_name(reg_id));
  106|       |
  107|  8.75k|                return ConstructInstructionArgumentRegisterInt(
  108|  8.75k|                        static_cast<IntRegisterID>(token.GetHint()));
  109|  8.95k|            }
  110|  3.02k|            case Token::Type::RegisterFloat: {
  ------------------
  |  Branch (110:13): [True: 3.02k, False: 17.0k]
  ------------------
  111|  3.02k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::FloatRegister))
  ------------------
  |  Branch (111:21): [True: 709, False: 2.31k]
  ------------------
  112|    709|                {
  113|    709|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  114|    709|                            token, expected_argument_type, ArgumentType::FloatRegister));
  115|    709|                    return {};
  116|    709|                }
  117|       |
  118|       |                //DLX_INFO("Parsed identifier as float register {}",
  119|       |                //             dlx::enum_name(float_reg_id));
  120|       |
  121|  2.31k|                return ConstructInstructionArgumentRegisterFloat(
  122|  2.31k|                        static_cast<FloatRegisterID>(token.GetHint()));
  123|  3.02k|            }
  124|    203|            case Token::Type::RegisterStatus: {
  ------------------
  |  Branch (124:13): [True: 203, False: 19.8k]
  ------------------
  125|    203|                program.AddParseError(ConstructReservedIdentiferParseError(token));
  126|       |
  127|    203|                return {};
  128|  3.02k|            }
  129|  3.29k|            case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (129:13): [True: 3.29k, False: 16.7k]
  ------------------
  130|       |                // Parse as Label
  131|  3.29k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::Label))
  ------------------
  |  Branch (131:21): [True: 75, False: 3.21k]
  ------------------
  132|     75|                {
  133|     75|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  134|     75|                            token, expected_argument_type, ArgumentType::Label));
  135|     75|                    return {};
  136|     75|                }
  137|       |
  138|  3.21k|                if (IsReservedIdentifier(token.GetText()))
  ------------------
  |  Branch (138:21): [True: 0, False: 3.21k]
  ------------------
  139|      0|                {
  140|      0|                    program.AddParseError(ConstructReservedIdentiferParseError(token));
  141|      0|                    return {};
  142|      0|                }
  143|       |
  144|  3.21k|                if (!IsValidIdentifier(token.GetText()))
  ------------------
  |  Branch (144:21): [True: 2.28k, False: 927]
  ------------------
  145|  2.28k|                {
  146|  2.28k|                    program.AddParseError(ConstructInvalidLabelIdentifierParseError(token));
  147|  2.28k|                    return {};
  148|  2.28k|                }
  149|       |
  150|       |                //DLX_INFO("Parsed Label identifier as '{}'", token.GetText());
  151|       |
  152|    927|                return ConstructInstructionArgumentLabel(token.GetText());
  153|  3.21k|            }
  154|  2.67k|            case Token::Type::ImmediateInteger: {
  ------------------
  |  Branch (154:13): [True: 2.67k, False: 17.3k]
  ------------------
  155|  2.67k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::ImmediateInteger))
  ------------------
  |  Branch (155:21): [True: 450, False: 2.22k]
  ------------------
  156|    450|                {
  157|    450|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  158|    450|                            token, expected_argument_type, ArgumentType::ImmediateInteger));
  159|    450|                    return {};
  160|    450|                }
  161|       |
  162|  2.22k|                if (token.HasHint())
  ------------------
  |  Branch (162:21): [True: 2.15k, False: 70]
  ------------------
  163|  2.15k|                {
  164|  2.15k|                    return ConstructInstructionArgumentImmediateValue(
  165|  2.15k|                            static_cast<std::int16_t>(token.GetHint()));
  166|  2.15k|                }
  167|       |
  168|     70|                program.AddParseError(ConstructInvalidNumberParseError(token));
  169|     70|                return {};
  170|  2.22k|            }
  171|       |
  172|  1.63k|            default:
  ------------------
  |  Branch (172:13): [True: 1.63k, False: 18.4k]
  ------------------
  173|  1.63k|                program.AddParseError(
  174|  1.63k|                        ConstructUnexpectedTokenParseError(token, Token::Type::Unknown));
  175|  1.63k|                return {};
  176|  20.0k|        }
  177|  20.0k|    }
Parser.cpp:_ZZN3dlx6Parser5ParseERNS_11TokenStreamEENK3$_0clERKNS_5TokenE:
  246|  17.3k|                                tokens.find_first_token_if([&](const Token& t) {
  247|  17.3k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (247:41): [True: 6.07k, False: 11.2k]
  ------------------
  248|  6.07k|                                    {
  249|  6.07k|                                        phi::string_view token_label_name = t.GetText();
  250|  6.07k|                                        token_label_name.remove_suffix(1u);
  251|       |
  252|  6.07k|                                        if (token_label_name == label_name)
  ------------------
  |  Branch (252:45): [True: 1.03k, False: 5.03k]
  ------------------
  253|  1.03k|                                        {
  254|  1.03k|                                            return true;
  255|  1.03k|                                        }
  256|  6.07k|                                    }
  257|       |
  258|  16.3k|                                    return false;
  259|  17.3k|                                });

_ZN3dlx9ProcessorC2Ev:
   64|      1|    {
   65|       |        // Mark R0 as ready only
   66|      1|        m_IntRegisters[0].SetReadOnly(true);
   67|      1|    }
_ZN3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   70|  2.72M|    {
   71|  2.72M|        PHI_ASSERT(id != IntRegisterID::None);
   72|  2.72M|        phi::size_t id_value = phi::to_underlying(id);
   73|       |
   74|  2.72M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   75|       |
   76|  2.72M|        return m_IntRegisters[id_value];
   77|  2.72M|    }
_ZNK3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   81|  4.00M|    {
   82|  4.00M|        PHI_ASSERT(id != IntRegisterID::None);
   83|  4.00M|        phi::size_t id_value = phi::to_underlying(id);
   84|       |
   85|  4.00M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   86|       |
   87|  4.00M|        return m_IntRegisters[id_value];
   88|  4.00M|    }
_ZNK3dlx9Processor25IntRegisterGetSignedValueENS_13IntRegisterIDE:
   91|  2.35M|    {
   92|  2.35M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   93|  2.35M|                                             RegisterAccessType::Signed),
   94|  2.35M|                   "Mismatch for instruction access type");
   95|       |
   96|  2.35M|        const phi::size_t id_value = phi::to_underlying(id);
   97|       |
   98|  2.35M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
   99|  2.35M|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
  100|  2.35M|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (100:13): [True: 1.60M, False: 749k]
  ------------------
  101|  2.35M|            register_value_type != IntRegisterValueType::Signed)
  ------------------
  |  Branch (101:13): [True: 617k, False: 989k]
  ------------------
  102|   617k|        {
  103|   617k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   617k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  104|   617k|        }
  105|       |
  106|  2.35M|        return GetIntRegister(id).GetSignedValue();
  107|  2.35M|    }
_ZNK3dlx9Processor27IntRegisterGetUnsignedValueENS_13IntRegisterIDE:
  110|  1.64M|    {
  111|  1.64M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  112|  1.64M|                                             RegisterAccessType::Unsigned),
  113|  1.64M|                   "Mismatch for instruction access type");
  114|       |
  115|  1.64M|        const phi::size_t id_value = phi::to_underlying(id);
  116|       |
  117|  1.64M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  118|  1.64M|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
  119|  1.64M|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (119:13): [True: 836k, False: 809k]
  ------------------
  120|  1.64M|            register_value_type != IntRegisterValueType::Unsigned)
  ------------------
  |  Branch (120:13): [True: 494k, False: 341k]
  ------------------
  121|   494k|        {
  122|   494k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   494k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  123|   494k|        }
  124|       |
  125|  1.64M|        return GetIntRegister(id).GetUnsignedValue();
  126|  1.64M|    }
_ZN3dlx9Processor25IntRegisterSetSignedValueENS_13IntRegisterIDEN3phi7integerIiEE:
  129|  1.45M|    {
  130|  1.45M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  131|  1.45M|                                             RegisterAccessType::Signed),
  132|  1.45M|                   "Mismatch for instruction access type");
  133|       |
  134|  1.45M|        IntRegister& reg = GetIntRegister(id);
  135|       |
  136|  1.45M|        if (reg.IsReadOnly())
  ------------------
  |  Branch (136:13): [True: 361k, False: 1.09M]
  ------------------
  137|   361k|        {
  138|   361k|            return;
  139|   361k|        }
  140|       |
  141|  1.09M|        reg.SetSignedValue(value);
  142|       |
  143|  1.09M|        const phi::size_t id_value = phi::to_underlying(id);
  144|       |
  145|  1.09M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  146|  1.09M|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Signed;
  147|  1.09M|    }
_ZN3dlx9Processor27IntRegisterSetUnsignedValueENS_13IntRegisterIDEN3phi7integerIjEE:
  150|  1.26M|    {
  151|  1.26M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  152|  1.26M|                                             RegisterAccessType::Unsigned),
  153|  1.26M|                   "Mismatch for instruction access type");
  154|       |
  155|  1.26M|        IntRegister& reg = GetIntRegister(id);
  156|       |
  157|  1.26M|        if (reg.IsReadOnly())
  ------------------
  |  Branch (157:13): [True: 175k, False: 1.08M]
  ------------------
  158|   175k|        {
  159|   175k|            return;
  160|   175k|        }
  161|       |
  162|  1.08M|        reg.SetUnsignedValue(value);
  163|       |
  164|  1.08M|        const phi::size_t id_value = phi::to_underlying(id);
  165|       |
  166|  1.08M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  167|  1.08M|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Unsigned;
  168|  1.08M|    }
_ZN3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  171|  1.78M|    {
  172|  1.78M|        PHI_ASSERT(id != FloatRegisterID::None);
  173|  1.78M|        const phi::size_t id_value = phi::to_underlying(id);
  174|       |
  175|  1.78M|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  176|       |
  177|  1.78M|        return m_FloatRegisters[id_value];
  178|  1.78M|    }
_ZNK3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  182|   600k|    {
  183|   600k|        PHI_ASSERT(id != FloatRegisterID::None);
  184|   600k|        const phi::size_t id_value = phi::to_underlying(id);
  185|       |
  186|   600k|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  187|       |
  188|   600k|        return m_FloatRegisters[id_value];
  189|   600k|    }
_ZNK3dlx9Processor26FloatRegisterGetFloatValueENS_15FloatRegisterIDE:
  192|   600k|    {
  193|   600k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  194|   600k|                                             RegisterAccessType::Float),
  195|   600k|                   "Mismatch for instruction access type");
  196|       |
  197|   600k|        const phi::size_t id_value = phi::to_underlying(id);
  198|       |
  199|   600k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  200|   600k|        const FloatRegisterValueType register_value_type = m_FloatRegistersValueTypes[id_value];
  201|   600k|        if (register_value_type != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (201:13): [True: 578k, False: 21.1k]
  ------------------
  202|   600k|            register_value_type != FloatRegisterValueType::Float)
  ------------------
  |  Branch (202:13): [True: 171k, False: 407k]
  ------------------
  203|   171k|        {
  204|       |            /*
  205|       |            DLX_WARN("Mismatch for register value type");
  206|       |            */
  207|   171k|        }
  208|       |
  209|   600k|        const FloatRegister& reg = GetFloatRegister(id);
  210|       |
  211|   600k|        return reg.GetValue();
  212|   600k|    }
_ZN3dlx9Processor27FloatRegisterGetDoubleValueENS_15FloatRegisterIDE:
  215|   718k|    {
  216|   718k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  217|   718k|                                             RegisterAccessType::Double),
  218|   718k|                   "Mismatch for instruction access type");
  219|       |
  220|   718k|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (220:13): [True: 14, False: 718k]
  ------------------
  221|     14|        {
  222|     14|            Raise(Exception::MisalignedRegisterAccess);
  223|     14|            return {0.0};
  224|     14|        }
  225|       |
  226|   718k|        const phi::size_t id_value = phi::to_underlying(id);
  227|       |
  228|   718k|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  229|   718k|        const FloatRegisterValueType register_value_type_low = m_FloatRegistersValueTypes[id_value];
  230|   718k|        if (register_value_type_low != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (230:13): [True: 704k, False: 13.4k]
  ------------------
  231|   718k|            register_value_type_low != FloatRegisterValueType::DoubleLow)
  ------------------
  |  Branch (231:13): [True: 454k, False: 250k]
  ------------------
  232|   454k|        {
  233|   454k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   454k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  234|   454k|        }
  235|       |
  236|   718k|        const FloatRegisterValueType register_value_type_high =
  237|   718k|                m_FloatRegistersValueTypes[id_value + 1u];
  238|   718k|        if (register_value_type_high != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (238:13): [True: 707k, False: 10.9k]
  ------------------
  239|   718k|            register_value_type_high != FloatRegisterValueType::DoubleHigh)
  ------------------
  |  Branch (239:13): [True: 2.63k, False: 704k]
  ------------------
  240|  2.63k|        {
  241|  2.63k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|  2.63k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  242|  2.63k|        }
  243|       |
  244|   718k|        const FloatRegister& first_reg = GetFloatRegister(id);
  245|   718k|        const FloatRegister& second_reg =
  246|   718k|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  247|       |
  248|   718k|        const float first_value  = first_reg.GetValue().unsafe();
  249|   718k|        const float second_value = second_reg.GetValue().unsafe();
  250|       |
  251|       |        // TODO: Don't invoke undefined behavior this way. Instead use union type punning
  252|   718k|        PHI_CLANG_SUPPRESS_WARNING_WITH_PUSH("-Wundefined-reinterpret-cast")
  253|       |
  254|   718k|        const std::uint32_t first_value_bits =
  255|   718k|                *reinterpret_cast<const std::uint32_t*>(&first_value);
  256|   718k|        const std::uint32_t second_value_bits =
  257|   718k|                *reinterpret_cast<const std::uint32_t*>(&second_value);
  258|       |
  259|   718k|        std::uint64_t final_value_bits =
  260|   718k|                static_cast<std::uint64_t>(second_value_bits) << 32u | first_value_bits;
  261|       |
  262|   718k|        return *reinterpret_cast<double*>(&final_value_bits);
  263|       |
  264|   718k|        PHI_CLANG_SUPPRESS_WARNING_POP()
  265|   718k|    }
_ZN3dlx9Processor26FloatRegisterSetFloatValueENS_15FloatRegisterIDEN3phi14floating_pointIfEE:
  268|   181k|    {
  269|   181k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  270|   181k|                                             RegisterAccessType::Float),
  271|   181k|                   "Mismatch for instruction access type");
  272|       |
  273|   181k|        FloatRegister& reg = GetFloatRegister(id);
  274|       |
  275|   181k|        reg.SetValue(value);
  276|       |
  277|   181k|        const phi::size_t id_value = phi::to_underlying(id);
  278|       |
  279|   181k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  280|   181k|        m_FloatRegistersValueTypes[id_value] = FloatRegisterValueType::Float;
  281|   181k|    }
_ZN3dlx9Processor27FloatRegisterSetDoubleValueENS_15FloatRegisterIDEN3phi14floating_pointIdEE:
  284|  85.3k|    {
  285|  85.3k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  286|  85.3k|                                             RegisterAccessType::Double),
  287|  85.3k|                   "Mismatch for instruction access type");
  288|       |
  289|  85.3k|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (289:13): [True: 2, False: 85.3k]
  ------------------
  290|      2|        {
  291|      2|            Raise(Exception::MisalignedRegisterAccess);
  292|      2|            return;
  293|      2|        }
  294|       |
  295|  85.3k|        const constexpr std::uint64_t first_32_bits  = 0b11111111'11111111'11111111'11111111;
  296|  85.3k|        const constexpr std::uint64_t second_32_bits = first_32_bits << 32u;
  297|       |
  298|  85.3k|        double              value_raw  = value.unsafe();
  299|  85.3k|        const std::uint64_t value_bits = *reinterpret_cast<std::uint64_t*>(&value_raw);
  300|       |
  301|  85.3k|        const std::uint32_t first_bits  = value_bits & first_32_bits;
  302|  85.3k|        const std::uint32_t second_bits = (value_bits & second_32_bits) >> 32u;
  303|       |
  304|  85.3k|        const float first_value  = *reinterpret_cast<const float*>(&first_bits);
  305|  85.3k|        const float second_value = *reinterpret_cast<const float*>(&second_bits);
  306|       |
  307|  85.3k|        FloatRegister& first_reg = GetFloatRegister(id);
  308|  85.3k|        FloatRegister& second_reg =
  309|  85.3k|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  310|       |
  311|  85.3k|        first_reg.SetValue(first_value);
  312|  85.3k|        second_reg.SetValue(second_value);
  313|       |
  314|  85.3k|        const phi::size_t id_value = phi::to_underlying(id);
  315|       |
  316|  85.3k|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  317|  85.3k|        m_FloatRegistersValueTypes[id_value]      = FloatRegisterValueType::DoubleLow;
  318|  85.3k|        m_FloatRegistersValueTypes[id_value + 1u] = FloatRegisterValueType::DoubleHigh;
  319|  85.3k|    }
_ZN3dlx9Processor7GetFPSREv:
  322|   476k|    {
  323|   476k|        return m_FPSR;
  324|   476k|    }
_ZNK3dlx9Processor7GetFPSREv:
  327|   705k|    {
  328|   705k|        return m_FPSR;
  329|   705k|    }
_ZNK3dlx9Processor12GetFPSRValueEv:
  332|   705k|    {
  333|   705k|        const StatusRegister& status_reg = GetFPSR();
  334|       |
  335|   705k|        return status_reg.Get();
  336|   705k|    }
_ZN3dlx9Processor12SetFPSRValueEN3phi7booleanE:
  339|   476k|    {
  340|   476k|        StatusRegister& status_reg = GetFPSR();
  341|       |
  342|   476k|        status_reg.SetStatus(value);
  343|   476k|    }
_ZN3dlx9Processor18ExecuteInstructionERKNS_11InstructionE:
  346|  4.82M|    {
  347|  4.82M|        m_CurrentInstructionAccessType = inst.GetInfo().GetRegisterAccessType();
  348|       |
  349|  4.82M|        inst.Execute(*this);
  350|  4.82M|    }
_ZN3dlx9Processor11LoadProgramERNS_13ParsedProgramE:
  353|  4.10k|    {
  354|  4.10k|        if (!program.m_ParseErrors.empty())
  ------------------
  |  Branch (354:13): [True: 3.11k, False: 992]
  ------------------
  355|  3.11k|        {
  356|  3.11k|            DLX_WARN("Trying to load program with parsing errors");
  ------------------
  |  |    8|  3.11k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  357|  3.11k|            return false;
  358|  3.11k|        }
  359|       |
  360|    992|        m_CurrentProgram = &program;
  361|       |
  362|    992|        m_ProgramCounter               = 0u;
  363|    992|        m_Halted                       = false;
  364|    992|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  365|    992|        m_LastRaisedException          = Exception::None;
  366|    992|        m_CurrentStepCount             = 0u;
  367|       |
  368|    992|        return true;
  369|  4.10k|    }
_ZNK3dlx9Processor18GetCurrentProgrammEv:
  373|  1.45M|    {
  374|  1.45M|        return m_CurrentProgram;
  375|  1.45M|    }
_ZN3dlx9Processor11ExecuteStepEv:
  378|  4.82M|    {
  379|       |        // No nothing when no program is loaded
  380|  4.82M|        if (!m_CurrentProgram)
  ------------------
  |  Branch (380:13): [True: 0, False: 4.82M]
  ------------------
  381|      0|        {
  382|      0|            return;
  383|      0|        }
  384|       |
  385|       |        // Halt if there are no instruction to execute
  386|  4.82M|        if (m_CurrentProgram->m_Instructions.empty())
  ------------------
  |  Branch (386:13): [True: 74, False: 4.82M]
  ------------------
  387|     74|        {
  388|     74|            m_Halted                       = true;
  389|     74|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  390|     74|        }
  391|       |
  392|       |        // Do nothing when processor is halted
  393|  4.82M|        if (m_Halted)
  ------------------
  |  Branch (393:13): [True: 74, False: 4.82M]
  ------------------
  394|     74|        {
  395|     74|            return;
  396|     74|        }
  397|       |
  398|       |        // Increase Next program counter (may be later overwritten by branch instructions)
  399|  4.82M|        m_NextProgramCounter = m_ProgramCounter + 1u;
  400|       |
  401|       |        // Get current instruction pointed to by the program counter
  402|  4.82M|        const auto& current_instruction =
  403|  4.82M|                m_CurrentProgram->m_Instructions.at(m_ProgramCounter.unsafe());
  404|       |
  405|       |        // Execute current instruction
  406|  4.82M|        ExecuteInstruction(current_instruction);
  407|       |
  408|       |        // Stop executing if the last instruction halted the processor
  409|  4.82M|        if (m_Halted)
  ------------------
  |  Branch (409:13): [True: 101, False: 4.82M]
  ------------------
  410|    101|        {
  411|    101|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  412|    101|            return;
  413|    101|        }
  414|       |
  415|  4.82M|        m_ProgramCounter = m_NextProgramCounter;
  416|       |
  417|  4.82M|        ++m_CurrentStepCount;
  418|       |
  419|  4.82M|        if ((m_MaxNumberOfSteps != 0u && m_CurrentStepCount >= m_MaxNumberOfSteps) ||
  ------------------
  |  Branch (419:13): [True: 817, False: 4.82M]
  |  Branch (419:14): [True: 4.82M, False: 0]
  |  Branch (419:42): [True: 482, False: 4.82M]
  ------------------
  420|  4.82M|            (m_ProgramCounter >= m_CurrentProgram->m_Instructions.size()))
  ------------------
  |  Branch (420:13): [True: 335, False: 4.82M]
  ------------------
  421|    817|        {
  422|    817|            m_Halted                       = true;
  423|    817|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  424|    817|        }
  425|  4.82M|    }
_ZN3dlx9Processor21ExecuteCurrentProgramEv:
  428|    992|    {
  429|       |        // Do nothing when no program is loaded
  430|    992|        if (!m_CurrentProgram)
  ------------------
  |  Branch (430:13): [True: 0, False: 992]
  ------------------
  431|      0|        {
  432|      0|            return;
  433|      0|        }
  434|       |
  435|    992|        m_ProgramCounter               = 0u;
  436|    992|        m_Halted                       = false;
  437|    992|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  438|    992|        m_LastRaisedException          = Exception::None;
  439|    992|        m_CurrentStepCount             = 0u;
  440|       |
  441|  4.82M|        while (!m_Halted)
  ------------------
  |  Branch (441:16): [True: 4.82M, False: 992]
  ------------------
  442|  4.82M|        {
  443|  4.82M|            ExecuteStep();
  444|  4.82M|        }
  445|       |
  446|    992|        PHI_ASSERT(m_CurrentInstructionAccessType == RegisterAccessType::Ignored,
  447|    992|                   "RegisterAccessType was not reset correctly");
  448|    992|    }
_ZN3dlx9Processor14ClearRegistersEv:
  464|  4.10k|    {
  465|  4.10k|        for (auto& reg : m_IntRegisters)
  ------------------
  |  Branch (465:24): [True: 131k, False: 4.10k]
  ------------------
  466|   131k|        {
  467|   131k|            reg.SetSignedValue(0);
  468|   131k|        }
  469|       |
  470|  4.10k|        for (auto& reg : m_FloatRegisters)
  ------------------
  |  Branch (470:24): [True: 131k, False: 4.10k]
  ------------------
  471|   131k|        {
  472|   131k|            reg.SetValue(0.0f);
  473|   131k|        }
  474|       |
  475|  4.10k|        m_FPSR.SetStatus(false);
  476|  4.10k|    }
_ZN3dlx9Processor11ClearMemoryEv:
  479|  4.10k|    {
  480|  4.10k|        m_MemoryBlock.Clear();
  481|  4.10k|    }
_ZN3dlx9Processor5RaiseENS_9ExceptionE:
  488|   180k|    {
  489|   180k|        PHI_ASSERT(exception != Exception::None, "Cannot raise None exception");
  490|       |
  491|   180k|        m_LastRaisedException = exception;
  492|       |
  493|   180k|        switch (exception)
  494|   180k|        {
  495|      6|            case Exception::DivideByZero:
  ------------------
  |  Branch (495:13): [True: 6, False: 180k]
  ------------------
  496|      6|                m_Halted = true;
  497|      6|                DLX_ERROR("Division through zero");
  ------------------
  |  |    9|      6|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  498|      6|                return;
  499|  47.7k|            case Exception::Overflow:
  ------------------
  |  Branch (499:13): [True: 47.7k, False: 132k]
  ------------------
  500|  47.7k|                DLX_WARN("Overflow");
  ------------------
  |  |    8|  47.7k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  501|  47.7k|                return;
  502|  63.1k|            case Exception::Underflow:
  ------------------
  |  Branch (502:13): [True: 63.1k, False: 117k]
  ------------------
  503|  63.1k|                DLX_WARN("Underflow");
  ------------------
  |  |    8|  63.1k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  504|  63.1k|                return;
  505|      1|            case Exception::Trap:
  ------------------
  |  Branch (505:13): [True: 1, False: 180k]
  ------------------
  506|      1|                m_Halted = true;
  507|      1|                DLX_ERROR("Trapped");
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  508|      1|                return;
  509|      8|            case Exception::Halt:
  ------------------
  |  Branch (509:13): [True: 8, False: 180k]
  ------------------
  510|      8|                m_Halted = true;
  511|      8|                return;
  512|     53|            case Exception::UnknownLabel:
  ------------------
  |  Branch (512:13): [True: 53, False: 180k]
  ------------------
  513|     53|                m_Halted = true;
  514|     53|                DLX_ERROR("Unknown label");
  ------------------
  |  |    9|     53|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  515|     53|                return;
  516|  69.4k|            case Exception::BadShift:
  ------------------
  |  Branch (516:13): [True: 69.4k, False: 110k]
  ------------------
  517|  69.4k|                DLX_ERROR("Bad shift");
  ------------------
  |  |    9|  69.4k|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  518|  69.4k|                return;
  519|     19|            case Exception::AddressOutOfBounds:
  ------------------
  |  Branch (519:13): [True: 19, False: 180k]
  ------------------
  520|     19|                DLX_ERROR("Address out of bounds");
  ------------------
  |  |    9|     19|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  521|     19|                m_Halted = true;
  522|     19|                return;
  523|     16|            case Exception::MisalignedRegisterAccess:
  ------------------
  |  Branch (523:13): [True: 16, False: 180k]
  ------------------
  524|     16|                DLX_ERROR("Misaligned register access");
  ------------------
  |  |    9|     16|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  525|     16|                m_Halted = true;
  526|     16|                return;
  527|       |
  528|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  529|      0|            default:
  ------------------
  |  Branch (529:13): [True: 0, False: 180k]
  ------------------
  530|      0|                PHI_ASSERT_NOT_REACHED();
  531|   180k|#endif
  532|   180k|        }
  533|       |
  534|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  535|      0|        PHI_ASSERT_NOT_REACHED();
  536|      0|#endif
  537|      0|    }
_ZN3dlx9Processor9GetMemoryEv:
  558|     10|    {
  559|     10|        return m_MemoryBlock;
  560|     10|    }
_ZNK3dlx9Processor21GetNextProgramCounterEv:
  573|   600k|    {
  574|   600k|        return m_NextProgramCounter;
  575|   600k|    }
_ZN3dlx9Processor21SetNextProgramCounterEN3phi7integerIjEE:
  578|  1.45M|    {
  579|  1.45M|        m_NextProgramCounter = new_npc;
  580|  1.45M|    }
Processor.cpp:_ZN3dlxL25RegisterAccessTypeMatchesENS_18RegisterAccessTypeES0_:
   36|  8.31M|    {
   37|  8.31M|        PHI_ASSERT(access == RegisterAccessType::Signed || access == RegisterAccessType::Unsigned ||
   38|  8.31M|                   access == RegisterAccessType::Float || access == RegisterAccessType::Double);
   39|       |
   40|  8.31M|        switch (expected_access)
   41|  8.31M|        {
   42|  1.74M|            case RegisterAccessType::Ignored:
  ------------------
  |  Branch (42:13): [True: 1.74M, False: 6.56M]
  ------------------
   43|  1.74M|                return true;
   44|      0|            case RegisterAccessType::None:
  ------------------
  |  Branch (44:13): [True: 0, False: 8.31M]
  ------------------
   45|      0|                return false;
   46|   105k|            case RegisterAccessType::MixedFloatDouble:
  ------------------
  |  Branch (46:13): [True: 105k, False: 8.20M]
  ------------------
   47|   105k|                return access == RegisterAccessType::Float || access == RegisterAccessType::Double;
  ------------------
  |  Branch (47:24): [True: 52.5k, False: 52.5k]
  |  Branch (47:63): [True: 52.5k, False: 0]
  ------------------
   48|      0|            case RegisterAccessType::MixedSignedUnsigned:
  ------------------
  |  Branch (48:13): [True: 0, False: 8.31M]
  ------------------
   49|      0|                return access == RegisterAccessType::Signed ||
  ------------------
  |  Branch (49:24): [True: 0, False: 0]
  ------------------
   50|      0|                       access == RegisterAccessType::Unsigned;
  ------------------
  |  Branch (50:24): [True: 0, False: 0]
  ------------------
   51|  59.8k|            case RegisterAccessType::MixedFloatSigned:
  ------------------
  |  Branch (51:13): [True: 59.8k, False: 8.25M]
  ------------------
   52|  59.8k|                return access == RegisterAccessType::Float || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (52:24): [True: 29.9k, False: 29.9k]
  |  Branch (52:63): [True: 29.9k, False: 0]
  ------------------
   53|      0|            case RegisterAccessType::MixedDoubleSigned:
  ------------------
  |  Branch (53:13): [True: 0, False: 8.31M]
  ------------------
   54|      0|                return access == RegisterAccessType::Double || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (54:24): [True: 0, False: 0]
  |  Branch (54:64): [True: 0, False: 0]
  ------------------
   55|  6.40M|            default:
  ------------------
  |  Branch (55:13): [True: 6.40M, False: 1.90M]
  ------------------
   56|  6.40M|                return expected_access == access;
   57|  8.31M|        }
   58|  8.31M|    }

_ZN3dlx19StringToIntRegisterEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   12|  85.3k|    {
   13|  85.3k|        if (token.length() == 2u)
  ------------------
  |  Branch (13:13): [True: 16.8k, False: 68.4k]
  ------------------
   14|  16.8k|        {
   15|  16.8k|            const char first_char = token[0u];
   16|  16.8k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (16:17): [True: 8.46k, False: 8.42k]
  |  Branch (16:38): [True: 747, False: 7.68k]
  ------------------
   17|  9.20k|            {
   18|  9.20k|                const char second_char = token[1u];
   19|  9.20k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (19:21): [True: 8.70k, False: 509]
  |  Branch (19:43): [True: 8.58k, False: 117]
  ------------------
   20|  8.58k|                {
   21|  8.58k|                    return static_cast<IntRegisterID>(second_char - '0');
   22|  8.58k|                }
   23|  9.20k|            }
   24|  16.8k|        }
   25|  68.4k|        else if (token.length() == 3u)
  ------------------
  |  Branch (25:18): [True: 26.4k, False: 42.0k]
  ------------------
   26|  26.4k|        {
   27|  26.4k|            const char first_char = token[0u];
   28|  26.4k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (28:17): [True: 2.19k, False: 24.2k]
  |  Branch (28:38): [True: 1.30k, False: 22.9k]
  ------------------
   29|  3.50k|            {
   30|  3.50k|                const char second_char = token[1u];
   31|  3.50k|                const char third_char  = token[2u];
   32|       |
   33|  3.50k|                switch (second_char)
   34|  3.50k|                {
   35|    802|                    case '1': {
  ------------------
  |  Branch (35:21): [True: 802, False: 2.70k]
  ------------------
   36|    802|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (36:29): [True: 545, False: 257]
  |  Branch (36:50): [True: 478, False: 67]
  ------------------
   37|    478|                        {
   38|    478|                            return static_cast<IntRegisterID>(third_char - '0' + 10);
   39|    478|                        }
   40|    324|                        break;
   41|    802|                    }
   42|  1.57k|                    case '2': {
  ------------------
  |  Branch (42:21): [True: 1.57k, False: 1.93k]
  ------------------
   43|  1.57k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (43:29): [True: 1.07k, False: 495]
  |  Branch (43:50): [True: 1.01k, False: 66]
  ------------------
   44|  1.01k|                        {
   45|  1.01k|                            return static_cast<IntRegisterID>(third_char - '0' + 20);
   46|  1.01k|                        }
   47|    561|                        break;
   48|  1.57k|                    }
   49|    636|                    case '3': {
  ------------------
  |  Branch (49:21): [True: 636, False: 2.86k]
  ------------------
   50|    636|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (50:29): [True: 288, False: 348]
  |  Branch (50:50): [True: 267, False: 81]
  ------------------
   51|    555|                        {
   52|    555|                            return static_cast<IntRegisterID>(third_char - '0' + 30);
   53|    555|                        }
   54|     81|                        break;
   55|    636|                    }
   56|    493|                    default: {
  ------------------
  |  Branch (56:21): [True: 493, False: 3.01k]
  ------------------
   57|    493|                        break;
   58|    636|                    }
   59|  3.50k|                }
   60|  3.50k|            }
   61|  26.4k|        }
   62|       |
   63|  74.7k|        return IntRegisterID::None;
   64|  85.3k|    }
_ZN3dlx21StringToFloatRegisterEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   67|  74.7k|    {
   68|  74.7k|        if (token.length() == 2u)
  ------------------
  |  Branch (68:13): [True: 8.30k, False: 66.4k]
  ------------------
   69|  8.30k|        {
   70|  8.30k|            const char first_char = token[0u];
   71|  8.30k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (71:17): [True: 871, False: 7.43k]
  |  Branch (71:38): [True: 525, False: 6.91k]
  ------------------
   72|  1.39k|            {
   73|  1.39k|                const char second_char = token[1u];
   74|  1.39k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (74:21): [True: 942, False: 454]
  |  Branch (74:43): [True: 875, False: 67]
  ------------------
   75|    875|                {
   76|    875|                    return static_cast<FloatRegisterID>(second_char - '0');
   77|    875|                }
   78|  1.39k|            }
   79|  8.30k|        }
   80|  66.4k|        else if (token.length() == 3u)
  ------------------
  |  Branch (80:18): [True: 24.4k, False: 42.0k]
  ------------------
   81|  24.4k|        {
   82|  24.4k|            const char first_char = token[0u];
   83|  24.4k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (83:17): [True: 3.76k, False: 20.6k]
  |  Branch (83:38): [True: 892, False: 19.7k]
  ------------------
   84|  4.65k|            {
   85|  4.65k|                const char second_char = token[1u];
   86|  4.65k|                const char third_char  = token[2u];
   87|       |
   88|  4.65k|                switch (second_char)
   89|  4.65k|                {
   90|  1.34k|                    case '1': {
  ------------------
  |  Branch (90:21): [True: 1.34k, False: 3.31k]
  ------------------
   91|  1.34k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (91:29): [True: 753, False: 589]
  |  Branch (91:50): [True: 687, False: 66]
  ------------------
   92|    687|                        {
   93|    687|                            return static_cast<FloatRegisterID>(third_char - '0' + 10);
   94|    687|                        }
   95|    655|                        break;
   96|  1.34k|                    }
   97|  2.88k|                    case '2': {
  ------------------
  |  Branch (97:21): [True: 2.88k, False: 1.77k]
  ------------------
   98|  2.88k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (98:29): [True: 2.81k, False: 72]
  |  Branch (98:50): [True: 2.74k, False: 66]
  ------------------
   99|  2.74k|                        {
  100|  2.74k|                            return static_cast<FloatRegisterID>(third_char - '0' + 20);
  101|  2.74k|                        }
  102|    138|                        break;
  103|  2.88k|                    }
  104|    230|                    case '3': {
  ------------------
  |  Branch (104:21): [True: 230, False: 4.42k]
  ------------------
  105|    230|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (105:29): [True: 89, False: 141]
  |  Branch (105:50): [True: 73, False: 68]
  ------------------
  106|    162|                        {
  107|    162|                            return static_cast<FloatRegisterID>(third_char - '0' + 30);
  108|    162|                        }
  109|     68|                        break;
  110|    230|                    }
  111|    203|                    default: {
  ------------------
  |  Branch (111:21): [True: 203, False: 4.45k]
  ------------------
  112|    203|                        break;
  113|    230|                    }
  114|  4.65k|                }
  115|  4.65k|            }
  116|  24.4k|        }
  117|       |
  118|  70.2k|        return FloatRegisterID::None;
  119|  74.7k|    }
_ZN3dlx6IsFPSREN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  122|  86.0k|    {
  123|  86.0k|        if (token.length() == 4u)
  ------------------
  |  Branch (123:13): [True: 25.4k, False: 60.5k]
  ------------------
  124|  25.4k|        {
  125|  25.4k|            const char c1 = token[0u];
  126|  25.4k|            const char c2 = token[1u];
  127|  25.4k|            const char c3 = token[2u];
  128|  25.4k|            const char c4 = token[3u];
  129|       |
  130|  25.4k|            return (c1 == 'F' || c1 == 'f') && (c2 == 'P' || c2 == 'p') &&
  ------------------
  |  Branch (130:21): [True: 1.43k, False: 24.0k]
  |  Branch (130:34): [True: 269, False: 23.7k]
  |  Branch (130:49): [True: 1.49k, False: 207]
  |  Branch (130:62): [True: 139, False: 68]
  ------------------
  131|  25.4k|                   (c3 == 'S' || c3 == 's') && (c4 == 'R' || c4 == 'r');
  ------------------
  |  Branch (131:21): [True: 1.37k, False: 263]
  |  Branch (131:34): [True: 194, False: 69]
  |  Branch (131:49): [True: 1.37k, False: 194]
  |  Branch (131:62): [True: 0, False: 194]
  ------------------
  132|  25.4k|        }
  133|       |
  134|  60.5k|        return false;
  135|  86.0k|    }

_ZN3dlx5TokenC2ENS0_4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEENS2_7integerImEES9_:
   27|   149k|    {}
_ZN3dlx5TokenC2ENS0_4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEENS2_7integerImEES9_j:
   37|  56.0k|    {}
_ZNK3dlx5Token7GetTypeEv:
   40|   289k|    {
   41|   289k|        return m_Type;
   42|   289k|    }
_ZNK3dlx5Token13GetLineNumberEv:
   50|  88.7k|    {
   51|  88.7k|        return m_LineNumber;
   52|  88.7k|    }
_ZNK3dlx5Token9GetColumnEv:
   55|  67.8k|    {
   56|  67.8k|        return m_Column;
   57|  67.8k|    }
_ZNK3dlx5Token7GetTextEv:
   65|  65.2k|    {
   66|  65.2k|        return m_Text;
   67|  65.2k|    }
_ZNK3dlx5Token7HasHintEv:
   79|  23.3k|    {
   80|  23.3k|        return m_HasHint;
   81|  23.3k|    }
_ZNK3dlx5Token7GetHintEv:
   84|  34.3k|    {
   85|  34.3k|        PHI_ASSERT(m_Type == Type::RegisterInt || m_Type == Type::RegisterFloat ||
   86|  34.3k|                   m_Type == Type::IntegerLiteral || m_Type == Type::OpCode ||
   87|  34.3k|                   m_Type == Type::ImmediateInteger);
   88|  34.3k|        PHI_ASSERT(m_HasHint);
   89|       |
   90|  34.3k|        return m_Hint;
   91|  34.3k|    }

_ZN3dlx11TokenStream8finalizeEv:
   30|  4.10k|    {
   31|       |#if defined(PHI_DEBUG)
   32|       |        PHI_ASSERT(!m_Finialized);
   33|       |#endif
   34|       |
   35|  4.10k|        m_Iterator = 0u;
   36|       |#if defined(PHI_DEBUG)
   37|       |        m_Finialized = true;
   38|       |#endif
   39|  4.10k|    }
_ZNK3dlx11TokenStream10has_x_moreEN3phi7integerImEE:
   51|    197|    {
   52|    197|        return x + m_Iterator <= m_Tokens.size();
   53|    197|    }
_ZNK3dlx11TokenStream8has_moreEv:
   56|   209k|    {
   57|   209k|        return m_Iterator < m_Tokens.size();
   58|   209k|    }
_ZNK3dlx11TokenStream11reached_endEv:
   61|   205k|    {
   62|   205k|        return m_Iterator >= m_Tokens.size();
   63|   205k|    }
_ZN3dlx11TokenStream7consumeEv:
   76|   205k|    {
   77|   205k|        PHI_ASSERT(!reached_end());
   78|       |#if defined(PHI_DEBUG)
   79|       |        PHI_ASSERT(m_Finialized);
   80|       |#endif
   81|       |
   82|   205k|        return m_Tokens.at(m_Iterator++.unsafe());
   83|   205k|    }
_ZNK3dlx11TokenStream16current_positionEv:
  155|    195|    {
  156|    195|        return m_Iterator;
  157|    195|    }
_ZNK3dlx11TokenStream6rbeginEv:
  205|    183|    {
  206|       |#if defined(PHI_DEBUG)
  207|       |        //PHI_ASSERT(m_Finialized);
  208|       |#endif
  209|       |
  210|    183|        return m_Tokens.rbegin();
  211|    183|    }
_ZNK3dlx11TokenStream4rendEv:
  214|  1.62k|    {
  215|       |#if defined(PHI_DEBUG)
  216|       |        //PHI_ASSERT(m_Finialized);
  217|       |#endif
  218|       |
  219|  1.62k|        return m_Tokens.rend();
  220|  1.62k|    }

_ZN3dlx8TokenizeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   65|  4.10k|    {
   66|  4.10k|        TokenStream tokens;
   67|       |
   68|  4.10k|        phi::string_view current_token;
   69|       |
   70|  4.10k|        phi::u64 current_line_number{1u};
   71|  4.10k|        phi::u64 current_column{1u};
   72|  4.10k|        phi::u64 token_begin{0u};
   73|       |
   74|  4.10k|        phi::boolean parsing_comment{false};
   75|       |
   76|   492k|        for (phi::usize i{0u}; i < source.length(); ++i)
  ------------------
  |  Branch (76:32): [True: 488k, False: 4.10k]
  ------------------
   77|   488k|        {
   78|   488k|            const char c{source.at(i)};
   79|       |
   80|   488k|            if (c == '\n')
  ------------------
  |  Branch (80:17): [True: 73.9k, False: 414k]
  ------------------
   81|  73.9k|            {
   82|  73.9k|                if (current_token.is_empty())
  ------------------
  |  Branch (82:21): [True: 10.5k, False: 63.4k]
  ------------------
   83|  10.5k|                {
   84|       |                    // Skip empty lines
   85|  10.5k|                    tokens.emplace_back(Token::Type::NewLine, source.substring_view(i, 1u),
   86|  10.5k|                                        current_line_number, current_column);
   87|       |
   88|  10.5k|                    parsing_comment = false;
   89|  10.5k|                    current_line_number += 1u;
   90|  10.5k|                    current_column = 1u;
   91|  10.5k|                    continue;
   92|  10.5k|                }
   93|       |
   94|       |                // Otherwise a new line separates tokens
   95|  63.4k|                tokens.emplace_back(ParseToken(
   96|  63.4k|                        source.substring_view(
   97|  63.4k|                                phi::narrow_cast<phi::string_view::size_type>(token_begin),
   98|  63.4k|                                current_token.length()),
   99|  63.4k|                        current_line_number, current_column - current_token.length()));
  100|       |
  101|  63.4k|                tokens.emplace_back(Token::Type::NewLine, source.substring_view(i, 1u),
  102|  63.4k|                                    current_line_number, current_column);
  103|       |
  104|  63.4k|                current_token   = phi::string_view{};
  105|  63.4k|                parsing_comment = false;
  106|  63.4k|                current_line_number += 1u;
  107|  63.4k|                current_column = 0u;
  108|  63.4k|            }
  109|       |            // Comments begin with an '/' or ';' and after that the entire line is treated as part of the comment
  110|   414k|            else if (c == '/' || c == ';')
  ------------------
  |  Branch (110:22): [True: 611, False: 413k]
  |  Branch (110:34): [True: 32.7k, False: 381k]
  ------------------
  111|  33.3k|            {
  112|  33.3k|                if (current_token.is_empty())
  ------------------
  |  Branch (112:21): [True: 31.8k, False: 1.48k]
  ------------------
  113|  31.8k|                {
  114|  31.8k|                    token_begin = i;
  115|  31.8k|                }
  116|  1.48k|                else if (!parsing_comment)
  ------------------
  |  Branch (116:26): [True: 1.11k, False: 373]
  ------------------
  117|  1.11k|                {
  118|  1.11k|                    tokens.emplace_back(ParseToken(
  119|  1.11k|                            source.substring_view(
  120|  1.11k|                                    phi::narrow_cast<phi::string_view::size_type>(token_begin),
  121|  1.11k|                                    current_token.length()),
  122|  1.11k|                            current_line_number, current_column - current_token.length()));
  123|  1.11k|                    token_begin   = i;
  124|  1.11k|                    current_token = phi::string_view{};
  125|  1.11k|                }
  126|       |
  127|  33.3k|                parsing_comment = true;
  128|  33.3k|                current_token   = source.substring_view(
  129|  33.3k|                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  130|  33.3k|                        current_token.length() + 1u);
  131|  33.3k|            }
  132|   381k|            else if (parsing_comment)
  ------------------
  |  Branch (132:22): [True: 51.0k, False: 329k]
  ------------------
  133|  51.0k|            {
  134|       |                // simply append the character
  135|  51.0k|                current_token = source.substring_view(
  136|  51.0k|                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  137|  51.0k|                        current_token.length() + 1u);
  138|  51.0k|            }
  139|   329k|            else
  140|   329k|            {
  141|       |                // Not parsing a comment
  142|   329k|                switch (c)
  143|   329k|                {
  144|  33.5k|                    case ' ':
  ------------------
  |  Branch (144:21): [True: 33.5k, False: 296k]
  ------------------
  145|  34.6k|                    case '\t':
  ------------------
  |  Branch (145:21): [True: 1.08k, False: 328k]
  ------------------
  146|  35.8k|                    case '\v':
  ------------------
  |  Branch (146:21): [True: 1.16k, False: 328k]
  ------------------
  147|  35.8k|                        if (current_token.is_empty())
  ------------------
  |  Branch (147:29): [True: 355, False: 35.4k]
  ------------------
  148|    355|                        {
  149|    355|                            current_column += 1u;
  150|       |                            // We haven't found any usable character for the current token so just skip the whitespace.
  151|    355|                            continue;
  152|    355|                        }
  153|       |
  154|       |                        // Otherwise a whitespace separates tokens
  155|  35.4k|                        tokens.emplace_back(ParseToken(
  156|  35.4k|                                source.substring_view(
  157|  35.4k|                                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  158|  35.4k|                                        current_token.length()),
  159|  35.4k|                                current_line_number, current_column - current_token.length()));
  160|  35.4k|                        current_token = phi::string_view{};
  161|  35.4k|                        break;
  162|  6.10k|                    case ':':
  ------------------
  |  Branch (162:21): [True: 6.10k, False: 323k]
  ------------------
  163|       |                        // Need to parse label names together with their colon
  164|  6.10k|                        if (!current_token.is_empty())
  ------------------
  |  Branch (164:29): [True: 4.43k, False: 1.66k]
  ------------------
  165|  4.43k|                        {
  166|  4.43k|                            current_token = source.substring_view(
  167|  4.43k|                                    phi::narrow_cast<phi::string_view::size_type>(token_begin),
  168|  4.43k|                                    current_token.length() + 1u);
  169|  4.43k|                            tokens.emplace_back(ParseToken(
  170|  4.43k|                                    source.substring_view(
  171|  4.43k|                                            phi::narrow_cast<phi::string_view::size_type>(
  172|  4.43k|                                                    token_begin),
  173|  4.43k|                                            current_token.length()),
  174|  4.43k|                                    current_line_number,
  175|  4.43k|                                    current_column + 1u - current_token.length()));
  176|       |
  177|  4.43k|                            current_token = phi::string_view{};
  178|  4.43k|                        }
  179|  1.66k|                        else
  180|  1.66k|                        {
  181|       |                            // Orphan colon
  182|  1.66k|                            token_begin = i;
  183|       |
  184|  1.66k|                            tokens.emplace_back(
  185|  1.66k|                                    Token::Type::Colon,
  186|  1.66k|                                    source.substring_view(
  187|  1.66k|                                            phi::narrow_cast<phi::string_view::size_type>(
  188|  1.66k|                                                    token_begin),
  189|  1.66k|                                            1u),
  190|  1.66k|                                    current_line_number, current_column);
  191|  1.66k|                        }
  192|  6.10k|                        break;
  193|  10.9k|                    case ',':
  ------------------
  |  Branch (193:21): [True: 10.9k, False: 319k]
  ------------------
  194|  12.2k|                    case '(':
  ------------------
  |  Branch (194:21): [True: 1.27k, False: 328k]
  ------------------
  195|  12.9k|                    case ')':
  ------------------
  |  Branch (195:21): [True: 704, False: 329k]
  ------------------
  196|  12.9k|                        if (!current_token.is_empty())
  ------------------
  |  Branch (196:29): [True: 10.6k, False: 2.21k]
  ------------------
  197|  10.6k|                        {
  198|  10.6k|                            tokens.emplace_back(ParseToken(
  199|  10.6k|                                    source.substring_view(
  200|  10.6k|                                            phi::narrow_cast<phi::string_view::size_type>(
  201|  10.6k|                                                    token_begin),
  202|  10.6k|                                            current_token.length()),
  203|  10.6k|                                    current_line_number, current_column - current_token.length()));
  204|       |
  205|  10.6k|                            current_token = phi::string_view{};
  206|  10.6k|                        }
  207|       |
  208|  12.9k|                        Token::Type type;
  209|  12.9k|                        switch (c)
  210|  12.9k|                        {
  211|  10.9k|                            case ',':
  ------------------
  |  Branch (211:29): [True: 10.9k, False: 1.98k]
  ------------------
  212|  10.9k|                                type = Token::Type::Comma;
  213|  10.9k|                                break;
  214|  1.27k|                            case '(':
  ------------------
  |  Branch (214:29): [True: 1.27k, False: 11.6k]
  ------------------
  215|  1.27k|                                type = Token::Type::OpenBracket;
  216|  1.27k|                                break;
  217|    704|                            case ')':
  ------------------
  |  Branch (217:29): [True: 704, False: 12.2k]
  ------------------
  218|    704|                                type = Token::Type::ClosingBracket;
  219|    704|                                break;
  220|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  221|      0|                            default:
  ------------------
  |  Branch (221:29): [True: 0, False: 12.9k]
  ------------------
  222|      0|                                PHI_ASSERT_NOT_REACHED();
  223|      0|                                break;
  224|  12.9k|#endif
  225|  12.9k|                        }
  226|       |
  227|  12.9k|                        token_begin = i;
  228|       |
  229|  12.9k|                        tokens.emplace_back(
  230|  12.9k|                                type,
  231|  12.9k|                                source.substring_view(
  232|  12.9k|                                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  233|  12.9k|                                        1u),
  234|  12.9k|                                current_line_number, current_column);
  235|  12.9k|                        break;
  236|       |
  237|   275k|                    default:
  ------------------
  |  Branch (237:21): [True: 275k, False: 54.8k]
  ------------------
  238|   275k|                        if (current_token.is_empty())
  ------------------
  |  Branch (238:29): [True: 84.1k, False: 190k]
  ------------------
  239|  84.1k|                        {
  240|  84.1k|                            token_begin = i;
  241|  84.1k|                        }
  242|       |
  243|       |                        // simply append the character
  244|   275k|                        current_token = source.substring_view(
  245|   275k|                                phi::narrow_cast<phi::string_view::size_type>(token_begin),
  246|   275k|                                current_token.length() + 1u);
  247|   329k|                }
  248|   329k|            }
  249|       |
  250|   477k|            current_column += 1u;
  251|   477k|        }
  252|       |
  253|       |        // Checked the entire string. Parse whats left if anything
  254|  4.10k|        if (!current_token.is_empty())
  ------------------
  |  Branch (254:13): [True: 1.99k, False: 2.11k]
  ------------------
  255|  1.99k|        {
  256|  1.99k|            tokens.emplace_back(
  257|  1.99k|                    ParseToken(source.substring_view(
  258|  1.99k|                                       phi::narrow_cast<phi::string_view::size_type>(token_begin),
  259|  1.99k|                                       current_token.length()),
  260|  1.99k|                               current_line_number, current_column - current_token.length()));
  261|  1.99k|        }
  262|       |
  263|       |        // Finialize token stream
  264|  4.10k|        tokens.finalize();
  265|       |
  266|  4.10k|        return tokens;
  267|  4.10k|    }
Tokenize.cpp:_ZN3dlxL10ParseTokenEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEENS0_7integerImEES7_:
   13|   117k|    {
   14|   117k|        if (token.at(0u) == '#' && token.length() > 1u)
  ------------------
  |  Branch (14:13): [True: 3.00k, False: 114k]
  |  Branch (14:13): [True: 2.91k, False: 114k]
  |  Branch (14:36): [True: 2.91k, False: 83]
  ------------------
   15|  2.91k|        {
   16|  2.91k|            auto number = ParseNumber(token.substring_view(1u));
   17|       |
   18|  2.91k|            if (number)
  ------------------
  |  Branch (18:17): [True: 2.31k, False: 601]
  ------------------
   19|  2.31k|            {
   20|  2.31k|                return {Token::Type::ImmediateInteger, token, line_number, column,
   21|  2.31k|                        static_cast<phi::uint32_t>(number.value().unsafe())};
   22|  2.31k|            }
   23|       |
   24|    601|            return {Token::Type::ImmediateInteger, token, line_number, column};
   25|  2.91k|        }
   26|       |
   27|   114k|        if (token.at(0u) == '/' || token.at(0u) == ';')
  ------------------
  |  Branch (27:13): [True: 295, False: 113k]
  |  Branch (27:13): [True: 32.9k, False: 81.2k]
  |  Branch (27:36): [True: 32.6k, False: 81.2k]
  ------------------
   28|  32.9k|        {
   29|  32.9k|            return {Token::Type::Comment, token, line_number, column};
   30|  32.9k|        }
   31|       |
   32|  81.2k|        if (phi::optional<phi::i16> number = ParseNumber(token); number.has_value())
  ------------------
  |  Branch (32:66): [True: 1.86k, False: 79.3k]
  ------------------
   33|  1.86k|        {
   34|  1.86k|            return {Token::Type::IntegerLiteral, token, line_number, column,
   35|  1.86k|                    static_cast<phi::uint32_t>(number->unsafe())};
   36|  1.86k|        }
   37|       |
   38|  79.3k|        if (IsFPSR(token))
  ------------------
  |  Branch (38:13): [True: 1.37k, False: 77.9k]
  ------------------
   39|  1.37k|        {
   40|  1.37k|            return {Token::Type::RegisterStatus, token, line_number, column};
   41|  1.37k|        }
   42|       |
   43|  77.9k|        if (IntRegisterID id = StringToIntRegister(token); id != IntRegisterID::None)
  ------------------
  |  Branch (43:60): [True: 10.5k, False: 67.4k]
  ------------------
   44|  10.5k|        {
   45|  10.5k|            return {Token::Type::RegisterInt, token, line_number, column,
   46|  10.5k|                    static_cast<phi::uint32_t>(id)};
   47|  10.5k|        }
   48|       |
   49|  67.4k|        if (FloatRegisterID id = StringToFloatRegister(token); id != FloatRegisterID::None)
  ------------------
  |  Branch (49:64): [True: 4.39k, False: 63.0k]
  ------------------
   50|  4.39k|        {
   51|  4.39k|            return {Token::Type::RegisterFloat, token, line_number, column,
   52|  4.39k|                    static_cast<phi::uint32_t>(id)};
   53|  4.39k|        }
   54|       |
   55|  63.0k|        if (OpCode opcode = StringToOpCode(token); opcode != OpCode::NONE)
  ------------------
  |  Branch (55:52): [True: 37.0k, False: 26.0k]
  ------------------
   56|  37.0k|        {
   57|  37.0k|            return {Token::Type::OpCode, token, line_number, column,
   58|  37.0k|                    static_cast<phi::uint32_t>(opcode)};
   59|  37.0k|        }
   60|       |
   61|  26.0k|        return {Token::Type::LabelIdentifier, token, line_number, column};
   62|  63.0k|    }

_ZN4fuzz23ParseAsStrucutedDLXCodeEPKhm:
   59|  4.10k|    {
   60|       |        // Constants
   61|  4.10k|        constexpr std::uint8_t number_of_opcodes =
   62|  4.10k|                static_cast<std::uint8_t>(dlx::OpCode::NUMBER_OF_ELEMENTS);
   63|  4.10k|        constexpr std::uint8_t number_of_int_registers   = 32;
   64|  4.10k|        constexpr std::uint8_t number_of_float_registers = 32;
   65|       |
   66|  4.10k|        std::string ret;
   67|       |
   68|  98.2k|        for (std::size_t index{0}; index < size;)
  ------------------
  |  Branch (68:36): [True: 94.1k, False: 4.10k]
  ------------------
   69|  94.1k|        {
   70|  94.1k|            std::uint8_t current_value = data[index++];
   71|       |
   72|  94.1k|            switch (current_value)
   73|  94.1k|            {
   74|       |                // OpCode
   75|  26.7k|                case 0: {
  ------------------
  |  Branch (75:17): [True: 26.7k, False: 67.4k]
  ------------------
   76|       |                    // Has one more value
   77|  26.7k|                    if (index < size)
  ------------------
  |  Branch (77:25): [True: 26.7k, False: 3]
  ------------------
   78|  26.7k|                    {
   79|  26.7k|                        std::uint8_t opcode_value = data[index++] % number_of_opcodes;
   80|       |
   81|  26.7k|                        ret += dlx::enum_name(static_cast<dlx::OpCode>(opcode_value));
   82|       |
   83|  26.7k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (83:29): [True: 1, False: 26.7k]
  ------------------
   84|      1|                        {
   85|      1|                            return detail::ErrorString;
   86|      1|                        }
   87|  26.7k|                    }
   88|  26.7k|                    break;
   89|  26.7k|                }
   90|       |
   91|       |                // Int Register
   92|  26.7k|                case 1: {
  ------------------
  |  Branch (92:17): [True: 10.5k, False: 83.6k]
  ------------------
   93|       |                    // Has one more value
   94|  10.5k|                    if (index < size)
  ------------------
  |  Branch (94:25): [True: 10.5k, False: 3]
  ------------------
   95|  10.5k|                    {
   96|  10.5k|                        std::uint8_t opcode_value = data[index++] % number_of_int_registers;
   97|       |
   98|  10.5k|                        ret += dlx::enum_name(static_cast<dlx::IntRegisterID>(opcode_value));
   99|  10.5k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (99:29): [True: 1, False: 10.5k]
  ------------------
  100|      1|                        {
  101|      1|                            return detail::ErrorString;
  102|      1|                        }
  103|  10.5k|                    }
  104|  10.5k|                    break;
  105|  10.5k|                }
  106|       |
  107|       |                // Float register
  108|  10.5k|                case 2: {
  ------------------
  |  Branch (108:17): [True: 4.44k, False: 89.7k]
  ------------------
  109|       |                    // Has one more value
  110|  4.44k|                    if (index < size)
  ------------------
  |  Branch (110:25): [True: 4.44k, False: 1]
  ------------------
  111|  4.44k|                    {
  112|  4.44k|                        std::uint8_t opcode_value = data[index++] % number_of_float_registers;
  113|       |
  114|  4.44k|                        ret += dlx::enum_name(static_cast<dlx::FloatRegisterID>(opcode_value));
  115|  4.44k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (115:29): [True: 1, False: 4.44k]
  ------------------
  116|      1|                        {
  117|      1|                            return detail::ErrorString;
  118|      1|                        }
  119|  4.44k|                    }
  120|  4.44k|                    break;
  121|  4.44k|                }
  122|       |
  123|       |                // Floating point status register
  124|  4.44k|                case 3: {
  ------------------
  |  Branch (124:17): [True: 1.51k, False: 92.6k]
  ------------------
  125|  1.51k|                    ret += "FPSR";
  126|  1.51k|                    if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (126:25): [True: 2, False: 1.51k]
  ------------------
  127|      2|                    {
  128|      2|                        return detail::ErrorString;
  129|      2|                    }
  130|       |
  131|  1.51k|                    break;
  132|  1.51k|                }
  133|       |
  134|       |                // Immediate integer
  135|  3.68k|                case 4: {
  ------------------
  |  Branch (135:17): [True: 3.68k, False: 90.4k]
  ------------------
  136|  3.68k|                    ret += "#";
  137|  3.68k|                    [[fallthrough]];
  138|  3.68k|                }
  139|       |
  140|       |                // Integer literal
  141|  6.50k|                case 5: {
  ------------------
  |  Branch (141:17): [True: 2.81k, False: 91.3k]
  ------------------
  142|  6.50k|                    std::size_t size_of_int = std::min(2ul, size - index);
  143|       |
  144|  6.50k|                    if (size_of_int > 0)
  ------------------
  |  Branch (144:25): [True: 6.46k, False: 37]
  ------------------
  145|  6.46k|                    {
  146|  6.46k|                        std::int16_t value = 0;
  147|       |
  148|  19.2k|                        for (; size_of_int > 0; --size_of_int)
  ------------------
  |  Branch (148:32): [True: 12.7k, False: 6.46k]
  ------------------
  149|  12.7k|                        {
  150|  12.7k|                            value <<= 8;
  151|  12.7k|                            value &= data[index++];
  152|  12.7k|                        }
  153|       |
  154|  6.46k|                        ret += std::to_string(value);
  155|  6.46k|                    }
  156|  6.50k|                    break;
  157|  3.68k|                }
  158|       |
  159|       |                // Label
  160|  2.98k|                case 6: {
  ------------------
  |  Branch (160:17): [True: 2.98k, False: 91.1k]
  ------------------
  161|  2.98k|                    std::size_t label_length = std::min(5ul, size - index);
  162|       |
  163|  2.98k|                    if (label_length > 0)
  ------------------
  |  Branch (163:25): [True: 2.98k, False: 2]
  ------------------
  164|  2.98k|                    {
  165|  2.98k|                        std::string label_name = "lbl_";
  166|       |
  167|  17.5k|                        for (; label_length > 0; --label_length)
  ------------------
  |  Branch (167:32): [True: 14.6k, False: 2.98k]
  ------------------
  168|  14.6k|                        {
  169|  14.6k|                            char c = detail::SanitizeForIdentifier(data[index++]);
  170|       |
  171|  14.6k|                            label_name += c;
  172|  14.6k|                        }
  173|       |
  174|       |                        // Add 1 in 10 chance to add a colon
  175|  2.98k|                        if (index < size && data[index++] % 10 == 0)
  ------------------
  |  Branch (175:29): [True: 2.62k, False: 353]
  |  Branch (175:45): [True: 2.13k, False: 490]
  ------------------
  176|  2.13k|                        {
  177|  2.13k|                            label_name += ':';
  178|  2.13k|                            ret += label_name;
  179|  2.13k|                        }
  180|    843|                        else
  181|    843|                        {
  182|    843|                            ret += label_name;
  183|    843|                            if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (183:33): [True: 1, False: 842]
  ------------------
  184|      1|                            {
  185|      1|                                return detail::ErrorString;
  186|      1|                            }
  187|    843|                        }
  188|  2.98k|                    }
  189|  2.98k|                    break;
  190|  2.98k|                }
  191|       |
  192|       |                // Newline
  193|  8.79k|                case 7: {
  ------------------
  |  Branch (193:17): [True: 8.79k, False: 85.3k]
  ------------------
  194|  8.79k|                    ret += '\n';
  195|  8.79k|                    break;
  196|  2.98k|                }
  197|       |
  198|       |                // Comment
  199|  32.6k|                case 8: {
  ------------------
  |  Branch (199:17): [True: 32.6k, False: 61.4k]
  ------------------
  200|  32.6k|                    std::size_t comment_length = std::min(5ul, size - index);
  201|       |
  202|  32.6k|                    if (comment_length > 0)
  ------------------
  |  Branch (202:25): [True: 32.6k, False: 7]
  ------------------
  203|  32.6k|                    {
  204|  32.6k|                        std::string comment = "; ";
  205|       |
  206|   194k|                        for (; comment_length > 0; --comment_length)
  ------------------
  |  Branch (206:32): [True: 161k, False: 32.6k]
  ------------------
  207|   161k|                        {
  208|   161k|                            comment += static_cast<char>(data[index++]);
  209|   161k|                        }
  210|       |
  211|  32.6k|                        ret += comment + '\n';
  212|  32.6k|                    }
  213|  32.6k|                    break;
  214|  2.98k|                }
  215|       |
  216|       |                // Ignore
  217|      2|                default:
  ------------------
  |  Branch (217:17): [True: 2, False: 94.1k]
  ------------------
  218|      2|                    return detail::ErrorString;
  219|  94.1k|            }
  220|  94.1k|        }
  221|       |
  222|  4.10k|        return ret;
  223|  4.10k|    }
_ZN4fuzz6detail17AddSeperatorTokenERNSt3__112basic_stringIcNS1_11char_traitsIcEENS1_9allocatorIcEEEEPKhmRm:
   24|  44.0k|        {
   25|  44.0k|            if (index < size)
  ------------------
  |  Branch (25:17): [True: 42.2k, False: 1.81k]
  ------------------
   26|  42.2k|            {
   27|  42.2k|                std::uint8_t val = data[index++];
   28|  42.2k|                if (val == 0)
  ------------------
  |  Branch (28:21): [True: 33.4k, False: 8.78k]
  ------------------
   29|  33.4k|                {
   30|  33.4k|                    text += ' ';
   31|  33.4k|                }
   32|  8.78k|                else if (val == 1)
  ------------------
  |  Branch (32:26): [True: 8.78k, False: 6]
  ------------------
   33|  8.78k|                {
   34|  8.78k|                    text += ',';
   35|  8.78k|                }
   36|      6|                else
   37|      6|                {
   38|      6|                    return false;
   39|      6|                }
   40|  42.2k|            }
   41|       |
   42|  44.0k|            return true;
   43|  44.0k|        }
_ZN4fuzz6detail21SanitizeForIdentifierEh:
   48|  14.6k|        {
   49|  14.6k|            if (!phi::is_alpha_numeric(static_cast<char>(c)))
  ------------------
  |  Branch (49:17): [True: 10.5k, False: 4.03k]
  ------------------
   50|  10.5k|            {
   51|  10.5k|                return '_';
   52|  10.5k|            }
   53|       |
   54|  4.03k|            return c;
   55|  14.6k|        }

LLVMFuzzerTestOneInput:
   12|  4.10k|{
   13|  4.10k|    static dlx::Processor processor;
   14|       |
   15|  4.10k|    std::string source = fuzz::ParseAsStrucutedDLXCode(data, size);
   16|       |
   17|       |    // Parse it
   18|  4.10k|    dlx::ParsedProgram program = dlx::Parser::Parse(source);
   19|       |
   20|       |    // Clear registers and memory
   21|  4.10k|    processor.ClearRegisters();
   22|  4.10k|    processor.ClearMemory();
   23|       |
   24|       |    // Execute
   25|  4.10k|    if (processor.LoadProgram(program))
  ------------------
  |  Branch (25:9): [True: 992, False: 3.11k]
  ------------------
   26|    992|    {
   27|    992|        processor.ExecuteCurrentProgram();
   28|    992|    }
   29|       |
   30|  4.10k|    return 0;
   31|  4.10k|}

