/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [28:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~((1'h0 | 1'h0) & celloutsig_0_4z);
  assign celloutsig_0_16z = ~((in_data[48] | celloutsig_0_8z) & celloutsig_0_8z);
  assign celloutsig_1_18z = celloutsig_1_3z[0] ^ celloutsig_1_15z;
  assign celloutsig_1_12z = celloutsig_1_11z[7] ^ celloutsig_1_8z;
  assign celloutsig_0_1z = in_data[60:58] + { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = celloutsig_1_1z[9:7] + { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_3z[5], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_12z } + celloutsig_1_9z[4:0];
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_15z } <= { celloutsig_1_1z[12:8], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_1z[28:23], celloutsig_1_0z } <= celloutsig_1_17z[6:0];
  assign celloutsig_0_4z = { in_data[33:31], celloutsig_0_2z } && in_data[60:54];
  assign celloutsig_1_2z = in_data[141:134] && celloutsig_1_1z[15:8];
  assign celloutsig_1_5z = in_data[147:137] && { in_data[172:164], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_13z } && celloutsig_1_11z[6:1];
  assign celloutsig_1_17z = { celloutsig_1_3z[2:1], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, celloutsig_1_7z[1:0], celloutsig_1_14z };
  assign celloutsig_0_6z = { in_data[52:49], 4'h0 } % { 1'h1, in_data[75:69] };
  assign celloutsig_0_11z = { celloutsig_0_1z[1:0], 1'h0, celloutsig_0_2z, 1'h0, celloutsig_0_9z } % { 1'h1, celloutsig_0_1z[1], in_data[48], in_data[48], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[133:109], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[141:117], celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_3z = in_data[176:171] % { 1'h1, in_data[131:127] };
  assign celloutsig_1_11z = in_data[179:170] % { 1'h1, celloutsig_1_1z[12:4] };
  assign celloutsig_1_9z = - { celloutsig_1_1z[11:10], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_15z = { celloutsig_0_6z[4:3], celloutsig_0_11z } !== { celloutsig_0_11z[6:0], in_data[48], 1'h0, celloutsig_0_8z };
  assign celloutsig_1_4z = { celloutsig_1_1z[22:8], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } !== celloutsig_1_1z[23:6];
  assign celloutsig_1_10z = | { celloutsig_1_9z[7:2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_0z = ~^ in_data[72:68];
  assign celloutsig_0_9z = ~^ { in_data[14], 1'h0, celloutsig_0_2z };
  assign celloutsig_1_6z = ~^ celloutsig_1_3z[2:0];
  assign celloutsig_1_14z = { in_data[130:124], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z } ^ { celloutsig_1_1z[17:5], celloutsig_1_10z };
  assign celloutsig_1_0z = ~((in_data[123] & in_data[129]) | in_data[129]);
  assign celloutsig_1_8z = ~((celloutsig_1_3z[1] & celloutsig_1_5z) | celloutsig_1_6z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_2z = in_data[26:24];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
