|part1
SW[0] => SW[0].IN3
SW[1] => SW[1].IN3
LEDR[0] << D_latch:dtest.port2
LEDR[1] << pos_FF:posff.port2
LEDR[2] << neg_FF:negff.port2


|part1|D_latch:dtest
D => Q0$latch.DATAIN
clk => Q0$latch.LATCH_ENABLE
Q0 <= Q0$latch.DB_MAX_OUTPUT_PORT_TYPE


|part1|pos_FF:posff
D => Q1~reg0.DATAIN
clk => Q1~reg0.CLK
Q1 <= Q1~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|neg_FF:negff
D => Q2~reg0.DATAIN
clk => Q2~reg0.CLK
Q2 <= Q2~reg0.DB_MAX_OUTPUT_PORT_TYPE


