head	1.17;
access;
symbols
	OPENBSD_6_2:1.17.0.12
	OPENBSD_6_2_BASE:1.17
	OPENBSD_6_1:1.17.0.10
	OPENBSD_6_1_BASE:1.17
	OPENBSD_6_0:1.17.0.6
	OPENBSD_6_0_BASE:1.17
	OPENBSD_5_9:1.17.0.2
	OPENBSD_5_9_BASE:1.17
	OPENBSD_5_8:1.17.0.4
	OPENBSD_5_8_BASE:1.17
	OPENBSD_5_7:1.16.0.12
	OPENBSD_5_7_BASE:1.16
	OPENBSD_5_6:1.16.0.10
	OPENBSD_5_6_BASE:1.16
	OPENBSD_5_5:1.16.0.8
	OPENBSD_5_5_BASE:1.16
	OPENBSD_5_4:1.16.0.4
	OPENBSD_5_4_BASE:1.16
	OPENBSD_5_3:1.16.0.2
	OPENBSD_5_3_BASE:1.16
	OPENBSD_5_2:1.15.0.10
	OPENBSD_5_2_BASE:1.15
	OPENBSD_5_1_BASE:1.15
	OPENBSD_5_1:1.15.0.8
	OPENBSD_5_0:1.15.0.6
	OPENBSD_5_0_BASE:1.15
	OPENBSD_4_9:1.15.0.4
	OPENBSD_4_9_BASE:1.15
	OPENBSD_4_8:1.15.0.2
	OPENBSD_4_8_BASE:1.15
	OPENBSD_4_7:1.13.0.4
	OPENBSD_4_7_BASE:1.13
	OPENBSD_4_6:1.13.0.6
	OPENBSD_4_6_BASE:1.13
	OPENBSD_4_5:1.13.0.2
	OPENBSD_4_5_BASE:1.13
	OPENBSD_4_4:1.12.0.2
	OPENBSD_4_4_BASE:1.12
	OPENBSD_4_3:1.9.0.6
	OPENBSD_4_3_BASE:1.9
	OPENBSD_4_2:1.9.0.4
	OPENBSD_4_2_BASE:1.9
	OPENBSD_4_1:1.9.0.2
	OPENBSD_4_1_BASE:1.9
	OPENBSD_4_0:1.8.0.12
	OPENBSD_4_0_BASE:1.8
	OPENBSD_3_9:1.8.0.10
	OPENBSD_3_9_BASE:1.8
	OPENBSD_3_8:1.8.0.8
	OPENBSD_3_8_BASE:1.8
	OPENBSD_3_7:1.8.0.6
	OPENBSD_3_7_BASE:1.8
	OPENBSD_3_6:1.8.0.4
	OPENBSD_3_6_BASE:1.8
	SMP_SYNC_A:1.8
	SMP_SYNC_B:1.8
	OPENBSD_3_5:1.8.0.2
	OPENBSD_3_5_BASE:1.8
	OPENBSD_3_4:1.6.0.8
	OPENBSD_3_4_BASE:1.6
	UBC_SYNC_A:1.6
	OPENBSD_3_3:1.6.0.6
	OPENBSD_3_3_BASE:1.6
	OPENBSD_3_2:1.6.0.4
	OPENBSD_3_2_BASE:1.6
	OPENBSD_3_1:1.6.0.2
	OPENBSD_3_1_BASE:1.6
	UBC_SYNC_B:1.6
	UBC:1.5.0.4
	UBC_BASE:1.5
	OPENBSD_3_0:1.5.0.2
	OPENBSD_3_0_BASE:1.5
	SMP:1.2.0.4
	OPENBSD_2_9_BASE:1.2
	OPENBSD_2_9:1.2.0.2
	OPENBSD_2_8:1.1.0.2
	OPENBSD_2_8_BASE:1.1;
locks; strict;
comment	@ * @;


1.17
date	2015.07.19.06.28.12;	author yuo;	state Exp;
branches;
next	1.16;
commitid	vzHDNxGG1slGlZhk;

1.16
date	2013.01.13.05.40.05;	author brad;	state Exp;
branches;
next	1.15;

1.15
date	2010.07.10.07.59.33;	author sthen;	state Exp;
branches;
next	1.14;

1.14
date	2010.05.24.21.23.23;	author sthen;	state Exp;
branches;
next	1.13;

1.13
date	2008.11.08.03.03.50;	author brad;	state Exp;
branches;
next	1.12;

1.12
date	2008.06.11.22.43.20;	author brad;	state Exp;
branches;
next	1.11;

1.11
date	2008.04.26.21.26.42;	author brad;	state Exp;
branches;
next	1.10;

1.10
date	2008.03.21.21.29.21;	author brad;	state Exp;
branches;
next	1.9;

1.9
date	2007.01.30.02.35.16;	author krw;	state Exp;
branches;
next	1.8;

1.8
date	2003.10.22.09.39.29;	author jmc;	state Exp;
branches;
next	1.7;

1.7
date	2003.10.13.16.18.56;	author krw;	state Exp;
branches;
next	1.6;

1.6
date	2002.04.08.20.55.29;	author nate;	state Exp;
branches;
next	1.5;

1.5
date	2001.10.05.17.45.10;	author nate;	state Exp;
branches
	1.5.4.1;
next	1.4;

1.4
date	2001.09.20.17.02.31;	author mpech;	state Exp;
branches;
next	1.3;

1.3
date	2001.06.17.22.06.05;	author pvalchev;	state Exp;
branches;
next	1.2;

1.2
date	2001.04.11.05.47.52;	author deraadt;	state Exp;
branches
	1.2.4.1;
next	1.1;

1.1
date	2000.08.28.05.22.25;	author jason;	state Exp;
branches;
next	;

1.2.4.1
date	2001.05.14.22.25.20;	author niklas;	state Exp;
branches;
next	1.2.4.2;

1.2.4.2
date	2001.07.04.10.41.39;	author niklas;	state Exp;
branches;
next	1.2.4.3;

1.2.4.3
date	2001.10.31.03.22.44;	author nate;	state Exp;
branches;
next	1.2.4.4;

1.2.4.4
date	2003.03.28.00.38.19;	author niklas;	state Exp;
branches;
next	1.2.4.5;

1.2.4.5
date	2004.02.19.10.56.24;	author niklas;	state Exp;
branches;
next	;

1.5.4.1
date	2002.06.11.03.42.23;	author art;	state Exp;
branches;
next	;


desc
@@


1.17
log
@use standardized register definition in mii.h rather than each
specific driver definition.

no logical change.

ok deraadt@@
@
text
@/*	$OpenBSD: brgphyreg.h,v 1.16 2013/01/13 05:40:05 brad Exp $	*/

/*
 * Copyright (c) 2000
 *	Bill Paul <wpaul@@ee.columbia.edu>.  All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by Bill Paul.
 * 4. Neither the name of the author nor the names of any co-contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGE.
 *
 * $FreeBSD: brgphyreg.h,v 1.4 2001/09/27 17:32:49 wpaul Exp $
 */

#ifndef _DEV_MII_BRGPHYREG_H_
#define	_DEV_MII_BRGPHYREG_H_

/*
 * Broadcom BCM5400 registers
 */

#define BRGPHY_MII_PHY_EXTCTL	0x10	/* PHY extended control */
#define BRGPHY_PHY_EXTCTL_MAC_PHY	0x8000	/* 10BIT/GMI-interface */
#define BRGPHY_PHY_EXTCTL_DIS_CROSS	0x4000	/* Disable MDI crossover */
#define BRGPHY_PHY_EXTCTL_TX_DIS	0x2000	/* Tx output disable d*/
#define BRGPHY_PHY_EXTCTL_INT_DIS	0x1000	/* Interrupts disabled */
#define BRGPHY_PHY_EXTCTL_F_INT		0x0800	/* Force interrupt */
#define BRGPHY_PHY_EXTCTL_BY_45		0x0400	/* Bypass 4B5B-Decoder */
#define BRGPHY_PHY_EXTCTL_BY_SCR	0x0200	/* Bypass scrambler */
#define BRGPHY_PHY_EXTCTL_BY_MLT3	0x0100	/* Bypass MLT3 encoder */
#define BRGPHY_PHY_EXTCTL_BY_RXA	0x0080	/* Bypass RX alignment */
#define BRGPHY_PHY_EXTCTL_RES_SCR	0x0040	/* Reset scrambler */
#define BRGPHY_PHY_EXTCTL_EN_LTR	0x0020	/* Enable LED traffic mode */
#define BRGPHY_PHY_EXTCTL_LED_ON	0x0010	/* Force LEDs on */
#define BRGPHY_PHY_EXTCTL_LED_OFF	0x0008	/* Force LEDs off */
#define BRGPHY_PHY_EXTCTL_EX_IPG	0x0004	/* Extended TX IPG mode */
#define BRGPHY_PHY_EXTCTL_3_LED		0x0002	/* Three link LED mode */
#define BRGPHY_PHY_EXTCTL_HIGH_LA	0x0001	/* GMII Fifo Elasticy (?) */

#define BRGPHY_MII_PHY_EXTSTS	0x11	/* PHY extended status */
#define BRGPHY_PHY_EXTSTS_CROSS_STAT	0x2000	/* MDI crossover status */
#define BRGPHY_PHY_EXTSTS_INT_STAT	0x1000	/* Interrupt status */
#define BRGPHY_PHY_EXTSTS_RRS		0x0800	/* Remote receiver status */
#define BRGPHY_PHY_EXTSTS_LRS		0x0400	/* Local receiver status */
#define BRGPHY_PHY_EXTSTS_LOCKED	0x0200	/* Locked */
#define BRGPHY_PHY_EXTSTS_LS		0x0100	/* Link status */
#define BRGPHY_PHY_EXTSTS_RF		0x0080	/* Remove fault */
#define BRGPHY_PHY_EXTSTS_CE_ER		0x0040	/* Carrier ext error */
#define BRGPHY_PHY_EXTSTS_BAD_SSD	0x0020	/* Bad SSD */
#define BRGPHY_PHY_EXTSTS_BAD_ESD	0x0010	/* Bad ESS */
#define BRGPHY_PHY_EXTSTS_RX_ER		0x0008	/* RX error */
#define BRGPHY_PHY_EXTSTS_TX_ER		0x0004	/* TX error */
#define BRGPHY_PHY_EXTSTS_LOCK_ER	0x0002	/* Lock error */
#define BRGPHY_PHY_EXTSTS_MLT3_ER	0x0001	/* MLT3 code error */

#define BRGPHY_MII_RXERRCNT	0x12	/* RX error counter */

#define BRGPHY_MII_FCERRCNT	0x13	/* false carrier sense counter */
#define BGRPHY_FCERRCNT		0x00FF	/* False carrier counter */

#define BRGPHY_MII_RXNOCNT	0x14	/* RX not OK counter */
#define BRGPHY_RXNOCNT_LOCAL	0xFF00	/* Local RX not OK counter */
#define BRGPHY_RXNOCNT_REMOTE	0x00FF	/* Local RX not OK counter */

#define BRGPHY_MII_DSP_RW_PORT	0x15	/* DSP coefficient r/w port */

#define BRGPHY_MII_EPHY_PTEST	0x17	/* 5906 PHY register */
#define BRGPHY_MII_DSP_ADDR_REG	0x17	/* DSP coefficient addr register */

#define BRGPHY_DSP_TAP_NUMBER_MASK		0x00
#define BRGPHY_DSP_AGC_A			0x00
#define BRGPHY_DSP_AGC_B			0x01
#define BRGPHY_DSP_MSE_PAIR_STATUS		0x02
#define BRGPHY_DSP_SOFT_DECISION		0x03
#define BRGPHY_DSP_PHASE_REG			0x04
#define BRGPHY_DSP_SKEW				0x05
#define BRGPHY_DSP_POWER_SAVER_UPPER_BOUND	0x06
#define BRGPHY_DSP_POWER_SAVER_LOWER_BOUND	0x07
#define BRGPHY_DSP_LAST_ECHO			0x08
#define BRGPHY_DSP_FREQUENCY			0x09
#define BRGPHY_DSP_PLL_BANDWIDTH		0x0A
#define BRGPHY_DSP_PLL_PHASE_OFFSET		0x0B

#define BRGPHYDSP_FILTER_DCOFFSET	0x0C00
#define BRGPHY_DSP_FILTER_FEXT3		0x0B00
#define BRGPHY_DSP_FILTER_FEXT2		0x0A00
#define BRGPHY_DSP_FILTER_FEXT1		0x0900
#define BRGPHY_DSP_FILTER_FEXT0		0x0800
#define BRGPHY_DSP_FILTER_NEXT3		0x0700
#define BRGPHY_DSP_FILTER_NEXT2		0x0600
#define BRGPHY_DSP_FILTER_NEXT1		0x0500
#define BRGPHY_DSP_FILTER_NEXT0		0x0400
#define BRGPHY_DSP_FILTER_ECHO		0x0300
#define BRGPHY_DSP_FILTER_DFE		0x0200
#define BRGPHY_DSP_FILTER_FFE		0x0100

#define BRGPHY_DSP_CONTROL_ALL_FILTERS	0x1000

#define BRGPHY_DSP_SEL_CH_0		0x0000
#define BRGPHY_DSP_SEL_CH_1		0x2000
#define BRGPHY_DSP_SEL_CH_2		0x4000
#define BRGPHY_DSP_SEL_CH_3		0x6000

#define BRGPHY_MII_AUXCTL	0x18	/* AUX control */
#define BRGPHY_AUXCTL_LOW_SQ	0x8000	/* Low squelch */
#define BRGPHY_AUXCTL_LONG_PKT	0x4000	/* RX long packets */
#define BRGPHY_AUXCTL_ER_CTL	0x3000	/* Edgerate control */
#define BRGPHY_AUXCTL_TX_TST	0x0400	/* TX test, always 1 */
#define BRGPHY_AUXCTL_DIS_PRF	0x0080	/* dis part resp filter */
#define BRGPHY_AUXCTL_DIAG_MODE	0x0004	/* Diagnostic mode */

#define BRGPHY_MII_AUXSTS	0x19	/* AUX status */
#define BRGPHY_AUXSTS_ACOMP	0x8000	/* autoneg complete */
#define BRGPHY_AUXSTS_AN_ACK	0x4000	/* autoneg complete ack */
#define BRGPHY_AUXSTS_AN_ACK_D	0x2000	/* autoneg complete ack detect */
#define BRGPHY_AUXSTS_AN_NPW	0x1000	/* autoneg next page wait */
#define BRGPHY_AUXSTS_AN_RES	0x0700	/* autoneg HCD */
#define BRGPHY_AUXSTS_PDF	0x0080	/* Parallel detect. fault */
#define BRGPHY_AUXSTS_RF	0x0040	/* remote fault */
#define BRGPHY_AUXSTS_ANP_R	0x0020	/* AN page received */
#define BRGPHY_AUXSTS_LP_ANAB	0x0010	/* LP AN ability */
#define BRGPHY_AUXSTS_LP_NPAB	0x0008	/* LP Next page ability */
#define BRGPHY_AUXSTS_LINK	0x0004	/* Link status */
#define BRGPHY_AUXSTS_PRR	0x0002	/* Pause resolution-RX */
#define BRGPHY_AUXSTS_PRT	0x0001	/* Pause resolution-TX */

#define BRGPHY_RES_1000FD	0x0700	/* 1000baseT full duplex */
#define BRGPHY_RES_1000HD	0x0600	/* 1000baseT half duplex */
#define BRGPHY_RES_100FD	0x0500	/* 100baseT full duplex */
#define BRGPHY_RES_100T4	0x0400	/* 100baseT4 */
#define BRGPHY_RES_100HD	0x0300	/* 100baseT half duplex */
#define BRGPHY_RES_10FD		0x0200	/* 10baseT full duplex */
#define BRGPHY_RES_10HD		0x0100	/* 10baseT half duplex */
/* 5906 */
#define BRGPHY_RES_100		0x0008	/* 100baseT */
#define BRGPHY_RES_FULL		0x0001	/* full duplex */

#define BRGPHY_MII_ISR		0x1A	/* interrupt status */
#define BRGPHY_ISR_PSERR	0x4000	/* Pair swap error */
#define BRGPHY_ISR_MDXI_SC	0x2000	/* MDIX Status Change */
#define BRGPHY_ISR_HCT		0x1000	/* counter above 32K */
#define BRGPHY_ISR_LCT		0x0800	/* all counter below 128 */
#define BRGPHY_ISR_AN_PR	0x0400	/* Autoneg page received */
#define BRGPHY_ISR_NO_HDCL	0x0200	/* No HCD Link */
#define BRGPHY_ISR_NO_HDC	0x0100	/* No HCD */
#define BRGPHY_ISR_USHDC	0x0080	/* Negotiated Unsupported HCD */
#define BRGPHY_ISR_SCR_S_ERR	0x0040	/* Scrambler sync error */
#define BRGPHY_ISR_RRS_CHG	0x0020	/* Remote RX status change */
#define BRGPHY_ISR_LRS_CHG	0x0010	/* Local RX status change */
#define BRGPHY_ISR_DUP_CHG	0x0008	/* Duplex mode change */
#define BRGPHY_ISR_LSP_CHG	0x0004	/* Link speed changed */
#define BRGPHY_ISR_LNK_CHG	0x0002	/* Link status change */
#define BRGPHY_ISR_CRCERR	0x0001	/* CEC error */

#define BRGPHY_MII_IMR		0x1B	/* interrupt mask */
#define BRGPHY_IMR_PSERR	0x4000	/* Pair swap error */
#define BRGPHY_IMR_MDXI_SC	0x2000	/* MDIX Status Change */
#define BRGPHY_IMR_HCT		0x1000	/* counter above 32K */
#define BRGPHY_IMR_LCT		0x0800	/* all counter below 128 */
#define BRGPHY_IMR_AN_PR	0x0400	/* Autoneg page received */
#define BRGPHY_IMR_NO_HDCL	0x0200	/* No HCD Link */
#define BRGPHY_IMR_NO_HDC	0x0100	/* No HCD */
#define BRGPHY_IMR_USHDC	0x0080	/* Negotiated Unsupported HCD */
#define BRGPHY_IMR_SCR_S_ERR	0x0040	/* Scrambler sync error */
#define BRGPHY_IMR_RRS_CHG	0x0020	/* Remote RX status change */
#define BRGPHY_IMR_LRS_CHG	0x0010	/* Local RX status change */
#define BRGPHY_IMR_DUP_CHG	0x0008	/* Duplex mode change */
#define BRGPHY_IMR_LSP_CHG	0x0004	/* Link speed changed */
#define BRGPHY_IMR_LNK_CHG	0x0002	/* Link status change */
#define BRGPHY_IMR_CRCERR	0x0001	/* CEC error */

/*******************************************************/
/* Begin: PHY register values for the 5706 PHY         */
/*******************************************************/

/* 
 * Shadow register 0x1C, bit 15 is write enable,
 * bits 14-10 select function (0x00 to 0x1F).
 */
#define BRGPHY_MII_SHADOW_1C		0x1C
#define BRGPHY_SHADOW_1C_WRITE_EN	0x8000
#define BRGPHY_SHADOW_1C_SELECT_MASK	0x7C00

/* Shadow 0x1C Mode Control Register (select value 0x1F) */
#define BRGPHY_SHADOW_1C_MODE_CTRL	(0x1F << 10)
/* When set, Regs 0-0x0F are 1000X, else 1000T */
#define BRGPHY_SHADOW_1C_ENA_1000X	0x0001

#define BRGPHY_TEST1		0x1E
#define BRGPHY_TEST1_TRIM_EN	0x0010
#define BRGPHY_TEST1_CRC_EN	0x8000

#define BRGPHY_MII_TEST2	0x1F

/*******************************************************/
/* End: PHY register values for the 5706 PHY           */
/*******************************************************/

/*******************************************************/
/* Begin: PHY register values for the 5708S SerDes PHY */
/*******************************************************/

#define BRGPHY_5708S_BMCR_2500			0x20

/* Autoneg Next Page Transmit 1 Regiser */
#define BRGPHY_5708S_ANEG_NXT_PG_XMIT1		0x0B
#define BRGPHY_5708S_ANEG_NXT_PG_XMIT1_25G	0x0001

/* Use the BLOCK_ADDR register to select the page for registers 0x10 to 0x1E */
#define BRGPHY_5708S_BLOCK_ADDR			0x1f
#define BRGPHY_5708S_DIG_PG0 			0x0000
#define BRGPHY_5708S_DIG3_PG2			0x0002
#define BRGPHY_5708S_TX_MISC_PG5		0x0005

/* 5708S SerDes "Digital" Registers (page 0) */
#define BRGPHY_5708S_PG0_1000X_CTL1		0x10
#define BRGPHY_5708S_PG0_1000X_CTL1_FIBER_MODE	0x0001
#define BRGPHY_5708S_PG0_1000X_CTL1_AUTODET_EN	0x0010

#define BRGPHY_5708S_PG0_1000X_STAT1		0x14
#define BRGPHY_5708S_PG0_1000X_STAT1_SGMII	0x0001
#define BRGPHY_5708S_PG0_1000X_STAT1_LINK	0x0002
#define BRGPHY_5708S_PG0_1000X_STAT1_FDX	0x0004
#define BRGPHY_5708S_PG0_1000X_STAT1_SPEED_MASK	0x0018
#define BRGPHY_5708S_PG0_1000X_STAT1_SPEED_10	(0x0 << 3)
#define BRGPHY_5708S_PG0_1000X_STAT1_SPEED_100	(0x1 << 3)
#define BRGPHY_5708S_PG0_1000X_STAT1_SPEED_1G	(0x2 << 3)
#define BRGPHY_5708S_PG0_1000X_STAT1_SPEED_25G	(0x3 << 3)
#define BRGPHY_5708S_PG0_1000X_STAT1_TX_PAUSE	0x0020
#define BRGPHY_5708S_PG0_1000X_STAT1_RX_PAUSE	0x0040

#define BRGPHY_5708S_PG0_1000X_CTL2		0x11
#define BRGPHY_5708S_PG0_1000X_CTL2_PAR_DET_EN	0x0001

/* 5708S SerDes "Digital 3" Registers (page 2) */
#define BRGPHY_5708S_PG2_DIGCTL_3_0		0x10
#define BRGPHY_5708S_PG2_DIGCTL_3_0_USE_IEEE	0x0001

/* 5708S SerDes "TX Misc" Registers (page 5) */
#define BRGPHY_5708S_PG5_2500STATUS1		0x10

#define BRGPHY_5708S_PG5_TXACTL1		0x15
#define BRGPHY_5708S_PG5_TXACTL1_VCM		0x30

#define BRGPHY_5708S_PG5_TXACTL3		0x17

/*******************************************************/
/* End: PHY register values for the 5708S SerDes PHY   */
/*******************************************************/

/*******************************************************/
/* Begin: PHY register values for the 5709S SerDes PHY */
/*******************************************************/

/* 5709S SerDes "General Purpose Status" Registers */
#define BRGPHY_BLOCK_ADDR_GP_STATUS		0x8120
#define BRGPHY_GP_STATUS_TOP_ANEG_STATUS	0x1B
#define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_MASK	0x3F00
#define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_10	0x0000
#define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_100	0x0100
#define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1G	0x0200
#define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_25G	0x0300
#define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1GKX	0x0D00
#define BRGPHY_GP_STATUS_TOP_ANEG_FDX		0x0008
#define BRGPHY_GP_STATUS_TOP_ANEG_LINK_UP	0x0004
#define BRGPHY_GP_STATUS_TOP_ANEG_CL73_COMP	0x0001

/* 5709S SerDes "SerDes Digital" Registers */
#define BRGPHY_BLOCK_ADDR_SERDES_DIG		0x8300
#define BRGPHY_SERDES_DIG_1000X_CTL1		0x0010
#define BRGPHY_SD_DIG_1000X_CTL1_AUTODET	0x0010
#define BRGPHY_SD_DIG_1000X_CTL1_FIBER		0x0001

/* 5709S SerDes "Over 1G" Registers */
#define BRGPHY_BLOCK_ADDR_OVER_1G		0x8320
#define BRGPHY_OVER_1G_UNFORMAT_PG1		0x19

/* 5709S SerDes "Multi-Rate Backplane Ethernet" Registers */
#define BRGPHY_BLOCK_ADDR_MRBE			0x8350
#define BRGPHY_MRBE_MSG_PG5_NP			0x10
#define BRGPHY_MRBE_MSG_PG5_NP_MBRE		0x0001
#define BRGPHY_MRBE_MSG_PG5_NP_T2		0x0001

/* 5709S SerDes "IEEE Clause 73 User B0" Registers */
#define BRGPHY_BLOCK_ADDR_CL73_USER_B0		0x8370
#define BRGPHY_CL73_USER_B0_MBRE_CTL1		0x12
#define BRGPHY_CL73_USER_B0_MBRE_CTL1_NP_AFT_BP	0x2000
#define BRGPHY_CL73_USER_B0_MBRE_CTL1_STA_MGR	0x4000
#define BRGPHY_CL73_USER_B0_MBRE_CTL1_ANEG	0x8000

/* 5709S SerDes "IEEE Clause 73 User B0" Registers */
#define BRGPHY_BLOCK_ADDR_ADDR_EXT		0xFFD0

/* 5709S SerDes "Combo IEEE 0" Registers */
#define BRGPHY_BLOCK_ADDR_COMBO_IEEE0		0xFFE0

#define BRGPHY_ADDR_EXT				0x1E
#define BRGPHY_BLOCK_ADDR			0x1F

#define BRGPHY_ADDR_EXT_AN_MMD			0x3800

/*******************************************************/
/* End: PHY register values for the 5709S SerDes PHY   */
/*******************************************************/

#define BRGPHY_INTRS	\
	~(BRGPHY_IMR_LNK_CHG|BRGPHY_IMR_LSP_CHG|BRGPHY_IMR_DUP_CHG)

#endif /* _DEV_BRGPHY_MIIREG_H_ */
@


1.16
log
@Add support for reporting flow control status for 5708S/5709S fibre PHY.

ok dlg@@
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.15 2010/07/10 07:59:33 sthen Exp $	*/
a43 76
#define BRGPHY_MII_BMCR		0x00
#define BRGPHY_BMCR_RESET	0x8000
#define BRGPHY_BMCR_LOOP	0x4000
#define BRGPHY_BMCR_SPD0	0x2000	/* speed select, lower bit */
#define BRGPHY_BMCR_AUTOEN	0x1000	/* Autoneg enabled */
#define BRGPHY_BMCR_PDOWN	0x0800	/* Power down */
#define BRGPHY_BMCR_ISO		0x0400	/* Isolate */
#define BRGPHY_BMCR_STARTNEG	0x0200	/* Restart autoneg */
#define BRGPHY_BMCR_FDX		0x0100	/* Duplex mode */
#define BRGPHY_BMCR_CTEST	0x0080	/* Collision test enable */
#define BRGPHY_BMCR_SPD1	0x0040	/* Speed select, upper bit */

#define BRGPHY_S1000		BRGPHY_BMCR_SPD1	/* 1000mbps */
#define BRGPHY_S100		BRGPHY_BMCR_SPD0	/* 100mpbs */
#define BRGPHY_S10		0			/* 10mbps */

#define BRGPHY_MII_BMSR		0x01
#define BRGPHY_BMSR_EXTSTS	0x0100	/* Extended status present */
#define BRGPHY_BMSR_PRESUB	0x0040	/* Preamble suppression */
#define BRGPHY_BMSR_ACOMP	0x0020	/* Autoneg complete */
#define BRGPHY_BMSR_RFAULT	0x0010	/* Remote fault condition occurred */
#define BRGPHY_BMSR_ANEG	0x0008	/* Autoneg capable */
#define BRGPHY_BMSR_LINK	0x0004	/* Link status */
#define BRGPHY_BMSR_JABBER	0x0002	/* Jabber detected */
#define BRGPHY_BMSR_EXT		0x0001	/* Extended capability */

#define BRGPHY_MII_ANAR		0x04
#define BRGPHY_ANAR_NP		0x8000	/* Next page */
#define BRGPHY_ANAR_RF		0x2000	/* Remote fault */
#define BRGPHY_ANAR_ASP		0x0800	/* Asymmetric Pause */
#define BRGPHY_ANAR_PC		0x0400	/* Pause capable */
#define BRGPHY_ANAR_SEL		0x001F	/* selector field, 00001=Ethernet */

#define BRGPHY_MII_ANLPAR	0x05
#define BRGPHY_ANLPAR_NP	0x8000	/* Next page */
#define BRGPHY_ANLPAR_RF	0x2000	/* Remote fault */
#define BRGPHY_ANLPAR_ASP	0x0800	/* Asymmetric Pause */
#define BRGPHY_ANLPAR_PC	0x0400	/* Pause capable */
#define BRGPHY_ANLPAR_SEL	0x001F	/* selector field, 00001=Ethernet */

#define BRGPHY_SEL_TYPE		0x0001	/* ethernet */

#define BRGPHY_MII_ANER		0x06
#define BRGPHY_ANER_PDF		0x0010	/* Parallel detection fault */
#define BRGPHY_ANER_LPNP	0x0008	/* Link partner can next page */
#define BRGPHY_ANER_NP		0x0004	/* Local PHY can next page */
#define BRGPHY_ANER_RX		0x0002	/* Next page received */
#define BRGPHY_ANER_LPAN	0x0001 	/* Link partner autoneg capable */

#define BRGPHY_MII_NEXTP	0x07	/* Next page */

#define BRGPHY_MII_NEXTP_LP	0x08	/* Next page of link partner */

#define BRGPHY_MII_1000CTL	0x09	/* 1000baseT control */
#define BRGPHY_1000CTL_TST	0xE000	/* test modes */
#define BRGPHY_1000CTL_MSE	0x1000	/* Master/Slave enable */
#define BRGPHY_1000CTL_MSC	0x0800	/* Master/Slave configuration */
#define BRGPHY_1000CTL_RD	0x0400	/* Repeater/DTE */
#define BRGPHY_1000CTL_AFD	0x0200	/* Advertise full duplex */
#define BRGPHY_1000CTL_AHD	0x0100	/* Advertise half duplex */

#define BRGPHY_MII_1000STS	0x0A	/* 1000baseT status */
#define BRGPHY_1000STS_MSF	0x8000	/* Master/slave fault */
#define BRGPHY_1000STS_MSR	0x4000	/* Master/slave result */
#define BRGPHY_1000STS_LRS	0x2000	/* Local receiver status */
#define BRGPHY_1000STS_RRS	0x1000	/* Remote receiver status */
#define BRGPHY_1000STS_LPFD	0x0800	/* Link partner can FD */
#define BRGPHY_1000STS_LPHD	0x0400	/* Link partner can HD */
#define BRGPHY_1000STS_IEC	0x00FF	/* Idle error count */

#define BRGPHY_MII_EXTSTS	0x0F	/* Extended status */
#define BRGPHY_EXTSTS_X_FD_CAP	0x8000	/* 1000base-X FD capable */
#define BRGPHY_EXTSTS_X_HD_CAP	0x4000	/* 1000base-X HD capable */
#define BRGPHY_EXTSTS_T_FD_CAP	0x2000	/* 1000base-T FD capable */
#define BRGPHY_EXTSTS_T_HD_CAP	0x1000	/* 1000base-T HD capable */

a192 25

/*******************************************************/
/* Begin: Shared SerDes PHY register definitions       */
/*******************************************************/

/* SerDes autoneg is different from copper */
#define BRGPHY_SERDES_ANAR		0x04
#define BRGPHY_SERDES_ANAR_FDX		0x0020
#define BRGPHY_SERDES_ANAR_HDX		0x0040
#define BRGPHY_SERDES_ANAR_NO_PAUSE	(0x0 << 7)
#define BRGPHY_SERDES_ANAR_SYM_PAUSE	(0x1 << 7)
#define BRGPHY_SERDES_ANAR_ASYM_PAUSE	(0x2 << 7)
#define BRGPHY_SERDES_ANAR_BOTH_PAUSE	(0x3 << 7)

#define BRGPHY_SERDES_ANLPAR		0x05
#define BRGPHY_SERDES_ANLPAR_FDX	0x0020
#define BRGPHY_SERDES_ANLPAR_HDX	0x0040
#define BRGPHY_SERDES_ANLPAR_NO_PAUSE	(0x0 << 7)
#define BRGPHY_SERDES_ANLPAR_SYM_PAUSE	(0x1 << 7)
#define BRGPHY_SERDES_ANLPAR_ASYM_PAUSE	(0x2 << 7)
#define BRGPHY_SERDES_ANLPAR_BOTH_PAUSE	(0x3 << 7)

/*******************************************************/
/* End: Shared SerDes PHY register definitions         */
/*******************************************************/
@


1.15
log
@whitespace cleanup from Brad, no change with diff -w
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.14 2010/05/24 21:23:23 sthen Exp $	*/
d352 2
@


1.14
log
@Support fibre PHY on BCM5709S. From FreeBSD via Brad.
Tested by Brad on: BCM5706, BCM5708C
Tested by me on: BCM5716 (BCM5709 PHY)
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.13 2008/11/08 03:03:50 brad Exp $	*/
d182 19
a200 19
#define BRGPHYDSP_FILTER_DCOFFSET		0x0C00
#define BRGPHY_DSP_FILTER_FEXT3			0x0B00
#define BRGPHY_DSP_FILTER_FEXT2			0x0A00
#define BRGPHY_DSP_FILTER_FEXT1			0x0900
#define BRGPHY_DSP_FILTER_FEXT0			0x0800
#define BRGPHY_DSP_FILTER_NEXT3			0x0700
#define BRGPHY_DSP_FILTER_NEXT2			0x0600
#define BRGPHY_DSP_FILTER_NEXT1			0x0500
#define BRGPHY_DSP_FILTER_NEXT0			0x0400
#define BRGPHY_DSP_FILTER_ECHO			0x0300
#define BRGPHY_DSP_FILTER_DFE			0x0200
#define BRGPHY_DSP_FILTER_FFE			0x0100

#define BRGPHY_DSP_CONTROL_ALL_FILTERS		0x1000

#define BRGPHY_DSP_SEL_CH_0			0x0000
#define BRGPHY_DSP_SEL_CH_1			0x2000
#define BRGPHY_DSP_SEL_CH_2			0x4000
#define BRGPHY_DSP_SEL_CH_3			0x6000
d377 2
a378 2
#define BRGPHY_BLOCK_ADDR_GP_STATUS		        0x8120
#define BRGPHY_GP_STATUS_TOP_ANEG_STATUS	    0x1B
d380 4
a383 4
#define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_10	    0x0000
#define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_100	    0x0100
#define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1G	    0x0200
#define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_25G	    0x0300
d385 3
a387 3
#define BRGPHY_GP_STATUS_TOP_ANEG_FDX		    0x0008
#define BRGPHY_GP_STATUS_TOP_ANEG_LINK_UP	    0x0004
#define BRGPHY_GP_STATUS_TOP_ANEG_CL73_COMP	    0x0001
d390 4
a393 4
#define BRGPHY_BLOCK_ADDR_SERDES_DIG		    0x8300
#define	BRGPHY_SERDES_DIG_1000X_CTL1		    0x0010
#define	BRGPHY_SD_DIG_1000X_CTL1_AUTODET	    0x0010
#define	BRGPHY_SD_DIG_1000X_CTL1_FIBER		    0x0001
d396 2
a397 2
#define BRGPHY_BLOCK_ADDR_OVER_1G		        0x8320
#define BRGPHY_OVER_1G_UNFORMAT_PG1		        0x19
d400 4
a403 4
#define BRGPHY_BLOCK_ADDR_MRBE			        0x8350
#define BRGPHY_MRBE_MSG_PG5_NP			        0x10
#define BRGPHY_MRBE_MSG_PG5_NP_MBRE		        0x0001
#define BRGPHY_MRBE_MSG_PG5_NP_T2		        0x0001
d406 5
a410 5
#define BRGPHY_BLOCK_ADDR_CL73_USER_B0		    0x8370
#define BRGPHY_CL73_USER_B0_MBRE_CTL1		    0x12
#define	BRGPHY_CL73_USER_B0_MBRE_CTL1_NP_AFT_BP	0x2000
#define	BRGPHY_CL73_USER_B0_MBRE_CTL1_STA_MGR	0x4000
#define	BRGPHY_CL73_USER_B0_MBRE_CTL1_ANEG	    0x8000
d413 1
a413 1
#define BRGPHY_BLOCK_ADDR_ADDR_EXT		        0xFFD0
d416 1
a416 1
#define BRGPHY_BLOCK_ADDR_COMBO_IEEE0		    0xFFE0
d418 2
a419 2
#define BRGPHY_ADDR_EXT				            0x1E
#define BRGPHY_BLOCK_ADDR			            0x1F
d421 1
a421 1
#define BRGPHY_ADDR_EXT_AN_MMD			        0x3800
@


1.13
log
@Add additional link status checking for for the BCM5906 PHY.

Based on info from the Linux tg3 driver.
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.12 2008/06/11 22:43:20 brad Exp $	*/
d370 55
@


1.12
log
@some more BCM5708S registers.
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.11 2008/04/26 21:26:42 brad Exp $	*/
d232 3
@


1.11
log
@Adjust the output voltage for BCM5906 PHY otherwise it might not be
possible to obtain a link under some circumstances which are unknown
at the moment.

From the Linux tg3 driver.

Issue reported by Kamil Andrusz <wizz at mniam dot net>

ok kettenis@@
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.10 2008/03/21 21:29:21 brad Exp $	*/
d323 2
d337 1
a338 1
#define BRGPHY_5708S_PG0_1000X_CTL1_FIBER_MODE	0x0001
d341 1
d359 1
d361 2
@


1.10
log
@Add defines for 1Gbps/2.5Gbps fiber interfaces.

From FreeBSD
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.9 2007/01/30 02:35:16 krw Exp $	*/
d165 1
@


1.9
log
@Rough in more support for 5787/5755 chips so far known to not work or
unreported in the wild. In this case add a PHY workaround for an eventual
mobile version of the chipset. No change to existing functionality.

From Michael Chan (mchan@@broadcom), via Linux tg3 and brad.
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.8 2003/10/22 09:39:29 jmc Exp $	*/
d214 1
a214 1
#define BRGPHY_AUXSTS_AN_RES	0x0700	/* AN HDC */
d266 42
d310 51
@


1.8
log
@typos from Tom Cosgrove;
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.7 2003/10/13 16:18:56 krw Exp $	*/
d265 3
@


1.7
log
@Bring bge and brgphy more up to date with changes from FreeBSD and NetBSD.

Some bug fixes, support for new hardware like the 5704 and 5705.

Testing by deraadt@@, danh@@, and drahn@@ amoung others.

ok deraadt@@.
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.6 2002/04/08 20:55:29 nate Exp $	*/
d62 1
a62 1
#define BRGPHY_BMSR_PRESUB	0x0040	/* Preamble surpression */
@


1.6
log
@Match on phy model found internally on the BCM5701 chips (3c996B-T)
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.5 2001/10/05 17:45:10 nate Exp $	*/
d229 2
a230 2
#define BRGPHY_RES_10HD		0x0200	/* 10baseT full duplex */
#define BRGPHY_RES_10FD		0x0100	/* 10baseT half duplex */
@


1.5
log
@Register defines for the DSP
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.4 2001/09/20 17:02:31 mpech Exp $	*/
d34 1
a34 1
 * $FreeBSD: src/sys/dev/mii/brgphyreg.h,v 1.3 2001/09/25 16:41:56 wpaul Exp $
@


1.5.4.1
log
@Sync UBC branch to -current
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.5 2001/10/05 17:45:10 nate Exp $	*/
d34 1
a34 1
 * $FreeBSD: brgphyreg.h,v 1.4 2001/09/27 17:32:49 wpaul Exp $
@


1.4
log
@occured->occurred

idea from deraadt@@ via NetBSD
millert@@ ok
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.3 2001/06/17 22:06:05 pvalchev Exp $	*/
d34 1
a34 1
 * $FreeBSD: src/sys/dev/mii/brgphyreg.h,v 1.1 2000/04/22 01:58:17 wpaul Exp $
d162 38
@


1.3
log
@spelling: Asymetric -> Asymmetric
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.2 2001/04/11 05:47:52 deraadt Exp $	*/
d64 1
a64 1
#define BRGPHY_BMSR_RFAULT	0x0010	/* Remote fault condition occured */
@


1.2
log
@BCM5401/5411 support
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.1 2000/08/28 05:22:25 jason Exp $	*/
d73 1
a73 1
#define BRGPHY_ANAR_ASP		0x0800	/* Asymetric Pause */
d80 1
a80 1
#define BRGPHY_ANLPAR_ASP	0x0800	/* Asymetric Pause */
@


1.2.4.1
log
@merge in approximately 2.9 into SMP branch
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.2 2001/04/11 05:47:52 deraadt Exp $	*/
@


1.2.4.2
log
@Merge in -current from two days ago in the SMP branch.
As usual with merges, they do not indicate progress, so do not hold
your breath for working SMP, and do not mail me and ask about the
state of it.  It has not changed.  There is work ongoing, but very, very
slowly.  The commit is done in parts as to not lock up the tree in too
big chunks at a time.
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.2.4.1 2001/05/14 22:25:20 niklas Exp $	*/
d73 1
a73 1
#define BRGPHY_ANAR_ASP		0x0800	/* Asymmetric Pause */
d80 1
a80 1
#define BRGPHY_ANLPAR_ASP	0x0800	/* Asymmetric Pause */
@


1.2.4.3
log
@Sync the SMP branch to something just after 3.0
@
text
@d1 1
a1 1
/*	$OpenBSD: brgphyreg.h,v 1.2.4.2 2001/07/04 10:41:39 niklas Exp $	*/
d34 1
a34 1
 * $FreeBSD: src/sys/dev/mii/brgphyreg.h,v 1.3 2001/09/25 16:41:56 wpaul Exp $
d64 1
a64 1
#define BRGPHY_BMSR_RFAULT	0x0010	/* Remote fault condition occurred */
a161 38

#define BRGPHY_MII_DSP_RW_PORT	0x15	/* DSP coefficient r/w port */

#define BRGPHY_MII_DSP_ADDR_REG	0x17	/* DSP coefficient addr register */

#define BRGPHY_DSP_TAP_NUMBER_MASK		0x00
#define BRGPHY_DSP_AGC_A			0x00
#define BRGPHY_DSP_AGC_B			0x01
#define BRGPHY_DSP_MSE_PAIR_STATUS		0x02
#define BRGPHY_DSP_SOFT_DECISION		0x03
#define BRGPHY_DSP_PHASE_REG			0x04
#define BRGPHY_DSP_SKEW				0x05
#define BRGPHY_DSP_POWER_SAVER_UPPER_BOUND	0x06
#define BRGPHY_DSP_POWER_SAVER_LOWER_BOUND	0x07
#define BRGPHY_DSP_LAST_ECHO			0x08
#define BRGPHY_DSP_FREQUENCY			0x09
#define BRGPHY_DSP_PLL_BANDWIDTH		0x0A
#define BRGPHY_DSP_PLL_PHASE_OFFSET		0x0B

#define BRGPHYDSP_FILTER_DCOFFSET		0x0C00
#define BRGPHY_DSP_FILTER_FEXT3			0x0B00
#define BRGPHY_DSP_FILTER_FEXT2			0x0A00
#define BRGPHY_DSP_FILTER_FEXT1			0x0900
#define BRGPHY_DSP_FILTER_FEXT0			0x0800
#define BRGPHY_DSP_FILTER_NEXT3			0x0700
#define BRGPHY_DSP_FILTER_NEXT2			0x0600
#define BRGPHY_DSP_FILTER_NEXT1			0x0500
#define BRGPHY_DSP_FILTER_NEXT0			0x0400
#define BRGPHY_DSP_FILTER_ECHO			0x0300
#define BRGPHY_DSP_FILTER_DFE			0x0200
#define BRGPHY_DSP_FILTER_FFE			0x0100

#define BRGPHY_DSP_CONTROL_ALL_FILTERS		0x1000

#define BRGPHY_DSP_SEL_CH_0			0x0000
#define BRGPHY_DSP_SEL_CH_1			0x2000
#define BRGPHY_DSP_SEL_CH_2			0x4000
#define BRGPHY_DSP_SEL_CH_3			0x6000
@


1.2.4.4
log
@Sync the SMP branch with 3.3
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d34 1
a34 1
 * $FreeBSD: brgphyreg.h,v 1.4 2001/09/27 17:32:49 wpaul Exp $
@


1.2.4.5
log
@Merge of current from two weeks agointo the SMP branch
@
text
@d62 1
a62 1
#define BRGPHY_BMSR_PRESUB	0x0040	/* Preamble suppression */
d229 2
a230 2
#define BRGPHY_RES_10FD		0x0200	/* 10baseT full duplex */
#define BRGPHY_RES_10HD		0x0100	/* 10baseT half duplex */
@


1.1
log
@driver for broadcom 5400 from FreeBSD.
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d188 5
@

