Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Oct  3 15:36:09 2016
| Host         : liucheng-laptop running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file base_sys_wrapper_control_sets_placed.rpt
| Design       : base_sys_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   302 |
| Unused register locations in slices containing registers |   811 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1600 |          433 |
| No           | No                    | Yes                    |             314 |          110 |
| No           | Yes                   | No                     |            1201 |          355 |
| Yes          | No                    | No                     |            1479 |          395 |
| Yes          | No                    | Yes                    |             191 |           37 |
| Yes          | Yes                   | No                     |            1764 |          507 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                              |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                         |                1 |              1 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                         |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                         |                1 |              1 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                         |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                              |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                              |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                     | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                       |                                                                                                                                                                                                                                                                    | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                 |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                      |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                        |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                           |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                          |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                     |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                        |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                               |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0         |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0         |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                          |                1 |              2 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                  |                1 |              2 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                     |                1 |              3 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                           |                1 |              3 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              3 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                               |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/ap_ready_expand_inst/expand_cnt[3]_i_1_n_0                                                                                                                                                                                               | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/face_int_expand_inst/expand_cnt[3]_i_1_n_0                                                                                                                                                                                               | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]      |                                                                                                                                                                                                                                                           |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                           |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                         | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                 |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                         | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                   |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                    |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                 |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                           |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                             |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                                                           |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                             |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                  |                3 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                  |                3 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                          |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                         |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/rdata[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/addr_q                                                                                                         | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                1 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/addr_q                                                                                                       | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                4 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                           |                1 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                           |                1 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                1 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/waddr                                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                2 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                3 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                1 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | base_sys_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                  | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                     |                1 |              6 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                          | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                |                2 |              6 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                 |                2 |              6 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                      | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              7 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                                                                           |                3 |              7 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                     |                2 |              7 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                     |                1 |              7 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                  | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                3 |              7 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pre_next_word_1_reg[2][0]                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              7 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                             |                2 |              7 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                             |                2 |              7 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0             | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                   | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0              | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0             | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0             | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0             | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0             | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0             | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0             | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                           |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                           |                4 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/axi_wr_burst_go                                                                                                                                                                                                     | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/axi_awlen[7]_i_1_n_0                                                                                                                                                                                       |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/axi_rd_burst_go                                                                                                                                                                                                     | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/axi_arlen[7]_i_1_n_0                                                                                                                                                                                       |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                |                1 |              8 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                           |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                              | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                             | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                             | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                             | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                         |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                           |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                             | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                       | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                             | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                             | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                              | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                             | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                       | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                              | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                        | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                             | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                             | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                       | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/write_index[8]_i_1_n_0                                                                                                                                                                                     |                4 |              9 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/pop_mi_data                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                4 |              9 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |                4 |              9 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_251_in                                                                                                   | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                4 |              9 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_mi_word_reg                                                                                                         | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                3 |              9 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                  |                3 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                          |                2 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                      |                2 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                    |                3 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                 |                2 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                               |                2 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                         |                2 |             10 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                 |                2 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                3 |             11 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             11 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                5 |             11 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                          |                3 |             11 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                |                2 |             11 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                4 |             11 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                            |                3 |             12 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                         |                2 |             12 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                                           |                4 |             13 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                       |                                                                                                                                                                                                                                                           |                2 |             14 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |             14 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                             |                4 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                5 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                3 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |             16 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                |                3 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                        |                7 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                             |                2 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                6 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0]                                                       |                                                                                                                                                                                                                                                           |                2 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                |                4 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                           |                2 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                         |                                                                                                                                                                                                                                                           |                6 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                         |                                                                                                                                                                                                                                                           |                6 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                7 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                4 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                4 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                4 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                6 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                6 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                3 |             16 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                            |                5 |             17 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/int_reg0[31]_i_1_n_0                                                                                                                                                                                                 | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/ARESET0                                                                                                                                                                                                     |                5 |             17 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                           |                5 |             17 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                           |                5 |             17 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/USR2M_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                             | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |                4 |             18 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                           |                4 |             18 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                         |                4 |             18 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                           |                3 |             18 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/USR2M_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[5][0]                                                                                                      | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |                3 |             18 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/M2USR_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                             | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |                3 |             18 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/M2USR_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[5][0]                                                                                                      | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |                3 |             18 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2                                                                                                          |                                                                                                                                                                                                                                                           |                5 |             20 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               11 |             21 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                         | base_sys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |               10 |             21 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                           |                3 |             24 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                3 |             24 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                5 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                6 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                6 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                               |               18 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                5 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                7 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               10 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                6 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                5 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                9 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                5 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                7 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                6 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                5 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                6 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                5 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                8 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                                                           |               20 |             26 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                           |               15 |             27 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |               15 |             27 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/rdata[31]_i_2_n_0                                                                                                                                                                                                    | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/rdata[31]_i_1_n_0                                                                                                                                                                                           |               12 |             27 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                           |                5 |             28 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                           |                4 |             28 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                    |                                                                                                                                                                                                                                                           |                9 |             29 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                  | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                8 |             29 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                           |                8 |             29 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                    | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                9 |             29 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                9 |             31 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                8 |             31 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/count_reg[0]                                                                                                                                                                                                |                8 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                |                                                                                                                                                                                                                                                           |               14 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/count[0]_i_1_n_0                                                                                                                                                                                        |                8 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/rmst_index[0]_i_1_n_0                                                                                                                                                                                               | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |               10 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/m2usr_fifo_data[95]_i_1_n_0                                                                                                                                                                                         | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |                8 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/m2usr_fifo_data[63]_i_1_n_0                                                                                                                                                                                         | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |                9 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/m2usr_fifo_data[31]_i_1_n_0                                                                                                                                                                                         | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |               10 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/m2usr_fifo_data[127]_i_1_n_0                                                                                                                                                                                        | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |               10 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/p_0_in                                                                                                                                                                                                               | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/ARESET0                                                                                                                                                                                                     |               17 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/int_reg3[31]_i_1_n_0                                                                                                                                                                                                 | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/ARESET0                                                                                                                                                                                                     |               13 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/int_reg2[31]_i_1_n_0                                                                                                                                                                                                 | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/ARESET0                                                                                                                                                                                                     |               19 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                  | base_sys_i/acc_ip_0/inst/acc_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                     |               13 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               15 |             34 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                                           |                9 |             34 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                           |               14 |             35 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                           |               11 |             40 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                           |               11 |             40 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                8 |             41 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                     |                                                                                                                                                                                                                                                           |                8 |             44 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                      |                                                                                                                                                                                                                                                           |               13 |             44 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             44 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                      |                                                                                                                                                                                                                                                           |                7 |             44 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                       |                                                                                                                                                                                                                                                           |                8 |             47 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                           |                8 |             47 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                7 |             49 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                9 |             49 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                9 |             49 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |               10 |             49 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                     | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               14 |             58 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                               | base_sys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               15 |             58 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |               13 |             59 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                   | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |               15 |             66 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]_0                                                                          |                                                                                                                                                                                                                                                           |               15 |             67 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         |                                                                                                                                                                                                                                                           |               14 |             67 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                          |               33 |             74 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               30 |            100 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/M2USR_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |               43 |            128 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/M2USR_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[127][0]                                                                                              | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |               26 |            128 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/USR2M_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |               43 |            128 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/USR2M_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[127][0]                                                                                              | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |               30 |            128 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                                   |               40 |            147 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/USR2M_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                           |               43 |            172 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/usr_dma_0/inst/axi4_master_inst_cu0/M2USR_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                           |               43 |            172 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/usr_dma_0/inst/axi4lite_slave_inst/ARESET0                                                                                                                                                                                                     |               47 |            217 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | base_sys_i/usr_dma_0/inst/face_dma_inst/rst                                                                                                                                                                                                               |              106 |            455 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |              451 |           1756 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


