<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p326" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_326{left:96px;bottom:1124px;letter-spacing:0.19px;}
#t2_326{left:632px;bottom:1130px;}
#t3_326{left:632px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.04px;}
#t4_326{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t5_326{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_326{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t7_326{left:138px;bottom:967px;letter-spacing:0.13px;}
#t8_326{left:206px;bottom:967px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t9_326{left:726px;bottom:967px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#ta_326{left:206px;bottom:951px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tb_326{left:726px;bottom:951px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tc_326{left:138px;bottom:915px;letter-spacing:0.12px;}
#td_326{left:204px;bottom:915px;letter-spacing:0.12px;}
#te_326{left:138px;bottom:889px;letter-spacing:0.1px;}
#tf_326{left:138px;bottom:856px;letter-spacing:0.11px;}
#tg_326{left:226px;bottom:856px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#th_326{left:416px;bottom:856px;}
#ti_326{left:436px;bottom:856px;letter-spacing:-0.15px;}
#tj_326{left:138px;bottom:830px;letter-spacing:0.1px;word-spacing:0.58px;}
#tk_326{left:337px;bottom:830px;letter-spacing:0.11px;}
#tl_326{left:352px;bottom:830px;letter-spacing:0.11px;word-spacing:0.54px;}
#tm_326{left:814px;bottom:830px;letter-spacing:0.12px;}
#tn_326{left:831px;bottom:830px;letter-spacing:0.12px;}
#to_326{left:138px;bottom:812px;letter-spacing:0.11px;}
#tp_326{left:154px;bottom:812px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tq_326{left:427px;bottom:812px;letter-spacing:0.11px;}
#tr_326{left:448px;bottom:812px;letter-spacing:0.09px;word-spacing:0.03px;}
#ts_326{left:506px;bottom:812px;letter-spacing:0.11px;}
#tt_326{left:527px;bottom:812px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tu_326{left:137px;bottom:786px;letter-spacing:0.11px;word-spacing:-0.29px;}
#tv_326{left:505px;bottom:786px;letter-spacing:-0.14px;}
#tw_326{left:564px;bottom:786px;letter-spacing:0.15px;}
#tx_326{left:580px;bottom:786px;letter-spacing:-0.14px;}
#ty_326{left:639px;bottom:786px;letter-spacing:0.09px;word-spacing:-0.25px;}
#tz_326{left:137px;bottom:767px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t10_326{left:233px;bottom:768px;letter-spacing:-0.14px;}
#t11_326{left:292px;bottom:767px;letter-spacing:0.15px;}
#t12_326{left:308px;bottom:768px;letter-spacing:-0.14px;}
#t13_326{left:363px;bottom:767px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t14_326{left:529px;bottom:768px;letter-spacing:-0.16px;}
#t15_326{left:546px;bottom:767px;letter-spacing:0.11px;}
#t16_326{left:572px;bottom:768px;letter-spacing:-0.12px;}
#t17_326{left:585px;bottom:767px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t18_326{left:137px;bottom:749px;letter-spacing:0.05px;}
#t19_326{left:153px;bottom:750px;letter-spacing:-0.14px;}
#t1a_326{left:212px;bottom:749px;letter-spacing:0.05px;}
#t1b_326{left:228px;bottom:750px;letter-spacing:-0.14px;}
#t1c_326{left:283px;bottom:749px;}
#t1d_326{left:291px;bottom:749px;letter-spacing:0.11px;}
#t1e_326{left:305px;bottom:750px;letter-spacing:-0.16px;}
#t1f_326{left:319px;bottom:749px;}
#t1g_326{left:323px;bottom:750px;letter-spacing:-0.12px;}
#t1h_326{left:340px;bottom:749px;letter-spacing:0.1px;word-spacing:-0.16px;}
#t1i_326{left:138px;bottom:731px;letter-spacing:0.1px;word-spacing:0.09px;}
#t1j_326{left:138px;bottom:712px;letter-spacing:0.11px;word-spacing:-0.11px;}
#t1k_326{left:456px;bottom:713px;letter-spacing:-0.14px;}
#t1l_326{left:515px;bottom:712px;letter-spacing:0.15px;}
#t1m_326{left:531px;bottom:713px;letter-spacing:-0.14px;}
#t1n_326{left:586px;bottom:712px;}
#t1o_326{left:594px;bottom:712px;letter-spacing:0.11px;}
#t1p_326{left:658px;bottom:713px;letter-spacing:-0.16px;}
#t1q_326{left:672px;bottom:712px;}
#t1r_326{left:676px;bottom:713px;letter-spacing:-0.12px;}
#t1s_326{left:689px;bottom:712px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t1t_326{left:138px;bottom:694px;letter-spacing:0.1px;}
#t1u_326{left:138px;bottom:668px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1v_326{left:138px;bottom:634px;letter-spacing:0.11px;}
#t1w_326{left:138px;bottom:608px;letter-spacing:0.11px;word-spacing:0.43px;}
#t1x_326{left:326px;bottom:608px;letter-spacing:0.17px;}
#t1y_326{left:421px;bottom:608px;letter-spacing:0.11px;word-spacing:0.42px;}
#t1z_326{left:789px;bottom:608px;letter-spacing:0.12px;}
#t20_326{left:805px;bottom:608px;letter-spacing:0.11px;}
#t21_326{left:832px;bottom:608px;letter-spacing:0.11px;}
#t22_326{left:849px;bottom:608px;}
#t23_326{left:138px;bottom:590px;letter-spacing:0.08px;word-spacing:-0.11px;}
#t24_326{left:138px;bottom:572px;letter-spacing:0.11px;}
#t25_326{left:138px;bottom:546px;letter-spacing:0.11px;word-spacing:0.66px;}
#t26_326{left:138px;bottom:527px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t27_326{left:138px;bottom:501px;letter-spacing:0.1px;word-spacing:0.39px;}
#t28_326{left:138px;bottom:483px;letter-spacing:0.11px;word-spacing:2.68px;}
#t29_326{left:138px;bottom:465px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t2a_326{left:773px;bottom:465px;letter-spacing:0.15px;}
#t2b_326{left:841px;bottom:465px;letter-spacing:0.09px;}
#t2c_326{left:138px;bottom:446px;letter-spacing:0.1px;}
#t2d_326{left:188px;bottom:446px;letter-spacing:0.17px;}
#t2e_326{left:289px;bottom:446px;letter-spacing:0.11px;word-spacing:1.03px;}
#t2f_326{left:138px;bottom:429px;letter-spacing:-0.14px;}
#t2g_326{left:196px;bottom:428px;letter-spacing:0.09px;}
#t2h_326{left:222px;bottom:429px;letter-spacing:-0.14px;}
#t2i_326{left:277px;bottom:428px;}
#t2j_326{left:137px;bottom:394px;letter-spacing:0.13px;}
#t2k_326{left:165px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t2l_326{left:247px;bottom:368px;letter-spacing:-0.05px;}
#t2m_326{left:275px;bottom:370px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2n_326{left:165px;bottom:353px;letter-spacing:-0.15px;}
#t2o_326{left:206px;bottom:353px;}
#t2p_326{left:227px;bottom:353px;letter-spacing:-0.17px;}
#t2q_326{left:165px;bottom:337px;letter-spacing:-0.11px;}
#t2r_326{left:198px;bottom:337px;}
#t2s_326{left:218px;bottom:337px;letter-spacing:-0.1px;}
#t2t_326{left:165px;bottom:320px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t2u_326{left:192px;bottom:303px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2v_326{left:220px;bottom:286px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t2w_326{left:247px;bottom:269px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t2x_326{left:338px;bottom:267px;letter-spacing:-0.05px;}
#t2y_326{left:366px;bottom:269px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2z_326{left:506px;bottom:267px;}
#t30_326{left:541px;bottom:269px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t31_326{left:275px;bottom:252px;letter-spacing:-0.16px;}
#t32_326{left:390px;bottom:250px;}
#t33_326{left:438px;bottom:252px;}
#t34_326{left:459px;bottom:252px;letter-spacing:-0.18px;}
#t35_326{left:492px;bottom:250px;}
#t36_326{left:275px;bottom:236px;letter-spacing:-0.16px;}
#t37_326{left:390px;bottom:233px;}
#t38_326{left:431px;bottom:236px;}
#t39_326{left:452px;bottom:236px;letter-spacing:-0.18px;}
#t3a_326{left:485px;bottom:233px;}
#t3b_326{left:526px;bottom:236px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3c_326{left:275px;bottom:219px;letter-spacing:-0.16px;}
#t3d_326{left:390px;bottom:217px;}
#t3e_326{left:431px;bottom:219px;}
#t3f_326{left:452px;bottom:219px;}
#t3g_326{left:460px;bottom:226px;}
#t3h_326{left:220px;bottom:202px;letter-spacing:-0.18px;}
#t3i_326{left:248px;bottom:185px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t3j_326{left:379px;bottom:183px;letter-spacing:-0.01px;}
#t3k_326{left:434px;bottom:185px;}
#t3l_326{left:454px;bottom:185px;letter-spacing:-0.15px;}
#t3m_326{left:487px;bottom:183px;letter-spacing:-0.02px;}
#t3n_326{left:220px;bottom:168px;letter-spacing:-0.17px;}
#t3o_326{left:165px;bottom:152px;letter-spacing:-0.18px;}
#t3p_326{left:193px;bottom:135px;letter-spacing:-0.15px;word-spacing:-0.08px;}
#t3q_326{left:407px;bottom:135px;}
#t3r_326{left:422px;bottom:135px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t3s_326{left:121px;bottom:1061px;letter-spacing:-0.16px;}
#t3t_326{left:231px;bottom:1061px;letter-spacing:-0.16px;}
#t3u_326{left:253px;bottom:1061px;letter-spacing:-0.16px;}
#t3v_326{left:341px;bottom:1061px;letter-spacing:-0.16px;}
#t3w_326{left:363px;bottom:1061px;letter-spacing:-0.16px;}
#t3x_326{left:451px;bottom:1061px;letter-spacing:-0.16px;}
#t3y_326{left:473px;bottom:1061px;letter-spacing:-0.16px;}
#t3z_326{left:495px;bottom:1061px;letter-spacing:-0.16px;}
#t40_326{left:516px;bottom:1061px;letter-spacing:-0.16px;}
#t41_326{left:561px;bottom:1061px;letter-spacing:-0.98px;}
#t42_326{left:582px;bottom:1061px;letter-spacing:-0.16px;}
#t43_326{left:674px;bottom:1061px;}
#t44_326{left:696px;bottom:1061px;}
#t45_326{left:806px;bottom:1061px;}
#t46_326{left:152px;bottom:1033px;letter-spacing:-0.16px;}
#t47_326{left:161px;bottom:1016px;letter-spacing:-0.13px;}
#t48_326{left:298px;bottom:1024px;letter-spacing:-0.07px;}
#t49_326{left:408px;bottom:1024px;letter-spacing:-0.09px;}
#t4a_326{left:483px;bottom:1024px;letter-spacing:-0.12px;}
#t4b_326{left:537px;bottom:1024px;letter-spacing:-0.09px;}
#t4c_326{left:609px;bottom:1033px;letter-spacing:-0.18px;}
#t4d_326{left:616px;bottom:1017px;letter-spacing:-0.26px;}
#t4e_326{left:725px;bottom:1033px;letter-spacing:-0.16px;}
#t4f_326{left:733px;bottom:1016px;letter-spacing:-0.23px;}
#t4g_326{left:178px;bottom:996px;}
#t4h_326{left:300px;bottom:996px;}
#t4i_326{left:410px;bottom:996px;}
#t4j_326{left:487px;bottom:996px;}
#t4k_326{left:542px;bottom:996px;}
#t4l_326{left:630px;bottom:995px;}
#t4m_326{left:751px;bottom:996px;}

.s1_326{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_326{font-size:3px;font-family:Arial-Bold_sgd;color:#7F7F7F;}
.s3_326{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_326{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_326{font-size:14px;font-family:Courier_rz;color:#000;}
.s6_326{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_326{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s8_326{font-size:14px;font-family:Wingdings3_se;color:#000;}
.s9_326{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sa_326{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.sb_326{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#000;}
.sc_326{font-size:15px;font-family:Courier-Oblique_s6;color:#000;}
.sd_326{font-size:11px;font-family:Courier_rz;color:#000;}
.se_326{font-size:14px;font-family:TimesNewRomanPSMT_s3;color:#000;}
.sf_326{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sg_326{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.t.v0_326{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts326" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier-Oblique_s6;
	src: url("fonts/Courier-Oblique_s6.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_s3;
	src: url("fonts/TimesNewRomanPSMT_s3.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_se;
	src: url("fonts/Wingdings3_se.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg326Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg326" style="-webkit-user-select: none;"><object width="935" height="1210" data="326/326.svg" type="image/svg+xml" id="pdf326" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_326" class="t s1_326">MTHC0 </span><span id="t2_326" class="t v0_326 s2_326">I</span><span id="t3_326" class="t s1_326">Move to High Coprocessor 0 </span>
<span id="t4_326" class="t s3_326">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_326" class="t s3_326">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t6_326" class="t s3_326">326 </span>
<span id="t7_326" class="t s4_326">Format: </span><span id="t8_326" class="t s5_326">MTHC0 rt, rs </span><span id="t9_326" class="t s6_326">microMIPS Release 5 </span>
<span id="ta_326" class="t s5_326">MTHC0 rt, rs, sel </span><span id="tb_326" class="t s6_326">microMIPS Release 5 </span>
<span id="tc_326" class="t s4_326">Purpose: </span><span id="td_326" class="t s7_326">Move to High Coprocessor 0 </span>
<span id="te_326" class="t s7_326">To copy a word from a GPR to the upper 32 bits of a CP0 general register that has been extended by 32 bits. </span>
<span id="tf_326" class="t s4_326">Description: </span><span id="tg_326" class="t s5_326">CPR[0, rs, sel][63:32] </span><span id="th_326" class="t s8_326"> </span><span id="ti_326" class="t s5_326">GPR[rt] </span>
<span id="tj_326" class="t s7_326">The contents of general register </span><span id="tk_326" class="t s9_326">rt </span><span id="tl_326" class="t s7_326">are loaded into the Coprocessor 0 register specified by the combination of </span><span id="tm_326" class="t s9_326">rs </span><span id="tn_326" class="t s7_326">and </span>
<span id="to_326" class="t s9_326">sel</span><span id="tp_326" class="t s7_326">. Not all Coprocessor 0 registers support the </span><span id="tq_326" class="t s9_326">sel </span><span id="tr_326" class="t s7_326">field; the </span><span id="ts_326" class="t s9_326">sel </span><span id="tt_326" class="t s7_326">field must be set to zero. </span>
<span id="tu_326" class="t s7_326">When the Coprocessor 0 destination register specified is the </span><span id="tv_326" class="t sa_326">EntryLo0 </span><span id="tw_326" class="t s7_326">or </span><span id="tx_326" class="t sa_326">EntryLo1 </span><span id="ty_326" class="t s7_326">register, bits 1:0 of the GPR appear </span>
<span id="tz_326" class="t s7_326">at bits 31:30 of </span><span id="t10_326" class="t sa_326">EntryLo0 </span><span id="t11_326" class="t s7_326">or </span><span id="t12_326" class="t sa_326">EntryLo1</span><span id="t13_326" class="t s7_326">. This is to compensate for </span><span id="t14_326" class="t sa_326">RI </span><span id="t15_326" class="t s7_326">and </span><span id="t16_326" class="t sa_326">XI</span><span id="t17_326" class="t s7_326">, which were shifted to bits 63:62 by MTC0 </span>
<span id="t18_326" class="t s7_326">to </span><span id="t19_326" class="t sa_326">EntryLo0 </span><span id="t1a_326" class="t s7_326">or </span><span id="t1b_326" class="t sa_326">EntryLo1</span><span id="t1c_326" class="t sb_326">. </span><span id="t1d_326" class="t s7_326">If </span><span id="t1e_326" class="t sa_326">RI</span><span id="t1f_326" class="t s7_326">/</span><span id="t1g_326" class="t sa_326">XI </span><span id="t1h_326" class="t s7_326">are not supported, the shift must still occur, but an MFHC0 instruction returns 0s for </span>
<span id="t1i_326" class="t s7_326">these two fields. The GPR is right-shifted by two to vacate the lower two bits, and two 0s are shifted in from the left. </span>
<span id="t1j_326" class="t s7_326">The result is written to the upper 32 bits of MIPS64 </span><span id="t1k_326" class="t sa_326">EntryLo0 </span><span id="t1l_326" class="t s7_326">or </span><span id="t1m_326" class="t sa_326">EntryLo1</span><span id="t1n_326" class="t sb_326">, </span><span id="t1o_326" class="t s7_326">excluding </span><span id="t1p_326" class="t sa_326">RI</span><span id="t1q_326" class="t s7_326">/</span><span id="t1r_326" class="t sa_326">XI</span><span id="t1s_326" class="t s7_326">, which were placed in bits </span>
<span id="t1t_326" class="t s7_326">63:62, that is, the write must appear atomic, as if both MTC0 and MTHC0 occurred together. </span>
<span id="t1u_326" class="t s7_326">This feature supports MIPS32 backward compatibility of MIPS64 systems. </span>
<span id="t1v_326" class="t s4_326">Restrictions: </span>
<span id="t1w_326" class="t s7_326">Pre-Release 6: The results are </span><span id="t1x_326" class="t s4_326">UNDEFINED </span><span id="t1y_326" class="t s7_326">if Coprocessor 0 does not contain a register as specified by </span><span id="t1z_326" class="t s9_326">rs </span><span id="t20_326" class="t s7_326">and </span><span id="t21_326" class="t s9_326">sel</span><span id="t22_326" class="t s7_326">, </span>
<span id="t23_326" class="t s7_326">or if the register exists but is not extended by 32 bits, or the register is extended for XPA, but XPA is not supported or </span>
<span id="t24_326" class="t s7_326">enabled. </span>
<span id="t25_326" class="t s7_326">Release 6: A write to the high part of a register that is reserved, not implemented for the current core, or that is not </span>
<span id="t26_326" class="t s7_326">extended beyond 32 bits is ignored. </span>
<span id="t27_326" class="t s7_326">In a 64-bit processor, the MTHC0 instruction writes only the lower 32 bits of register rt into the upper 32 bits of the </span>
<span id="t28_326" class="t s7_326">Coprocessor register specified by rd and sel if the register is extended as defined by IsCoprocessorRegisterEx- </span>
<span id="t29_326" class="t s7_326">tended(). The registers extended by Release 5 are those required for the XPA feature. Release 6 extends </span><span id="t2a_326" class="t sc_326">WatchHi </span><span id="t2b_326" class="t s7_326">to </span>
<span id="t2c_326" class="t s7_326">support </span><span id="t2d_326" class="t sc_326">MemoryMapID</span><span id="t2e_326" class="t s7_326">. These registers are identical to the same registers in the MIPS64 Architecture, other than </span>
<span id="t2f_326" class="t sa_326">EntryLo0 </span><span id="t2g_326" class="t s7_326">and </span><span id="t2h_326" class="t sa_326">EntryLo1</span><span id="t2i_326" class="t s7_326">. </span>
<span id="t2j_326" class="t s4_326">Operation: </span>
<span id="t2k_326" class="t s5_326">if Config5 </span>
<span id="t2l_326" class="t sd_326">MVH </span>
<span id="t2m_326" class="t s5_326">= 0 then SignalException(ReservedInstruction) endif </span>
<span id="t2n_326" class="t s5_326">data </span><span id="t2o_326" class="t s8_326"> </span><span id="t2p_326" class="t s5_326">GPR[rt] </span>
<span id="t2q_326" class="t s5_326">reg </span><span id="t2r_326" class="t s8_326"> </span><span id="t2s_326" class="t s5_326">rs </span>
<span id="t2t_326" class="t s5_326">if IsCoprocessorRegisterImplemented (0, reg, sel) and </span>
<span id="t2u_326" class="t s5_326">IsCoprocessorRegisterExtended (0, reg, sel) then </span>
<span id="t2v_326" class="t s5_326">if (reg,sel = EntryLo1 or reg,sel = EntryLo0) then </span>
<span id="t2w_326" class="t s5_326">if (Config3 </span>
<span id="t2x_326" class="t sd_326">LPA </span>
<span id="t2y_326" class="t s5_326">= 1 and PageGrain </span>
<span id="t2z_326" class="t sd_326">ELPA </span>
<span id="t30_326" class="t s5_326">= 1) then // PABITS &gt; 36 </span>
<span id="t31_326" class="t s5_326">CPR[0,reg,sel] </span>
<span id="t32_326" class="t sd_326">31..30 </span>
<span id="t33_326" class="t s8_326"> </span><span id="t34_326" class="t s5_326">data </span>
<span id="t35_326" class="t sd_326">1..0 </span>
<span id="t36_326" class="t s5_326">CPR[0,reg,sel] </span>
<span id="t37_326" class="t sd_326">61:32 </span>
<span id="t38_326" class="t s8_326"> </span><span id="t39_326" class="t s5_326">data </span>
<span id="t3a_326" class="t sd_326">31..2 </span>
<span id="t3b_326" class="t s5_326">and ((1&lt;&lt;(PABITS-36))-1) </span>
<span id="t3c_326" class="t s5_326">CPR[0,reg,sel] </span>
<span id="t3d_326" class="t sd_326">63:62 </span>
<span id="t3e_326" class="t s8_326"> </span><span id="t3f_326" class="t s5_326">0 </span>
<span id="t3g_326" class="t sd_326">2 </span>
<span id="t3h_326" class="t s5_326">else </span>
<span id="t3i_326" class="t s5_326">CPR[0, reg, sel] </span>
<span id="t3j_326" class="t sd_326">[63:32] </span>
<span id="t3k_326" class="t s8_326"> </span><span id="t3l_326" class="t s5_326">data </span>
<span id="t3m_326" class="t sd_326">31..0 </span>
<span id="t3n_326" class="t s5_326">endif </span>
<span id="t3o_326" class="t s5_326">else </span>
<span id="t3p_326" class="t s5_326">if ArchitectureRevision() </span><span id="t3q_326" class="t se_326">≥ </span><span id="t3r_326" class="t s5_326">6 then </span>
<span id="t3s_326" class="t sf_326">31 </span><span id="t3t_326" class="t sf_326">26 </span><span id="t3u_326" class="t sf_326">25 </span><span id="t3v_326" class="t sf_326">21 </span><span id="t3w_326" class="t sf_326">20 </span><span id="t3x_326" class="t sf_326">16 </span><span id="t3y_326" class="t sf_326">15 </span><span id="t3z_326" class="t sf_326">14 </span><span id="t40_326" class="t sf_326">13 </span><span id="t41_326" class="t sf_326">11 </span><span id="t42_326" class="t sf_326">10 </span><span id="t43_326" class="t sf_326">6 </span><span id="t44_326" class="t sf_326">5 </span><span id="t45_326" class="t sf_326">0 </span>
<span id="t46_326" class="t sg_326">POOL32A </span>
<span id="t47_326" class="t sg_326">000000 </span>
<span id="t48_326" class="t sg_326">rt </span><span id="t49_326" class="t sg_326">rs </span><span id="t4a_326" class="t sg_326">00 </span><span id="t4b_326" class="t sg_326">sel </span>
<span id="t4c_326" class="t sg_326">MTHC0 </span>
<span id="t4d_326" class="t sg_326">01011 </span>
<span id="t4e_326" class="t sg_326">POOL32P </span>
<span id="t4f_326" class="t sg_326">110100 </span>
<span id="t4g_326" class="t sf_326">6 </span><span id="t4h_326" class="t sf_326">5 </span><span id="t4i_326" class="t sf_326">5 </span><span id="t4j_326" class="t sf_326">2 </span><span id="t4k_326" class="t sf_326">3 </span><span id="t4l_326" class="t sf_326">5 </span><span id="t4m_326" class="t sf_326">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
