Source Block: hdl/projects/fmcomms1/zc706/system_top.v@222:248@HdlStmProcess
    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];
    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];
    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];
  end

  always @(posedge adc_clk) begin 
    adc_data_cnt <= adc_data_cnt + 1'b1;
    case ({adc_enable_1, adc_enable_0})
      2'b10: begin
        adc_dma_wr <= adc_data_cnt[0] & adc_data_cnt[1];
        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[63:16]};
      end
      2'b01: begin
        adc_dma_wr <= adc_data_cnt[0] & adc_data_cnt[1];
        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[63:16]};
      end
      default: begin
        adc_dma_wr <= adc_data_cnt[0];
        adc_dma_wdata <= {adc_data_1, adc_data_0, adc_dma_wdata[63:32]};
      end
    endcase
  end

  system_wrapper i_system_wrapper (
    .DDR_addr (DDR_addr),
    .DDR_ba (DDR_ba),
    .DDR_cas_n (DDR_cas_n),

Diff Content:
- 227   always @(posedge adc_clk) begin 
- 228     adc_data_cnt <= adc_data_cnt + 1'b1;
- 231         adc_dma_wr <= adc_data_cnt[0] & adc_data_cnt[1];
- 232         adc_dma_wdata <= {adc_data_1, adc_dma_wdata[63:16]};
- 235         adc_dma_wr <= adc_data_cnt[0] & adc_data_cnt[1];
- 236         adc_dma_wdata <= {adc_data_0, adc_dma_wdata[63:16]};
- 239         adc_dma_wr <= adc_data_cnt[0];
- 240         adc_dma_wdata <= {adc_data_1, adc_data_0, adc_dma_wdata[63:32]};
+ 228   always @(posedge adc_clk) begin
+ 228     adc_data_cnt <= ~adc_data_cnt ;
+ 232         adc_dma_wr <= adc_data_cnt;
+ 232         adc_dma_wdata <= {adc_data_1, adc_dma_wdata[31:16]};
+ 236         adc_dma_wr <= adc_data_cnt;
+ 236         adc_dma_wdata <= {adc_data_0, adc_dma_wdata[31:16]};
+ 240         adc_dma_wr <= 1'b1;
+ 240         adc_dma_wdata <= {adc_data_1, adc_data_0};

Clone Blocks:
