#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 30 09:11:49 2021
# Process ID: 17544
# Current directory: D:/VIVADO/decoderTest/decoderTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12352 D:\VIVADO\decoderTest\decoderTest\decoderTest.xpr
# Log file: D:/VIVADO/decoderTest/decoderTest/vivado.log
# Journal file: D:/VIVADO/decoderTest/decoderTest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VIVADO/decoderTest/decoderTest/decoderTest.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 798.840 ; gain = 170.105
update_compile_order -fileset sources_1
open_bd_design {D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_s00_axi_aclk_100M
Adding cell -- xilinx.com:user:Instructions:1.0 - Instructions_0
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:user:decoder:1.0 - decoder_0
Successfully read diagram <decoderTest> from BD file <D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd>
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml' ignored by IP packager.
set_property core_revision 85 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 84 to revision 85
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1227.918 ; gain = 205.680
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 09:58:28 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/dadd/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/dadd/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.672 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 30 09:59:31 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1239.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1254.793 ; gain = 15.121
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 86 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 85 to revision 86
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1413.996 ; gain = 104.668
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 10:21:44 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/72a0/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/72a0/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.883 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1430.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1439.148 ; gain = 8.266
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeFlag}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RVALID}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1852.289 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP decoderTest_decoder_0_0, cache-ID = ba4da0d01fc0528b; cache size = 20.780 MB.
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/72a0/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/72a0/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1852.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1852.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1852.289 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeFlag}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RVALID}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WVALID}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml' ignored by IP packager.
set_property core_revision 87 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 86 to revision 87
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1861.270 ; gain = 8.980
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 10:55:41 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/641d/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/641d/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1872.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1872.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1874.270 ; gain = 2.086
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/axi_wvalid}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RVALID}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RRESP}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARVALID}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinishPulseF}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 88 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 87 to revision 88
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2005.461 ; gain = 93.641
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 11:05:46 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/7710/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/7710/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2015.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2015.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2017.500 ; gain = 2.074
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RVALID}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 89 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 88 to revision 89
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2134.559 ; gain = 95.785
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 11:14:54 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/d779/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/d779/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2179.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2179.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2181.070 ; gain = 1.980
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.777 ; gain = 91.543
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP decoderTest_decoder_0_0, cache-ID = 31d19b2a5bb07d2a; cache size = 21.441 MB.
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/d779/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/d779/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2338.820 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2338.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2346.137 ; gain = 7.316
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinishPulse}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RVALID}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 90 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 89 to revision 90
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2470.188 ; gain = 79.387
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 11:33:00 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/244e/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/244e/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2478.723 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2478.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2483.793 ; gain = 5.070
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 91 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 90 to revision 91
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2594.117 ; gain = 89.129
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 11:49:27 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/45f2/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/45f2/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2599.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2604.828 ; gain = 5.168
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2725.594 ; gain = 114.633
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP decoderTest_decoder_0_0, cache-ID = a8dfb13a7e30e958; cache size = 21.879 MB.
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/45f2/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/45f2/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2760.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2764.730 ; gain = 4.047
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeFlag}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/axi_wvalid}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/start_single_write}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2847.914 ; gain = 81.039
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 13:11:03 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1

launch_runs synth_1 -jobs 12
[Fri Jul 30 13:11:23 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
[Fri Jul 30 13:11:23 2021] Launched synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/45f2/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/45f2/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2870.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2873.902 ; gain = 3.145
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/start_single_write}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/mst_exec_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 92 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 91 to revision 92
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2981.496 ; gain = 104.043
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 13:19:07 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/9188/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/9188/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2989.422 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2989.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2993.598 ; gain = 4.176
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/mst_exec_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 93 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 92 to revision 93
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3109.531 ; gain = 92.699
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 13:26:51 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/cff5/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/cff5/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3117.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3117.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 3121.039 ; gain = 3.430
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/mst_exec_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/reads_done}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 94 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 93 to revision 94
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3246.574 ; gain = 89.758
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 13:40:03 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/b538/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/b538/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3253.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3253.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 3259.133 ; gain = 5.379
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/mst_exec_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3369.812 ; gain = 87.734
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP decoderTest_decoder_0_0, cache-ID = 3cbdc831fe67b63c; cache size = 22.532 MB.
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Jul 30 13:47:30 2021] Launched synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/b538/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/b538/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3375.195 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3375.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3381.656 ; gain = 6.461
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/selection}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/mst_exec_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/axi_wvalid}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeFlag}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinishPulse}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/resetFinish}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 95 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 94 to revision 95
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3656.074 ; gain = 110.289
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 14:06:15 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/3d1b/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/3d1b/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3671.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3671.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3675.113 ; gain = 3.824
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 3779.699 ; gain = 97.520
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP decoderTest_decoder_0_0, cache-ID = ac805a66714872bd; cache size = 22.750 MB.
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/3d1b/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/3d1b/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3801.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3801.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 3806.652 ; gain = 5.195
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3905.324 ; gain = 96.504
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 14:20:56 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/3d1b/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/3d1b/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3921.617 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3921.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 3923.754 ; gain = 2.137
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 4031.402 ; gain = 106.145
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP decoderTest_decoder_0_0, cache-ID = ac805a66714872bd; cache size = 22.751 MB.
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/3d1b/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/3d1b/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4035.465 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 4035.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 4040.594 ; gain = 5.129
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 2000 ns
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinishPulse}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml' ignored by IP packager.
set_property core_revision 96 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 95 to revision 96
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 4158.051 ; gain = 101.750
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 14:51:21 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/2a62/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/2a62/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4165.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 4165.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 4168.043 ; gain = 2.617
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 2000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeFlag}} 
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag}} 
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 2000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 4391.328 ; gain = 115.871
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP decoderTest_decoder_0_0, cache-ID = 803b9545ddad66c7; cache size = 22.990 MB.
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/2a62/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/2a62/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4421.703 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 4421.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4428.117 ; gain = 6.414
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/axi_awaddr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/axi_arvalid}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RVALID}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARVALID}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinish}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinishPulse}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinishPulseF}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinishPulseFF}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 4521.418 ; gain = 83.770
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 15:12:54 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/2a62/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
ERROR: [VRFC 10-2989] 'f' is not declared [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/2a62/hdl/decoder_v1_0_M00_AXI.vhd:288]
ERROR: [VRFC 10-3782] unit 'implementation' ignored due to previous errors [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/2a62/hdl/decoder_v1_0_M00_AXI.vhd:101]
INFO: [VRFC 10-3070] VHDL file 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/2a62/hdl/decoder_v1_0_M00_AXI.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4528.875 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4528.875 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml' ignored by IP packager.
set_property core_revision 97 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 96 to revision 97
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 4754.730 ; gain = 104.484
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 15:28:32 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/c1cf/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/c1cf/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4762.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 4762.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4766.848 ; gain = 4.711
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/selection}} 
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinishPulse}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/opCode}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RVALID}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinish}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 4881.223 ; gain = 109.961
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP decoderTest_decoder_0_0, cache-ID = 2eebd09d9c9a4b80; cache size = 22.975 MB.
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/c1cf/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/c1cf/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4885.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 4885.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 4900.750 ; gain = 15.492
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/writeReset}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/controlWord}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinishPulseFF}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RREADY}} 
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARREADY}} 
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/reads_done}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/axi_rready}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name decoder_v1_0_project -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.tmp/decoder_v1_0_project d:/VIVADO/decoderTest/ip_repo/decoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 98 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VIVADO/decoderTest/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-3422] Upgraded decoderTest_decoder_0_0 (decoder_v1.0 1.0) from revision 97 to revision 98
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 5340.160 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 16:36:28 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/fe3d/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/fe3d/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5340.160 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 5340.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 5340.160 ; gain = 0.000
current_wave_config {Untitled 24}
Untitled 24
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 24}
Untitled 24
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 24}
Untitled 24
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 24}
Untitled 24
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 5442.977 ; gain = 102.816
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP decoderTest_decoder_0_0, cache-ID = a9b59c8c56a9d028; cache size = 23.209 MB.
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/fe3d/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/fe3d/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5459.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 5459.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 5466.996 ; gain = 7.348
current_wave_config {Untitled 25}
Untitled 25
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 25}
Untitled 25
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
current_wave_config {Untitled 25}
Untitled 25
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 25}
Untitled 25
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 25}
Untitled 25
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/insFinish}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 25}
Untitled 25
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/rdDmaFlag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:decoder:1.0 [get_ips  decoderTest_decoder_0_0] -log ip_upgrade.log
Upgrading 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd'
INFO: [IP_Flow 19-1972] Upgraded decoderTest_decoder_0_0 from decoder_v1.0 1.0 to decoder_v1.0 1.0
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VIVADO/decoderTest/decoderTest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips decoderTest_decoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\VIVADO\decoderTest\decoderTest\decoderTest.srcs\sources_1\bd\decoderTest\decoderTest.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd
VHDL Output written to : D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_s00_axi_aclk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Instructions_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/hw_handoff/decoderTest_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/synth/decoderTest_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest.hwh
Generated Block Design Tcl file D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hw_handoff/decoderTest_bd.tcl
Generated Hardware Definition File D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 5568.258 ; gain = 101.262
catch { config_ip_cache -export [get_ips -all decoderTest_decoder_0_0] }
export_ip_user_files -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd]
launch_runs -jobs 12 decoderTest_decoder_0_0_synth_1
[Fri Jul 30 16:46:32 2021] Launched decoderTest_decoder_0_0_synth_1...
Run output will be captured here: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/decoderTest.bd] -directory D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files -ipstatic_source_dir D:/VIVADO/decoderTest/decoderTest/decoderTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/modelsim} {questa=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/questa} {riviera=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/riviera} {activehdl=D:/VIVADO/decoderTest/decoderTest/decoderTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988
INFO: [VRFC 10-311] analyzing module clk_map_imp_MV4VFC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_14XLGC6
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1BDUPC3
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1XMMS4V
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1GP7BPF
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_SUQFTL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_BMUQPS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_GQQLLM
INFO: [VRFC 10-311] analyzing module switchboards_imp_OB9G3Y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7988_m01e_0
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/fe3d/hdl/decoder_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0_M00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/fe3d/hdl/decoder_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_7988_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoderTest_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5573.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 963ee03b76304b2c9008a7e2ad1e961c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_cdma_v4_1_18 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.constantstb
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_18.axi_cdma_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0_S00_AXI [instructions_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.Instructions_v1_0 [instructions_v1_0_default]
Compiling architecture decodertest_instructions_0_0_arch of entity xil_defaultlib.decoderTest_Instructions_0_0 [decodertest_instructions_0_0_def...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture decodertest_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.decoderTest_axi_bram_ctrl_0_0 [decodertest_axi_bram_ctrl_0_0_de...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_include_...]
Compiling architecture implementation of entity axi_cdma_v4_1_18.axi_cdma [\axi_cdma(c_include_sf=0,c_dlytm...]
Compiling architecture decodertest_axi_cdma_0_0_arch of entity xil_defaultlib.decoderTest_axi_cdma_0_0 [decodertest_axi_cdma_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.decoderTest_blk_mem_gen_0_0
Compiling architecture implementation of entity xil_defaultlib.decoder_v1_0_M00_AXI [\decoder_v1_0_M00_AXI(c_m_transa...]
Compiling architecture arch_imp of entity xil_defaultlib.decoder_v1_0 [\decoder_v1_0(0,31)(0,31)(0,31)\]
Compiling architecture decodertest_decoder_0_0_arch of entity xil_defaultlib.decoderTest_decoder_0_0 [decodertest_decoder_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture decodertest_rst_s00_axi_aclk_100m_0_arch of entity xil_defaultlib.decoderTest_rst_s00_axi_aclk_100M_0 [decodertest_rst_s00_axi_aclk_100...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_7988_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_7988_psr_aclk_0_arch of entity xil_defaultlib.bd_7988_psr_aclk_0 [bd_7988_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_MV4VFC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1BDUPC3
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00arn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00rn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1XMMS4V
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m00s2a_0
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_ENABLE...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_7988_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1GP7BPF
Compiling module xil_defaultlib.bd_7988_m01arn_0
Compiling module xil_defaultlib.bd_7988_m01awn_0
Compiling module xil_defaultlib.bd_7988_m01bn_0
Compiling module xil_defaultlib.bd_7988_m01rn_0
Compiling module xil_defaultlib.bd_7988_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_SUQFTL
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_7988_m01s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_7988_s00a2s_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_splitter
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_7988_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_7988_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_7988_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_BMUQPS
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_GQQLLM
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=141,...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_arinsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_aroutsw_0
Compiling module xil_defaultlib.bd_7988_awinsw_0
Compiling module xil_defaultlib.bd_7988_awoutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_binsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=7,C_...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_boutsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_sample_cycle_rati...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=1...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_arni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_awni_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_bni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_rni_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_fifo(C_FIFO_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="z...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="zy...
Compiling module xil_defaultlib.bd_7988_wni_0
Compiling module xil_defaultlib.i_nodes_imp_14XLGC6
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_rinsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=53,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_routsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=55,C...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_winsw_0
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_7988_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_OB9G3Y
Compiling module xil_defaultlib.bd_7988
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture decodertest_smartconnect_0_0_arch of entity xil_defaultlib.decoderTest_smartconnect_0_0 [decodertest_smartconnect_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.decoderTest [decodertest_default]
Compiling architecture structure of entity xil_defaultlib.decoderTest_wrapper [decodertest_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 5573.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VIVADO/decoderTest/decoderTest/decoderTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_7988.protoinst" -protoinst "protoinst_files/decoderTest.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7988.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/decoderTest.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//Instructions_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//axi_cdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//decoder_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/U0/decoderTest_i//smartconnect_0/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m00_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//m01_exit_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/m_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/tb/U0/decoderTest_i/smartconnect_0/U0//s00_entry_pipeline/s_axi" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 5578.898 ; gain = 5.223
current_wave_config {Untitled 26}
Untitled 26
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
current_wave_config {Untitled 26}
Untitled 26
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
current_wave_config {Untitled 26}
Untitled 26
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_ARADDR}} 
current_wave_config {Untitled 26}
Untitled 26
add_wave {{/tb/U0/decoderTest_i/decoder_0/U0/decoder_v1_0_M00_AXI_inst/M_AXI_RDATA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
Block Memory Generator module tb.U0.decoderTest_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 31 19:00:15 2021...
