Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 19 19:45:31 2019
| Host         : DESKTOP-2QEVIEC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 193 register/latch pins with no clock driven by root clock pin: reset_btn (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ext_uart_r/RxD_data_ready_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/LLbit_reg0/LLbit_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/epc_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/epc_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ctrl0/pause_for_store_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/div0/ready_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[9]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q (HIGH)

 There are 259 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 259 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 259 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 259 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 259 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 259 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 259 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_inst_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_inst_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_inst_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_inst_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_inst_reg[15]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb0/regs_reg[1][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[0][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[10][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[11][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[12][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[13][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[14][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[15][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[2][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[3][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[4][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[5][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[6][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[7][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[8][95]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][33]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][77]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][78]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][79]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][80]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][81]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][82]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][83]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][84]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][85]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][86]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][87]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][88]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][89]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][90]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][91]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][92]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][93]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][94]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mmu_tlb1/regs_reg[9][95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/ce_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/pc_reg0/virtual_pc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 538 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 177 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.329        0.000                      0                11245        0.091        0.000                      0                11245        7.000        0.000                       0                  3567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_11M0592             {0.000 45.211}     90.422          11.059          
clk_50M                 {0.000 10.000}     20.000          50.000          
  clk_out1_pll_example  {0.000 12.500}     25.000          40.000          
  clk_out2_pll_example  {12.500 25.000}    25.000          40.000          
  clkfbout_pll_example  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_pll_example        8.171        0.000                      0                 1785        0.222        0.000                      0                 1785       12.000        0.000                       0                   299  
  clk_out2_pll_example        6.402        0.000                      0                 6865        0.091        0.000                      0                 6865       12.000        0.000                       0                  3264  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll_example  clk_out1_pll_example        0.329        0.000                      0                 2595       12.940        0.000                      0                 2595  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        8.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.171ns  (required time - arrival time)
  Source:                 vga800x600at75/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_example rise@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.351ns  (logic 0.484ns (2.960%)  route 15.867ns (97.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 24.112 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.347    -0.568    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.189 f  vga800x600at75/addr_reg[17]/Q
                         net (fo=120, routed)        15.214    15.025    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X82Y85         LUT5 (Prop_lut5_I1_O)        0.105    15.130 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31/O
                         net (fo=1, routed)           0.653    15.783    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0
    RAMB36_X3Y15         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.365    24.112    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.338    24.450    
                         clock uncertainty           -0.108    24.341    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    23.954    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.954    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                  8.171    

Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 vga800x600at75/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_example rise@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.301ns  (logic 0.484ns (2.969%)  route 15.817ns (97.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 24.118 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.347    -0.568    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.189 f  vga800x600at75/addr_reg[17]/Q
                         net (fo=120, routed)        15.222    15.033    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X82Y85         LUT5 (Prop_lut5_I1_O)        0.105    15.138 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.595    15.733    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.371    24.118    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.338    24.456    
                         clock uncertainty           -0.108    24.347    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    23.960    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.960    
                         arrival time                         -15.733    
  -------------------------------------------------------------------
                         slack                                  8.227    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 vga800x600at75/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_example rise@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.067ns  (logic 0.484ns (3.012%)  route 15.583ns (96.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 24.122 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.347    -0.568    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.189 f  vga800x600at75/addr_reg[17]/Q
                         net (fo=120, routed)        15.216    15.027    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X82Y87         LUT5 (Prop_lut5_I1_O)        0.105    15.132 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.368    15.499    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.375    24.122    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.338    24.460    
                         clock uncertainty           -0.108    24.351    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    23.964    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.964    
                         arrival time                         -15.499    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 vga800x600at75/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_example rise@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.943ns  (logic 0.484ns (3.036%)  route 15.459ns (96.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.347    -0.568    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.189 f  vga800x600at75/addr_reg[17]/Q
                         net (fo=120, routed)        14.923    14.734    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X82Y92         LUT5 (Prop_lut5_I1_O)        0.105    14.839 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           0.537    15.375    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.379    24.126    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.338    24.464    
                         clock uncertainty           -0.108    24.355    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    23.968    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.968    
                         arrival time                         -15.375    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 vga800x600at75/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_example rise@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.354ns  (logic 0.484ns (3.152%)  route 14.870ns (96.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 24.109 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.347    -0.568    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.189 f  vga800x600at75/addr_reg[17]/Q
                         net (fo=120, routed)        14.502    14.313    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X82Y102        LUT5 (Prop_lut5_I1_O)        0.105    14.418 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           0.368    14.786    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0
    RAMB36_X3Y20         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.362    24.109    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.344    24.453    
                         clock uncertainty           -0.108    24.345    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    23.958    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.958    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                  9.172    

Slack (MET) :             9.310ns  (required time - arrival time)
  Source:                 vga800x600at75/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_example rise@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.216ns  (logic 0.484ns (3.181%)  route 14.732ns (96.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 24.109 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.347    -0.568    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.189 f  vga800x600at75/addr_reg[17]/Q
                         net (fo=120, routed)        14.364    14.175    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X82Y107        LUT5 (Prop_lut5_I1_O)        0.105    14.280 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67/O
                         net (fo=1, routed)           0.368    14.648    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67_n_0
    RAMB36_X3Y21         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.362    24.109    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.344    24.453    
                         clock uncertainty           -0.108    24.345    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    23.958    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.958    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                  9.310    

Slack (MET) :             9.377ns  (required time - arrival time)
  Source:                 vga800x600at75/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_example rise@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 0.484ns (3.183%)  route 14.723ns (96.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 24.168 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.347    -0.568    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.189 f  vga800x600at75/addr_reg[17]/Q
                         net (fo=120, routed)        13.308    13.119    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X63Y147        LUT5 (Prop_lut5_I1_O)        0.105    13.224 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           1.416    14.640    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0
    RAMB36_X1Y35         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.421    24.168    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.344    24.512    
                         clock uncertainty           -0.108    24.404    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.017    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.017    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  9.377    

Slack (MET) :             9.505ns  (required time - arrival time)
  Source:                 vga800x600at75/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_example rise@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.021ns  (logic 0.484ns (3.222%)  route 14.537ns (96.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 24.109 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.347    -0.568    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.189 f  vga800x600at75/addr_reg[17]/Q
                         net (fo=120, routed)        13.700    13.511    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X62Y153        LUT5 (Prop_lut5_I1_O)        0.105    13.616 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           0.837    14.453    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0
    RAMB36_X3Y29         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.362    24.109    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.344    24.453    
                         clock uncertainty           -0.108    24.345    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    23.958    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.958    
                         arrival time                         -14.453    
  -------------------------------------------------------------------
                         slack                                  9.505    

Slack (MET) :             9.515ns  (required time - arrival time)
  Source:                 vga800x600at75/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_example rise@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.075ns  (logic 0.484ns (3.211%)  route 14.591ns (96.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 24.173 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.347    -0.568    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.189 r  vga800x600at75/addr_reg[17]/Q
                         net (fo=120, routed)        13.709    13.520    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.105    13.625 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.882    14.507    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0
    RAMB36_X1Y34         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.426    24.173    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y34         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.344    24.517    
                         clock uncertainty           -0.108    24.409    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.022    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.022    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                  9.515    

Slack (MET) :             9.601ns  (required time - arrival time)
  Source:                 vga800x600at75/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_example rise@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        14.923ns  (logic 0.484ns (3.243%)  route 14.439ns (96.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 24.107 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.347    -0.568    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.189 f  vga800x600at75/addr_reg[17]/Q
                         net (fo=120, routed)        14.071    13.882    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X82Y112        LUT5 (Prop_lut5_I1_O)        0.105    13.987 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50/O
                         net (fo=1, routed)           0.368    14.355    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50_n_0
    RAMB36_X3Y22         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.360    24.107    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.344    24.451    
                         clock uncertainty           -0.108    24.343    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    23.956    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.956    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  9.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga800x600at75/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.237%)  route 0.341ns (70.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.555    -0.556    vga800x600at75/clk_out1
    SLICE_X33Y121        FDRE                                         r  vga800x600at75/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  vga800x600at75/addr_reg[5]/Q
                         net (fo=119, routed)         0.341    -0.074    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y24         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.866    -0.753    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y24         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.478    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.295    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.152%)  route 0.150ns (47.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.568    -0.543    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y53         FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.229    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X71Y53         FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.840    -0.780    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y53         FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.530    
    SLICE_X71Y53         FDRE (Hold_fdre_C_D)         0.070    -0.460    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga800x600at75/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.596%)  route 0.579ns (80.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.555    -0.556    vga800x600at75/clk_out1
    SLICE_X33Y122        FDRE                                         r  vga800x600at75/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  vga800x600at75/addr_reg[11]/Q
                         net (fo=120, routed)         0.579     0.163    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y24         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.859    -0.760    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.504    -0.257    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.074    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.999%)  route 0.423ns (75.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.560    -0.551    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y111        FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/Q
                         net (fo=1, routed)           0.423     0.013    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]
    SLICE_X60Y102        FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.832    -0.788    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y102        FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
                         clock pessimism              0.504    -0.284    
    SLICE_X60Y102        FDRE (Hold_fdre_C_D)         0.059    -0.225    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.152%)  route 0.150ns (47.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.568    -0.543    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y53         FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.229    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X70Y53         FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.840    -0.780    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y53         FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism              0.237    -0.543    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.059    -0.484    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga800x600at75/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.391%)  route 0.217ns (60.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.553    -0.558    vga800x600at75/clk_out1
    SLICE_X33Y123        FDRE                                         r  vga800x600at75/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  vga800x600at75/addr_reg[15]/Q
                         net (fo=11, routed)          0.217    -0.200    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[4]
    SLICE_X28Y123        FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.821    -0.799    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X28Y123        FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X28Y123        FDRE (Hold_fdre_C_D)         0.066    -0.458    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga800x600at75/hdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.865%)  route 0.185ns (47.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.560    -0.551    vga800x600at75/clk_out1
    SLICE_X30Y116        FDRE                                         r  vga800x600at75/hdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.387 f  vga800x600at75/hdata_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.203    vga800x600at75/hdata_reg_n_7_[0]
    SLICE_X30Y116        LUT1 (Prop_lut1_I0_O)        0.043    -0.160 r  vga800x600at75/hdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    vga800x600at75/hdata[0]_i_1_n_7
    SLICE_X30Y116        FDRE                                         r  vga800x600at75/hdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.829    -0.791    vga800x600at75/clk_out1
    SLICE_X30Y116        FDRE                                         r  vga800x600at75/hdata_reg[0]/C
                         clock pessimism              0.240    -0.551    
    SLICE_X30Y116        FDRE (Hold_fdre_C_D)         0.133    -0.418    vga800x600at75/hdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.467%)  route 0.191ns (57.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.560    -0.551    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X28Y132        FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.191    -0.219    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X28Y132        FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.827    -0.792    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X28Y132        FDRE                                         r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.241    -0.551    
    SLICE_X28Y132        FDRE (Hold_fdre_C_D)         0.070    -0.481    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga800x600at75/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga800x600at75/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.553    -0.558    vga800x600at75/clk_out1
    SLICE_X33Y123        FDRE                                         r  vga800x600at75/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  vga800x600at75/addr_reg[15]/Q
                         net (fo=11, routed)          0.118    -0.299    vga800x600at75/addr[15]
    SLICE_X33Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  vga800x600at75/addr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    vga800x600at75/addr_reg[12]_i_1_n_11
    SLICE_X33Y123        FDRE                                         r  vga800x600at75/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.821    -0.799    vga800x600at75/clk_out1
    SLICE_X33Y123        FDRE                                         r  vga800x600at75/addr_reg[15]/C
                         clock pessimism              0.241    -0.558    
    SLICE_X33Y123        FDRE (Hold_fdre_C_D)         0.105    -0.453    vga800x600at75/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga800x600at75/addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga800x600at75/addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.552    -0.559    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  vga800x600at75/addr_reg[18]/Q
                         net (fo=11, routed)          0.119    -0.299    vga800x600at75/addr[18]
    SLICE_X33Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.188 r  vga800x600at75/addr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    vga800x600at75/addr_reg[16]_i_1_n_12
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.820    -0.800    vga800x600at75/clk_out1
    SLICE_X33Y124        FDRE                                         r  vga800x600at75/addr_reg[18]/C
                         clock pessimism              0.241    -0.559    
    SLICE_X33Y124        FDRE (Hold_fdre_C_D)         0.105    -0.454    vga800x600at75/addr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y23     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y23     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y2      gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y2      gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y7      gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y7      gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y11     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y11     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y25     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y25     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y132    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y57     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y57     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y71     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X65Y91     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y132    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y123    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y57     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y123    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y63     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y132    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y132    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X71Y53     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X70Y53     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y57     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y57     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X70Y53     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X70Y53     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y71     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y71     gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        6.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example rise@37.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        18.321ns  (logic 7.358ns (40.161%)  route 10.963ns (59.839%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 36.497 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 11.964 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.379    11.964    openmips0/id_ex0/clk_out2
    SLICE_X39Y88         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.379    12.343 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=64, routed)          3.089    15.431    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_7
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.105    15.536 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=65, routed)          1.507    17.043    openmips0/id_ex0/hilo_temp_i_32_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.105    17.148 r  openmips0/id_ex0/hilo_temp_i_24/O
                         net (fo=2, routed)           1.238    18.386    openmips0/ex0/opdata2_mult[7]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.244    21.630 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.632    openmips0/ex0/hilo_temp__1_n_113
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    22.903 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.761    23.664    openmips0/ex0/p_1_in[17]
    SLICE_X12Y112        LUT2 (Prop_lut2_I0_O)        0.105    23.769 r  openmips0/ex0/mem_lo[18]_i_7/O
                         net (fo=1, routed)           0.000    23.769    openmips0/ex0/mem_lo[18]_i_7_n_7
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    24.213 r  openmips0/ex0/mem_lo_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.213    openmips0/ex0/mem_lo_reg[18]_i_3_n_7
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.313 r  openmips0/ex0/mem_lo_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.313    openmips0/ex0/mem_lo_reg[22]_i_3_n_7
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    24.570 f  openmips0/ex0/mem_lo_reg[27]_i_3/O[1]
                         net (fo=4, routed)           1.365    25.935    openmips0/ex0/hilo_temp__2_0[5]
    SLICE_X51Y111        LUT1 (Prop_lut1_I0_O)        0.245    26.180 r  openmips0/ex0/mem_lo[28]_i_8/O
                         net (fo=1, routed)           0.000    26.180    openmips0/ex0/mem_lo[28]_i_8_n_7
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    26.620 r  openmips0/ex0/mem_lo_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.620    openmips0/ex0/mem_lo_reg[28]_i_3_n_7
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.820 r  openmips0/ex0/mem_lo_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.488    27.309    openmips0/ex0/mem_hi[26]_i_13_0[21]
    SLICE_X55Y113        LUT4 (Prop_lut4_I2_O)        0.253    27.562 f  openmips0/ex0/hilo_temp_o_reg[31]_i_2/O
                         net (fo=2, routed)           0.766    28.328    openmips0/id_ex0/mem_wdata_reg[31]_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.105    28.433 f  openmips0/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=1, routed)           0.474    28.907    openmips0/id_ex0/mem_wdata[31]_i_2_n_7
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.105    29.012 r  openmips0/id_ex0/mem_wdata[31]_i_1/O
                         net (fo=3, routed)           1.273    30.285    openmips0/ex_mem0/mem_wdata_reg[31]_1[31]
    SLICE_X55Y79         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.500    37.500 f  
    D18                                               0.000    37.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    37.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    38.898 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.902    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.365    33.537 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.633    35.170    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    35.247 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.250    36.497    openmips0/ex_mem0/clk_out2
    SLICE_X55Y79         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[31]/C
                         clock pessimism              0.345    36.842    
                         clock uncertainty           -0.108    36.733    
    SLICE_X55Y79         FDRE (Setup_fdre_C_D)       -0.047    36.686    openmips0/ex_mem0/mem_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         36.686    
                         arrival time                         -30.285    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example rise@37.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        18.031ns  (logic 7.320ns (40.597%)  route 10.711ns (59.403%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 36.500 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 11.964 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.379    11.964    openmips0/id_ex0/clk_out2
    SLICE_X39Y88         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.379    12.343 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=64, routed)          3.089    15.431    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_7
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.105    15.536 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=65, routed)          1.507    17.043    openmips0/id_ex0/hilo_temp_i_32_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.105    17.148 r  openmips0/id_ex0/hilo_temp_i_24/O
                         net (fo=2, routed)           1.238    18.386    openmips0/ex0/opdata2_mult[7]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.244    21.630 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.632    openmips0/ex0/hilo_temp__1_n_113
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    22.903 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.761    23.664    openmips0/ex0/p_1_in[17]
    SLICE_X12Y112        LUT2 (Prop_lut2_I0_O)        0.105    23.769 r  openmips0/ex0/mem_lo[18]_i_7/O
                         net (fo=1, routed)           0.000    23.769    openmips0/ex0/mem_lo[18]_i_7_n_7
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    24.213 r  openmips0/ex0/mem_lo_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.213    openmips0/ex0/mem_lo_reg[18]_i_3_n_7
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    24.470 f  openmips0/ex0/mem_lo_reg[22]_i_3/O[1]
                         net (fo=3, routed)           1.365    25.836    openmips0/ex0/hilo_temp__3[21]
    SLICE_X51Y110        LUT1 (Prop_lut1_I0_O)        0.245    26.081 r  openmips0/ex0/mem_lo[22]_i_13/O
                         net (fo=1, routed)           0.000    26.081    openmips0/ex0/mem_lo[22]_i_13_n_7
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    26.521 r  openmips0/ex0/mem_lo_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.521    openmips0/ex0/mem_lo_reg[22]_i_4_n_7
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    26.786 r  openmips0/ex0/mem_lo_reg[28]_i_3/O[1]
                         net (fo=3, routed)           0.595    27.381    openmips0/ex0/mem_hi[26]_i_13_0[16]
    SLICE_X55Y111        LUT4 (Prop_lut4_I2_O)        0.250    27.631 f  openmips0/ex0/hilo_temp_o_reg[26]_i_3/O
                         net (fo=2, routed)           0.496    28.126    openmips0/id_ex0/mem_wdata_reg[26]_0
    SLICE_X55Y106        LUT5 (Prop_lut5_I2_O)        0.105    28.231 f  openmips0/id_ex0/mem_wdata[26]_i_3/O
                         net (fo=1, routed)           0.800    29.031    openmips0/id_ex0/mem_wdata[26]_i_3_n_7
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.105    29.136 r  openmips0/id_ex0/mem_wdata[26]_i_1/O
                         net (fo=3, routed)           0.858    29.994    openmips0/ex_mem0/mem_wdata_reg[31]_1[26]
    SLICE_X59Y79         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.500    37.500 f  
    D18                                               0.000    37.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    37.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    38.898 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.902    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.365    33.537 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.633    35.170    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    35.247 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.253    36.500    openmips0/ex_mem0/clk_out2
    SLICE_X59Y79         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[26]/C
                         clock pessimism              0.345    36.845    
                         clock uncertainty           -0.108    36.736    
    SLICE_X59Y79         FDRE (Setup_fdre_C_D)       -0.047    36.689    openmips0/ex_mem0/mem_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         36.689    
                         arrival time                         -29.994    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example rise@37.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        18.041ns  (logic 6.930ns (38.412%)  route 11.111ns (61.588%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 36.498 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 11.964 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.379    11.964    openmips0/id_ex0/clk_out2
    SLICE_X39Y88         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.379    12.343 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=64, routed)          3.089    15.431    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_7
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.105    15.536 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=65, routed)          1.507    17.043    openmips0/id_ex0/hilo_temp_i_32_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.105    17.148 r  openmips0/id_ex0/hilo_temp_i_24/O
                         net (fo=2, routed)           1.238    18.386    openmips0/ex0/opdata2_mult[7]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.244    21.630 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.632    openmips0/ex0/hilo_temp__1_n_113
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    22.903 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.761    23.664    openmips0/ex0/p_1_in[17]
    SLICE_X12Y112        LUT2 (Prop_lut2_I0_O)        0.105    23.769 r  openmips0/ex0/mem_lo[18]_i_7/O
                         net (fo=1, routed)           0.000    23.769    openmips0/ex0/mem_lo[18]_i_7_n_7
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    24.249 f  openmips0/ex0/mem_lo_reg[18]_i_3/O[2]
                         net (fo=4, routed)           1.371    25.620    openmips0/ex0/hilo_temp__2_0[2]
    SLICE_X51Y109        LUT1 (Prop_lut1_I0_O)        0.244    25.864 r  openmips0/ex0/mem_lo[20]_i_6/O
                         net (fo=1, routed)           0.000    25.864    openmips0/ex0/mem_lo[20]_i_6_n_7
    SLICE_X51Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    26.394 r  openmips0/ex0/mem_lo_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.881    27.275    openmips0/ex0/mem_hi[26]_i_13_0[13]
    SLICE_X62Y109        LUT4 (Prop_lut4_I2_O)        0.257    27.532 f  openmips0/ex0/hilo_temp_o_reg[20]_i_3/O
                         net (fo=2, routed)           0.670    28.202    openmips0/id_ex0/mem_wdata_reg[20]_0
    SLICE_X60Y106        LUT5 (Prop_lut5_I2_O)        0.105    28.307 f  openmips0/id_ex0/mem_wdata[20]_i_3/O
                         net (fo=1, routed)           0.673    28.980    openmips0/id_ex0/mem_wdata[20]_i_3_n_7
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.105    29.085 r  openmips0/id_ex0/mem_wdata[20]_i_1/O
                         net (fo=3, routed)           0.920    30.005    openmips0/ex_mem0/mem_wdata_reg[31]_1[20]
    SLICE_X58Y78         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.500    37.500 f  
    D18                                               0.000    37.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    37.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    38.898 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.902    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.365    33.537 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.633    35.170    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    35.247 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.251    36.498    openmips0/ex_mem0/clk_out2
    SLICE_X58Y78         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[20]/C
                         clock pessimism              0.345    36.843    
                         clock uncertainty           -0.108    36.734    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.027    36.707    openmips0/ex_mem0/mem_wdata_reg[20]
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                         -30.005    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example rise@37.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        17.969ns  (logic 7.029ns (39.118%)  route 10.940ns (60.882%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 36.495 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 11.964 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.379    11.964    openmips0/id_ex0/clk_out2
    SLICE_X39Y88         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.379    12.343 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=64, routed)          3.089    15.431    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_7
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.105    15.536 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=65, routed)          1.507    17.043    openmips0/id_ex0/hilo_temp_i_32_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.105    17.148 r  openmips0/id_ex0/hilo_temp_i_24/O
                         net (fo=2, routed)           1.238    18.386    openmips0/ex0/opdata2_mult[7]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.244    21.630 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.632    openmips0/ex0/hilo_temp__1_n_113
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    22.903 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.761    23.664    openmips0/ex0/p_1_in[17]
    SLICE_X12Y112        LUT2 (Prop_lut2_I0_O)        0.105    23.769 r  openmips0/ex0/mem_lo[18]_i_7/O
                         net (fo=1, routed)           0.000    23.769    openmips0/ex0/mem_lo[18]_i_7_n_7
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    24.249 f  openmips0/ex0/mem_lo_reg[18]_i_3/O[2]
                         net (fo=4, routed)           1.371    25.620    openmips0/ex0/hilo_temp__2_0[2]
    SLICE_X51Y109        LUT1 (Prop_lut1_I0_O)        0.244    25.864 r  openmips0/ex0/mem_lo[20]_i_6/O
                         net (fo=1, routed)           0.000    25.864    openmips0/ex0/mem_lo[20]_i_6_n_7
    SLICE_X51Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.321 r  openmips0/ex0/mem_lo_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.321    openmips0/ex0/mem_lo_reg[20]_i_2_n_7
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    26.501 r  openmips0/ex0/mem_lo_reg[22]_i_4/O[0]
                         net (fo=2, routed)           0.606    27.107    openmips0/ex0/mulres0[21]
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.249    27.356 f  openmips0/ex0/hilo_temp_o_reg[21]_i_2/O
                         net (fo=3, routed)           0.531    27.887    openmips0/id_ex0/mem_lo_reg[21]
    SLICE_X55Y104        LUT5 (Prop_lut5_I2_O)        0.105    27.992 f  openmips0/id_ex0/mem_wdata[21]_i_3/O
                         net (fo=1, routed)           0.799    28.791    openmips0/id_ex0/mem_wdata[21]_i_3_n_7
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.105    28.896 r  openmips0/id_ex0/mem_wdata[21]_i_1/O
                         net (fo=3, routed)           1.036    29.932    openmips0/ex_mem0/mem_wdata_reg[31]_1[21]
    SLICE_X52Y78         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.500    37.500 f  
    D18                                               0.000    37.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    37.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    38.898 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.902    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.365    33.537 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.633    35.170    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    35.247 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.248    36.495    openmips0/ex_mem0/clk_out2
    SLICE_X52Y78         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[21]/C
                         clock pessimism              0.345    36.840    
                         clock uncertainty           -0.108    36.731    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)       -0.047    36.684    openmips0/ex_mem0/mem_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                         36.684    
                         arrival time                         -29.932    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example rise@37.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        17.959ns  (logic 7.334ns (40.838%)  route 10.625ns (59.162%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 36.498 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 11.964 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.379    11.964    openmips0/id_ex0/clk_out2
    SLICE_X39Y88         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.379    12.343 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=64, routed)          3.089    15.431    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_7
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.105    15.536 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=65, routed)          1.507    17.043    openmips0/id_ex0/hilo_temp_i_32_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.105    17.148 r  openmips0/id_ex0/hilo_temp_i_24/O
                         net (fo=2, routed)           1.238    18.386    openmips0/ex0/opdata2_mult[7]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.244    21.630 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.632    openmips0/ex0/hilo_temp__1_n_113
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    22.903 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.761    23.664    openmips0/ex0/p_1_in[17]
    SLICE_X12Y112        LUT2 (Prop_lut2_I0_O)        0.105    23.769 r  openmips0/ex0/mem_lo[18]_i_7/O
                         net (fo=1, routed)           0.000    23.769    openmips0/ex0/mem_lo[18]_i_7_n_7
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    24.213 r  openmips0/ex0/mem_lo_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.213    openmips0/ex0/mem_lo_reg[18]_i_3_n_7
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.313 r  openmips0/ex0/mem_lo_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.313    openmips0/ex0/mem_lo_reg[22]_i_3_n_7
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    24.570 f  openmips0/ex0/mem_lo_reg[27]_i_3/O[1]
                         net (fo=4, routed)           1.365    25.935    openmips0/ex0/hilo_temp__2_0[5]
    SLICE_X51Y111        LUT1 (Prop_lut1_I0_O)        0.245    26.180 r  openmips0/ex0/mem_lo[28]_i_8/O
                         net (fo=1, routed)           0.000    26.180    openmips0/ex0/mem_lo[28]_i_8_n_7
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    26.620 r  openmips0/ex0/mem_lo_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.620    openmips0/ex0/mem_lo_reg[28]_i_3_n_7
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    26.800 r  openmips0/ex0/mem_lo_reg[31]_i_3/O[0]
                         net (fo=3, routed)           0.584    27.384    openmips0/ex0/mem_hi[26]_i_13_0[19]
    SLICE_X54Y112        LUT4 (Prop_lut4_I2_O)        0.249    27.633 f  openmips0/ex0/hilo_temp_o_reg[29]_i_2/O
                         net (fo=2, routed)           0.651    28.284    openmips0/id_ex0/mem_wdata_reg[29]_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I4_O)        0.105    28.389 f  openmips0/id_ex0/mem_wdata[29]_i_2/O
                         net (fo=1, routed)           0.361    28.750    openmips0/id_ex0/mem_wdata[29]_i_2_n_7
    SLICE_X54Y103        LUT6 (Prop_lut6_I0_O)        0.105    28.855 r  openmips0/id_ex0/mem_wdata[29]_i_1/O
                         net (fo=3, routed)           1.067    29.922    openmips0/ex_mem0/mem_wdata_reg[31]_1[29]
    SLICE_X52Y80         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.500    37.500 f  
    D18                                               0.000    37.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    37.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    38.898 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.902    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.365    33.537 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.633    35.170    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    35.247 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.251    36.498    openmips0/ex_mem0/clk_out2
    SLICE_X52Y80         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[29]/C
                         clock pessimism              0.345    36.843    
                         clock uncertainty           -0.108    36.734    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.059    36.675    openmips0/ex_mem0/mem_wdata_reg[29]
  -------------------------------------------------------------------
                         required time                         36.675    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example rise@37.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        17.886ns  (logic 7.420ns (41.485%)  route 10.466ns (58.515%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 36.500 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 11.964 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.379    11.964    openmips0/id_ex0/clk_out2
    SLICE_X39Y88         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.379    12.343 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=64, routed)          3.089    15.431    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_7
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.105    15.536 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=65, routed)          1.507    17.043    openmips0/id_ex0/hilo_temp_i_32_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.105    17.148 r  openmips0/id_ex0/hilo_temp_i_24/O
                         net (fo=2, routed)           1.238    18.386    openmips0/ex0/opdata2_mult[7]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.244    21.630 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.632    openmips0/ex0/hilo_temp__1_n_113
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    22.903 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.761    23.664    openmips0/ex0/p_1_in[17]
    SLICE_X12Y112        LUT2 (Prop_lut2_I0_O)        0.105    23.769 r  openmips0/ex0/mem_lo[18]_i_7/O
                         net (fo=1, routed)           0.000    23.769    openmips0/ex0/mem_lo[18]_i_7_n_7
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    24.213 r  openmips0/ex0/mem_lo_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.213    openmips0/ex0/mem_lo_reg[18]_i_3_n_7
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.313 r  openmips0/ex0/mem_lo_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.313    openmips0/ex0/mem_lo_reg[22]_i_3_n_7
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    24.570 f  openmips0/ex0/mem_lo_reg[27]_i_3/O[1]
                         net (fo=4, routed)           1.365    25.935    openmips0/ex0/hilo_temp__2_0[5]
    SLICE_X51Y111        LUT1 (Prop_lut1_I0_O)        0.245    26.180 r  openmips0/ex0/mem_lo[28]_i_8/O
                         net (fo=1, routed)           0.000    26.180    openmips0/ex0/mem_lo[28]_i_8_n_7
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    26.620 r  openmips0/ex0/mem_lo_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.620    openmips0/ex0/mem_lo_reg[28]_i_3_n_7
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    26.885 r  openmips0/ex0/mem_lo_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.379    27.265    openmips0/ex0/mem_hi[26]_i_13_0[20]
    SLICE_X54Y112        LUT4 (Prop_lut4_I2_O)        0.250    27.515 f  openmips0/ex0/hilo_temp_o_reg[30]_i_2/O
                         net (fo=2, routed)           0.499    28.013    openmips0/id_ex0/mem_wdata_reg[30]_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I4_O)        0.105    28.118 f  openmips0/id_ex0/mem_wdata[30]_i_2/O
                         net (fo=1, routed)           0.360    28.478    openmips0/id_ex0/mem_wdata[30]_i_2_n_7
    SLICE_X61Y107        LUT6 (Prop_lut6_I0_O)        0.105    28.583 r  openmips0/id_ex0/mem_wdata[30]_i_1/O
                         net (fo=3, routed)           1.267    29.850    openmips0/ex_mem0/mem_wdata_reg[31]_1[30]
    SLICE_X59Y79         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.500    37.500 f  
    D18                                               0.000    37.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    37.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    38.898 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.902    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.365    33.537 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.633    35.170    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    35.247 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.253    36.500    openmips0/ex_mem0/clk_out2
    SLICE_X59Y79         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[30]/C
                         clock pessimism              0.345    36.845    
                         clock uncertainty           -0.108    36.736    
    SLICE_X59Y79         FDRE (Setup_fdre_C_D)       -0.059    36.677    openmips0/ex_mem0/mem_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                         -29.850    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example rise@37.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        17.901ns  (logic 7.234ns (40.412%)  route 10.667ns (59.588%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 36.502 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 11.964 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.379    11.964    openmips0/id_ex0/clk_out2
    SLICE_X39Y88         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.379    12.343 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=64, routed)          3.089    15.431    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_7
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.105    15.536 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=65, routed)          1.507    17.043    openmips0/id_ex0/hilo_temp_i_32_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.105    17.148 r  openmips0/id_ex0/hilo_temp_i_24/O
                         net (fo=2, routed)           1.238    18.386    openmips0/ex0/opdata2_mult[7]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.244    21.630 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.632    openmips0/ex0/hilo_temp__1_n_113
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    22.903 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.761    23.664    openmips0/ex0/p_1_in[17]
    SLICE_X12Y112        LUT2 (Prop_lut2_I0_O)        0.105    23.769 r  openmips0/ex0/mem_lo[18]_i_7/O
                         net (fo=1, routed)           0.000    23.769    openmips0/ex0/mem_lo[18]_i_7_n_7
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    24.213 r  openmips0/ex0/mem_lo_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.213    openmips0/ex0/mem_lo_reg[18]_i_3_n_7
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    24.470 f  openmips0/ex0/mem_lo_reg[22]_i_3/O[1]
                         net (fo=3, routed)           1.365    25.836    openmips0/ex0/hilo_temp__3[21]
    SLICE_X51Y110        LUT1 (Prop_lut1_I0_O)        0.245    26.081 r  openmips0/ex0/mem_lo[22]_i_13/O
                         net (fo=1, routed)           0.000    26.081    openmips0/ex0/mem_lo[22]_i_13_n_7
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    26.521 r  openmips0/ex0/mem_lo_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.521    openmips0/ex0/mem_lo_reg[22]_i_4_n_7
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    26.701 r  openmips0/ex0/mem_lo_reg[28]_i_3/O[0]
                         net (fo=3, routed)           0.501    27.202    openmips0/ex0/mem_hi[26]_i_13_0[15]
    SLICE_X56Y111        LUT4 (Prop_lut4_I2_O)        0.249    27.451 f  openmips0/ex0/hilo_temp_o_reg[25]_i_2/O
                         net (fo=2, routed)           0.625    28.076    openmips0/id_ex0/mem_wdata_reg[25]
    SLICE_X55Y106        LUT5 (Prop_lut5_I2_O)        0.105    28.181 r  openmips0/id_ex0/mem_wdata[25]_i_2/O
                         net (fo=1, routed)           0.780    28.961    openmips0/id_ex0/mem_wdata[25]_i_2_n_7
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.105    29.066 r  openmips0/id_ex0/mem_wdata[25]_i_1/O
                         net (fo=3, routed)           0.798    29.864    openmips0/ex_mem0/mem_wdata_reg[31]_1[25]
    SLICE_X58Y81         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.500    37.500 f  
    D18                                               0.000    37.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    37.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    38.898 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.902    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.365    33.537 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.633    35.170    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    35.247 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.255    36.502    openmips0/ex_mem0/clk_out2
    SLICE_X58Y81         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[25]/C
                         clock pessimism              0.345    36.847    
                         clock uncertainty           -0.108    36.738    
    SLICE_X58Y81         FDRE (Setup_fdre_C_D)       -0.027    36.711    openmips0/ex_mem0/mem_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                         -29.864    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example rise@37.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        17.708ns  (logic 7.322ns (41.348%)  route 10.386ns (58.652%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 36.500 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 11.964 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.379    11.964    openmips0/id_ex0/clk_out2
    SLICE_X39Y88         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.379    12.343 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=64, routed)          3.089    15.431    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_7
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.105    15.536 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=65, routed)          1.507    17.043    openmips0/id_ex0/hilo_temp_i_32_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.105    17.148 r  openmips0/id_ex0/hilo_temp_i_24/O
                         net (fo=2, routed)           1.238    18.386    openmips0/ex0/opdata2_mult[7]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.244    21.630 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.632    openmips0/ex0/hilo_temp__1_n_113
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    22.903 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.761    23.664    openmips0/ex0/p_1_in[17]
    SLICE_X12Y112        LUT2 (Prop_lut2_I0_O)        0.105    23.769 r  openmips0/ex0/mem_lo[18]_i_7/O
                         net (fo=1, routed)           0.000    23.769    openmips0/ex0/mem_lo[18]_i_7_n_7
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    24.213 r  openmips0/ex0/mem_lo_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.213    openmips0/ex0/mem_lo_reg[18]_i_3_n_7
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    24.470 f  openmips0/ex0/mem_lo_reg[22]_i_3/O[1]
                         net (fo=3, routed)           1.365    25.836    openmips0/ex0/hilo_temp__3[21]
    SLICE_X51Y110        LUT1 (Prop_lut1_I0_O)        0.245    26.081 r  openmips0/ex0/mem_lo[22]_i_13/O
                         net (fo=1, routed)           0.000    26.081    openmips0/ex0/mem_lo[22]_i_13_n_7
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    26.521 r  openmips0/ex0/mem_lo_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.521    openmips0/ex0/mem_lo_reg[22]_i_4_n_7
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    26.781 r  openmips0/ex0/mem_lo_reg[28]_i_3/O[3]
                         net (fo=3, routed)           0.491    27.272    openmips0/ex0/mem_hi[26]_i_13_0[18]
    SLICE_X55Y113        LUT4 (Prop_lut4_I2_O)        0.257    27.529 f  openmips0/ex0/hilo_temp_o_reg[28]_i_2/O
                         net (fo=2, routed)           0.633    28.162    openmips0/id_ex0/mem_wdata_reg[28]_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I4_O)        0.105    28.267 f  openmips0/id_ex0/mem_wdata[28]_i_2/O
                         net (fo=1, routed)           0.343    28.610    openmips0/id_ex0/mem_wdata[28]_i_2_n_7
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.105    28.715 r  openmips0/id_ex0/mem_wdata[28]_i_1/O
                         net (fo=3, routed)           0.957    29.672    openmips0/ex_mem0/mem_wdata_reg[31]_1[28]
    SLICE_X55Y82         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.500    37.500 f  
    D18                                               0.000    37.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    37.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    38.898 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.902    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.365    33.537 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.633    35.170    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    35.247 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.253    36.500    openmips0/ex_mem0/clk_out2
    SLICE_X55Y82         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[28]/C
                         clock pessimism              0.345    36.845    
                         clock uncertainty           -0.108    36.736    
    SLICE_X55Y82         FDRE (Setup_fdre_C_D)       -0.059    36.677    openmips0/ex_mem0/mem_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                         -29.672    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example rise@37.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        17.672ns  (logic 7.258ns (41.070%)  route 10.414ns (58.931%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 36.498 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 11.964 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.379    11.964    openmips0/id_ex0/clk_out2
    SLICE_X39Y88         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.379    12.343 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=64, routed)          3.089    15.431    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_7
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.105    15.536 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=65, routed)          1.507    17.043    openmips0/id_ex0/hilo_temp_i_32_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.105    17.148 r  openmips0/id_ex0/hilo_temp_i_24/O
                         net (fo=2, routed)           1.238    18.386    openmips0/ex0/opdata2_mult[7]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.244    21.630 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.632    openmips0/ex0/hilo_temp__1_n_113
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    22.903 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.761    23.664    openmips0/ex0/p_1_in[17]
    SLICE_X12Y112        LUT2 (Prop_lut2_I0_O)        0.105    23.769 r  openmips0/ex0/mem_lo[18]_i_7/O
                         net (fo=1, routed)           0.000    23.769    openmips0/ex0/mem_lo[18]_i_7_n_7
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    24.213 r  openmips0/ex0/mem_lo_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.213    openmips0/ex0/mem_lo_reg[18]_i_3_n_7
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    24.470 f  openmips0/ex0/mem_lo_reg[22]_i_3/O[1]
                         net (fo=3, routed)           1.365    25.836    openmips0/ex0/hilo_temp__3[21]
    SLICE_X51Y110        LUT1 (Prop_lut1_I0_O)        0.245    26.081 r  openmips0/ex0/mem_lo[22]_i_13/O
                         net (fo=1, routed)           0.000    26.081    openmips0/ex0/mem_lo[22]_i_13_n_7
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    26.521 r  openmips0/ex0/mem_lo_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.521    openmips0/ex0/mem_lo_reg[22]_i_4_n_7
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    26.721 r  openmips0/ex0/mem_lo_reg[28]_i_3/O[2]
                         net (fo=3, routed)           0.382    27.103    openmips0/ex0/mem_hi[26]_i_13_0[17]
    SLICE_X54Y111        LUT4 (Prop_lut4_I2_O)        0.253    27.356 f  openmips0/ex0/hilo_temp_o_reg[27]_i_2/O
                         net (fo=2, routed)           0.529    27.885    openmips0/id_ex0/mem_wdata_reg[27]_0
    SLICE_X54Y107        LUT6 (Prop_lut6_I4_O)        0.105    27.990 f  openmips0/id_ex0/mem_wdata[27]_i_2/O
                         net (fo=1, routed)           0.361    28.351    openmips0/id_ex0/mem_wdata[27]_i_2_n_7
    SLICE_X54Y107        LUT6 (Prop_lut6_I0_O)        0.105    28.456 r  openmips0/id_ex0/mem_wdata[27]_i_1/O
                         net (fo=3, routed)           1.180    29.636    openmips0/ex_mem0/mem_wdata_reg[31]_1[27]
    SLICE_X53Y80         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.500    37.500 f  
    D18                                               0.000    37.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    37.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    38.898 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.902    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.365    33.537 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.633    35.170    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    35.247 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.251    36.498    openmips0/ex_mem0/clk_out2
    SLICE_X53Y80         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[27]/C
                         clock pessimism              0.345    36.843    
                         clock uncertainty           -0.108    36.734    
    SLICE_X53Y80         FDRE (Setup_fdre_C_D)       -0.047    36.687    openmips0/ex_mem0/mem_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                         -29.636    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example rise@37.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        17.627ns  (logic 7.036ns (39.915%)  route 10.591ns (60.085%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 36.500 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 11.964 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.379    11.964    openmips0/id_ex0/clk_out2
    SLICE_X39Y88         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.379    12.343 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=64, routed)          3.089    15.431    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_7
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.105    15.536 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=65, routed)          1.507    17.043    openmips0/id_ex0/hilo_temp_i_32_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.105    17.148 r  openmips0/id_ex0/hilo_temp_i_24/O
                         net (fo=2, routed)           1.238    18.386    openmips0/ex0/opdata2_mult[7]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.244    21.630 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.632    openmips0/ex0/hilo_temp__1_n_113
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    22.903 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.761    23.664    openmips0/ex0/p_1_in[17]
    SLICE_X12Y112        LUT2 (Prop_lut2_I0_O)        0.105    23.769 r  openmips0/ex0/mem_lo[18]_i_7/O
                         net (fo=1, routed)           0.000    23.769    openmips0/ex0/mem_lo[18]_i_7_n_7
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    24.249 f  openmips0/ex0/mem_lo_reg[18]_i_3/O[2]
                         net (fo=4, routed)           1.371    25.620    openmips0/ex0/hilo_temp__2_0[2]
    SLICE_X51Y109        LUT1 (Prop_lut1_I0_O)        0.244    25.864 r  openmips0/ex0/mem_lo[20]_i_6/O
                         net (fo=1, routed)           0.000    25.864    openmips0/ex0/mem_lo[20]_i_6_n_7
    SLICE_X51Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    26.345 r  openmips0/ex0/mem_lo_reg[20]_i_2/O[2]
                         net (fo=3, routed)           0.575    26.920    openmips0/ex0/mulres0[19]
    SLICE_X54Y109        LUT4 (Prop_lut4_I2_O)        0.253    27.173 f  openmips0/ex0/hilo_temp_o_reg[19]_i_2/O
                         net (fo=2, routed)           0.513    27.686    openmips0/id_ex0/mem_wdata_reg[19]
    SLICE_X59Y105        LUT5 (Prop_lut5_I2_O)        0.264    27.950 r  openmips0/id_ex0/mem_wdata[19]_i_2/O
                         net (fo=1, routed)           0.788    28.738    openmips0/id_ex0/mem_wdata[19]_i_2_n_7
    SLICE_X59Y93         LUT6 (Prop_lut6_I4_O)        0.105    28.843 r  openmips0/id_ex0/mem_wdata[19]_i_1/O
                         net (fo=3, routed)           0.748    29.591    openmips0/ex_mem0/mem_wdata_reg[31]_1[19]
    SLICE_X56Y80         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.500    37.500 f  
    D18                                               0.000    37.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    37.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    38.898 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.902    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.365    33.537 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.633    35.170    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    35.247 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.253    36.500    openmips0/ex_mem0/clk_out2
    SLICE_X56Y80         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[19]/C
                         clock pessimism              0.345    36.845    
                         clock uncertainty           -0.108    36.736    
    SLICE_X56Y80         FDRE (Setup_fdre_C_D)       -0.012    36.724    openmips0/ex_mem0/mem_wdata_reg[19]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                         -29.591    
  -------------------------------------------------------------------
                         slack                                  7.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 openmips0/div0/dividend_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/div0/result_o_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@12.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.505%)  route 0.262ns (58.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 11.704 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 11.943 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.554    11.943    openmips0/div0/clk_out2
    SLICE_X52Y115        FDRE                                         r  openmips0/div0/dividend_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.141    12.084 r  openmips0/div0/dividend_reg[61]/Q
                         net (fo=5, routed)           0.262    12.346    openmips0/div0/p_1_in[29]
    SLICE_X49Y116        LUT4 (Prop_lut4_I1_O)        0.045    12.391 r  openmips0/div0/result_o[60]_i_1/O
                         net (fo=1, routed)           0.000    12.391    openmips0/div0/result_o0_in[60]
    SLICE_X49Y116        FDRE                                         r  openmips0/div0/result_o_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 f  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    12.989 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.470    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.334    10.136 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.716    10.851    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.880 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.824    11.704    openmips0/div0/clk_out2
    SLICE_X49Y116        FDRE                                         r  openmips0/div0/result_o_reg[60]/C
                         clock pessimism              0.504    12.208    
    SLICE_X49Y116        FDRE (Hold_fdre_C_D)         0.092    12.300    openmips0/div0/result_o_reg[60]
  -------------------------------------------------------------------
                         required time                        -12.300    
                         arrival time                          12.391    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 openmips0/cp0_reg0/entrylo1_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/mmu_tlb1/regs_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@12.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.993%)  route 0.249ns (66.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 11.715 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.571    11.960    openmips0/cp0_reg0/clk_out2
    SLICE_X35Y97         FDRE                                         r  openmips0/cp0_reg0/entrylo1_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.128    12.088 r  openmips0/cp0_reg0/entrylo1_o_reg[6]/Q
                         net (fo=17, routed)          0.249    12.336    openmips0/mmu_tlb1/D[1]
    SLICE_X37Y105        FDRE                                         r  openmips0/mmu_tlb1/regs_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 f  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    12.989 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.470    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.334    10.136 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.716    10.851    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.880 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.835    11.715    openmips0/mmu_tlb1/clk_out2
    SLICE_X37Y105        FDRE                                         r  openmips0/mmu_tlb1/regs_reg[11][6]/C
                         clock pessimism              0.509    12.224    
    SLICE_X37Y105        FDRE (Hold_fdre_C_D)         0.017    12.241    openmips0/mmu_tlb1/regs_reg[11][6]
  -------------------------------------------------------------------
                         required time                        -12.241    
                         arrival time                          12.336    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_lo_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/mem_wb0/wb_lo_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@12.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        0.470ns  (logic 0.190ns (40.463%)  route 0.280ns (59.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 11.710 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 11.947 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.558    11.947    openmips0/ex_mem0/clk_out2
    SLICE_X52Y105        FDRE                                         r  openmips0/ex_mem0/mem_lo_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.141    12.088 r  openmips0/ex_mem0/mem_lo_reg[21]/Q
                         net (fo=2, routed)           0.280    12.367    openmips0/ex_mem0/mem_lo_i[21]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.049    12.416 r  openmips0/ex_mem0/wb_lo[21]_i_1/O
                         net (fo=1, routed)           0.000    12.416    openmips0/mem_wb0/mem_lo_o[21]
    SLICE_X47Y107        FDRE                                         r  openmips0/mem_wb0/wb_lo_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 f  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    12.989 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.470    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.334    10.136 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.716    10.851    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.880 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.830    11.710    openmips0/mem_wb0/clk_out2
    SLICE_X47Y107        FDRE                                         r  openmips0/mem_wb0/wb_lo_reg[21]/C
                         clock pessimism              0.504    12.214    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.107    12.321    openmips0/mem_wb0/wb_lo_reg[21]
  -------------------------------------------------------------------
                         required time                        -12.321    
                         arrival time                          12.416    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 openmips0/div0/dividend_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/div0/result_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@12.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        0.471ns  (logic 0.210ns (44.584%)  route 0.261ns (55.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 11.707 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 11.947 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.558    11.947    openmips0/div0/clk_out2
    SLICE_X50Y108        FDRE                                         r  openmips0/div0/dividend_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.164    12.111 r  openmips0/div0/dividend_reg[36]/Q
                         net (fo=5, routed)           0.261    12.372    openmips0/div0/p_1_in[4]
    SLICE_X55Y109        LUT4 (Prop_lut4_I1_O)        0.046    12.418 r  openmips0/div0/result_o[35]_i_1/O
                         net (fo=1, routed)           0.000    12.418    openmips0/div0/result_o0_in[35]
    SLICE_X55Y109        FDRE                                         r  openmips0/div0/result_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 f  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    12.989 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.470    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.334    10.136 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.716    10.851    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.880 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.826    11.707    openmips0/div0/clk_out2
    SLICE_X55Y109        FDRE                                         r  openmips0/div0/result_o_reg[35]/C
                         clock pessimism              0.504    12.211    
    SLICE_X55Y109        FDRE (Hold_fdre_C_D)         0.107    12.318    openmips0/div0/result_o_reg[35]
  -------------------------------------------------------------------
                         required time                        -12.318    
                         arrival time                          12.418    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 openmips0/cp0_reg0/entryhi_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/mmu_tlb1/regs_reg[0][82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@12.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.376%)  route 0.275ns (62.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 11.719 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 11.954 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.565    11.954    openmips0/cp0_reg0/clk_out2
    SLICE_X30Y104        FDRE                                         r  openmips0/cp0_reg0/entryhi_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    12.118 r  openmips0/cp0_reg0/entryhi_o_reg[18]/Q
                         net (fo=17, routed)          0.275    12.393    openmips0/mmu_tlb1/D[31]
    SLICE_X42Y98         FDRE                                         r  openmips0/mmu_tlb1/regs_reg[0][82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 f  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    12.989 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.470    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.334    10.136 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.716    10.851    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.880 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.839    11.719    openmips0/mmu_tlb1/clk_out2
    SLICE_X42Y98         FDRE                                         r  openmips0/mmu_tlb1/regs_reg[0][82]/C
                         clock pessimism              0.509    12.228    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.060    12.288    openmips0/mmu_tlb1/regs_reg[0][82]
  -------------------------------------------------------------------
                         required time                        -12.288    
                         arrival time                          12.393    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ext_uart_t/TxD_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@12.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 11.724 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 11.962 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.573    11.962    ext_uart_t/clk_out2
    SLICE_X15Y89         FDRE                                         r  ext_uart_t/TxD_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141    12.103 r  ext_uart_t/TxD_shift_reg[5]/Q
                         net (fo=1, routed)           0.053    12.156    ext_uart_t/TxD_shift_reg_n_7_[5]
    SLICE_X14Y89         LUT4 (Prop_lut4_I3_O)        0.045    12.201 r  ext_uart_t/TxD_shift[4]_i_1/O
                         net (fo=1, routed)           0.000    12.201    ext_uart_t/TxD_shift[4]_i_1_n_7
    SLICE_X14Y89         FDRE                                         r  ext_uart_t/TxD_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 f  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    12.989 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.470    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.334    10.136 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.716    10.851    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.880 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.844    11.724    ext_uart_t/clk_out2
    SLICE_X14Y89         FDRE                                         r  ext_uart_t/TxD_shift_reg[4]/C
                         clock pessimism              0.251    11.975    
    SLICE_X14Y89         FDRE (Hold_fdre_C_D)         0.121    12.096    ext_uart_t/TxD_shift_reg[4]
  -------------------------------------------------------------------
                         required time                        -12.096    
                         arrival time                          12.201    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/mem_wb0/wb_LLbit_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@12.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.806%)  route 0.281ns (60.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 11.712 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 11.953 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.564    11.953    openmips0/ex_mem0/clk_out2
    SLICE_X49Y89         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141    12.094 f  openmips0/ex_mem0/mem_aluop_reg[1]/Q
                         net (fo=56, routed)          0.281    12.375    openmips0/ex_mem0/mem_aluop_i[1]
    SLICE_X55Y89         LUT6 (Prop_lut6_I3_O)        0.045    12.420 r  openmips0/ex_mem0/wb_LLbit_value_i_1/O
                         net (fo=1, routed)           0.000    12.420    openmips0/mem_wb0/mem_LLbit_value_o
    SLICE_X55Y89         FDRE                                         r  openmips0/mem_wb0/wb_LLbit_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 f  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    12.989 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.470    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.334    10.136 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.716    10.851    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.880 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.832    11.712    openmips0/mem_wb0/clk_out2
    SLICE_X55Y89         FDRE                                         r  openmips0/mem_wb0/wb_LLbit_value_reg/C
                         clock pessimism              0.504    12.216    
    SLICE_X55Y89         FDRE (Hold_fdre_C_D)         0.091    12.307    openmips0/mem_wb0/wb_LLbit_value_reg
  -------------------------------------------------------------------
                         required time                        -12.307    
                         arrival time                          12.420    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 openmips0/cp0_reg0/entryhi_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/mmu_tlb1/regs_reg[0][86]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@12.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.334%)  route 0.300ns (64.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 11.719 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 11.951 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.562    11.951    openmips0/cp0_reg0/clk_out2
    SLICE_X42Y105        FDRE                                         r  openmips0/cp0_reg0/entryhi_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.164    12.115 r  openmips0/cp0_reg0/entryhi_o_reg[22]/Q
                         net (fo=17, routed)          0.300    12.415    openmips0/mmu_tlb1/D[35]
    SLICE_X43Y97         FDRE                                         r  openmips0/mmu_tlb1/regs_reg[0][86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 f  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    12.989 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.470    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.334    10.136 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.716    10.851    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.880 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.839    11.719    openmips0/mmu_tlb1/clk_out2
    SLICE_X43Y97         FDRE                                         r  openmips0/mmu_tlb1/regs_reg[0][86]/C
                         clock pessimism              0.509    12.228    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.070    12.298    openmips0/mmu_tlb1/regs_reg[0][86]
  -------------------------------------------------------------------
                         required time                        -12.298    
                         arrival time                          12.415    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 openmips0/cp0_reg0/random_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/cp0_reg0/random_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@12.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        0.487ns  (logic 0.355ns (72.883%)  route 0.132ns (27.116%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 11.962 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.573    11.962    openmips0/cp0_reg0/clk_out2
    SLICE_X28Y99         FDRE                                         r  openmips0/cp0_reg0/random_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    12.103 r  openmips0/cp0_reg0/random_o_reg[22]/Q
                         net (fo=2, routed)           0.131    12.234    openmips0/cp0_reg0/random_o_reg[23]_0[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    12.394 r  openmips0/cp0_reg0/random_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.395    openmips0/cp0_reg0/random_o_reg[20]_i_1_n_7
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    12.449 r  openmips0/cp0_reg0/random_o_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.449    openmips0/cp0_reg0/random_o_reg[24]_i_1_n_14
    SLICE_X28Y100        FDRE                                         r  openmips0/cp0_reg0/random_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 f  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    12.989 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.470    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.334    10.136 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.716    10.851    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.880 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.837    11.717    openmips0/cp0_reg0/clk_out2
    SLICE_X28Y100        FDRE                                         r  openmips0/cp0_reg0/random_o_reg[24]/C
                         clock pessimism              0.509    12.226    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105    12.331    openmips0/cp0_reg0/random_o_reg[24]
  -------------------------------------------------------------------
                         required time                        -12.331    
                         arrival time                          12.449    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 openmips0/cp0_reg0/random_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            openmips0/cp0_reg0/random_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@12.500ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        0.498ns  (logic 0.366ns (73.482%)  route 0.132ns (26.518%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 11.962 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.573    11.962    openmips0/cp0_reg0/clk_out2
    SLICE_X28Y99         FDRE                                         r  openmips0/cp0_reg0/random_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    12.103 r  openmips0/cp0_reg0/random_o_reg[22]/Q
                         net (fo=2, routed)           0.131    12.234    openmips0/cp0_reg0/random_o_reg[23]_0[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    12.394 r  openmips0/cp0_reg0/random_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.395    openmips0/cp0_reg0/random_o_reg[20]_i_1_n_7
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    12.460 r  openmips0/cp0_reg0/random_o_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.460    openmips0/cp0_reg0/random_o_reg[24]_i_1_n_12
    SLICE_X28Y100        FDRE                                         r  openmips0/cp0_reg0/random_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 f  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    12.989 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.470    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.334    10.136 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.716    10.851    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.880 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.837    11.717    openmips0/cp0_reg0/clk_out2
    SLICE_X28Y100        FDRE                                         r  openmips0/cp0_reg0/random_o_reg[26]/C
                         clock pessimism              0.509    12.226    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105    12.331    openmips0/cp0_reg0/random_o_reg[26]
  -------------------------------------------------------------------
                         required time                        -12.331    
                         arrival time                          12.460    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_example
Waveform(ns):       { 12.500 25.000 }
Period(ns):         25.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0B }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I               n/a            1.592         25.000      23.408     BUFGCTRL_X0Y16   clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
Min Period        n/a     FDRE/C               n/a            1.000         25.000      24.000     SLICE_X34Y91     openmips0/cp0_reg0/entryhi_o_reg[6]/C
Min Period        n/a     FDRE/C               n/a            1.000         25.000      24.000     SLICE_X34Y91     openmips0/cp0_reg0/entryhi_o_reg[7]/C
Min Period        n/a     FDRE/C               n/a            1.000         25.000      24.000     SLICE_X32Y96     openmips0/cp0_reg0/entrylo0_o_reg[0]/C
Min Period        n/a     FDRE/C               n/a            1.000         25.000      24.000     SLICE_X34Y97     openmips0/cp0_reg0/entrylo0_o_reg[10]/C
Min Period        n/a     FDRE/C               n/a            1.000         25.000      24.000     SLICE_X36Y96     openmips0/cp0_reg0/entrylo0_o_reg[11]/C
Min Period        n/a     FDRE/C               n/a            1.000         25.000      24.000     SLICE_X32Y96     openmips0/cp0_reg0/entrylo0_o_reg[12]/C
Min Period        n/a     FDRE/C               n/a            1.000         25.000      24.000     SLICE_X34Y97     openmips0/cp0_reg0/entrylo0_o_reg[13]/C
Min Period        n/a     FDRE/C               n/a            1.000         25.000      24.000     SLICE_X31Y107    openmips0/cp0_reg0/entrylo0_o_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
Low Pulse Width   Slow    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X34Y91     openmips0/cp0_reg0/entryhi_o_reg[6]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X34Y91     openmips0/cp0_reg0/entryhi_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X34Y91     openmips0/cp0_reg0/entryhi_o_reg[7]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X34Y91     openmips0/cp0_reg0/entryhi_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X32Y96     openmips0/cp0_reg0/entrylo0_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X32Y96     openmips0/cp0_reg0/entrylo0_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X34Y97     openmips0/cp0_reg0/entrylo0_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X34Y97     openmips0/cp0_reg0/entrylo0_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X36Y96     openmips0/cp0_reg0/entrylo0_o_reg[11]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X36Y96     openmips0/cp0_reg0/entrylo0_o_reg[11]/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X44Y92     openmips0/pc_reg0/virtual_pc_reg[13]/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X42Y92     openmips0/pc_reg0/virtual_pc_reg[21]/C
High Pulse Width  Slow    FDSE/C               n/a            0.500         12.500      12.000     SLICE_X42Y92     openmips0/pc_reg0/virtual_pc_reg[22]/C
High Pulse Width  Slow    FDSE/C               n/a            0.500         12.500      12.000     SLICE_X42Y92     openmips0/pc_reg0/virtual_pc_reg[24]/C
High Pulse Width  Slow    FDSE/C               n/a            0.500         12.500      12.000     SLICE_X44Y92     openmips0/pc_reg0/virtual_pc_reg[27]/C
High Pulse Width  Slow    FDSE/C               n/a            0.500         12.500      12.000     SLICE_X42Y92     openmips0/pc_reg0/virtual_pc_reg[28]/C
High Pulse Width  Slow    FDSE/C               n/a            0.500         12.500      12.000     SLICE_X44Y92     openmips0/pc_reg0/virtual_pc_reg[29]/C
High Pulse Width  Slow    FDSE/C               n/a            0.500         12.500      12.000     SLICE_X44Y92     openmips0/pc_reg0/virtual_pc_reg[31]/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X60Y71     openmips0/regfile1/regs_reg[0][30]/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         12.500      12.000     SLICE_X59Y72     openmips0/regfile1/regs_reg[16][30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.940ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_pll_example rise@25.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        11.525ns  (logic 2.736ns (23.740%)  route 8.789ns (76.260%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 24.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 11.967 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.382    11.967    openmips0/ex_mem0/clk_out2
    SLICE_X45Y96         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379    12.346 r  openmips0/ex_mem0/mem_mem_addr_reg[16]/Q
                         net (fo=20, routed)          1.025    13.371    openmips0/ex_mem0/mem_mem_addr_i[16]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.476 r  openmips0/ex_mem0/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000    13.476    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0_0[1]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.920 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry_n_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.111 f  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0/CO[2]
                         net (fo=14, routed)          0.419    14.530    openmips0/mmu_tlb1/CO[0]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.252    14.782 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[9]_inst_i_9/O
                         net (fo=13, routed)          0.833    15.615    openmips0/mmu_tlb1/mem_mem_addr_reg[12]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.105    15.720 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.241    15.961    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34_n_7
    SLICE_X46Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.066 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.381    16.447    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32_n_7
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.552 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30/O
                         net (fo=1, routed)           0.232    16.784    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30_n_7
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.889 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.238    17.128    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.233 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26/O
                         net (fo=1, routed)           0.113    17.345    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.450 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_20/O
                         net (fo=1, routed)           0.359    17.810    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_10
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.105    17.915 r  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_15/O
                         net (fo=1, routed)           0.561    18.475    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I3_O)        0.105    18.580 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.347    18.928    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10_n_7
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.105    19.033 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.375    19.408    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_1_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.105    19.513 r  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.390    19.903    openmips0/ex_mem0/openmips_mem_addr_o[16]
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.105    20.008 r  openmips0/ex_mem0/gram0_i_4/O
                         net (fo=118, routed)         1.260    21.268    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/addra[16]
    SLICE_X33Y127        LUT4 (Prop_lut4_I1_O)        0.105    21.373 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=1, routed)           1.038    22.411    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0
    SLICE_X18Y150        LUT5 (Prop_lut5_I4_O)        0.105    22.516 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.975    23.491    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/ena_array[234]
    RAMB18_X0Y68         RAMB18E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.435    24.182    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y68         RAMB18E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    24.435    
                         clock uncertainty           -0.228    24.207    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.820    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         23.820    
                         arrival time                         -23.491    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_pll_example rise@25.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        11.508ns  (logic 2.631ns (22.862%)  route 8.877ns (77.138%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 24.168 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 11.967 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.382    11.967    openmips0/ex_mem0/clk_out2
    SLICE_X45Y96         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379    12.346 r  openmips0/ex_mem0/mem_mem_addr_reg[16]/Q
                         net (fo=20, routed)          1.025    13.371    openmips0/ex_mem0/mem_mem_addr_i[16]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.476 r  openmips0/ex_mem0/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000    13.476    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0_0[1]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.920 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry_n_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.111 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0/CO[2]
                         net (fo=14, routed)          0.419    14.530    openmips0/mmu_tlb1/CO[0]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.252    14.782 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[9]_inst_i_9/O
                         net (fo=13, routed)          0.833    15.615    openmips0/mmu_tlb1/mem_mem_addr_reg[12]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.105    15.720 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.241    15.961    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34_n_7
    SLICE_X46Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.066 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.381    16.447    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32_n_7
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.552 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30/O
                         net (fo=1, routed)           0.232    16.784    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30_n_7
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.889 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.238    17.128    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.233 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26/O
                         net (fo=1, routed)           0.113    17.345    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.450 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_20/O
                         net (fo=1, routed)           0.359    17.810    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_10
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.105    17.915 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_15/O
                         net (fo=1, routed)           0.561    18.475    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I3_O)        0.105    18.580 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.347    18.928    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10_n_7
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.105    19.033 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.375    19.408    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_1_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.105    19.513 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.390    19.903    openmips0/ex_mem0/openmips_mem_addr_o[16]
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.105    20.008 f  openmips0/ex_mem0/gram0_i_4/O
                         net (fo=118, routed)         1.950    21.958    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[14]
    SLICE_X56Y59         LUT5 (Prop_lut5_I2_O)        0.105    22.063 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88/O
                         net (fo=1, routed)           1.412    23.475    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.421    24.168    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    24.421    
                         clock uncertainty           -0.228    24.193    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.806    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.806    
                         arrival time                         -23.475    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_pll_example rise@25.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        11.528ns  (logic 2.631ns (22.823%)  route 8.897ns (77.177%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 24.213 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 11.967 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.382    11.967    openmips0/ex_mem0/clk_out2
    SLICE_X45Y96         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379    12.346 r  openmips0/ex_mem0/mem_mem_addr_reg[16]/Q
                         net (fo=20, routed)          1.025    13.371    openmips0/ex_mem0/mem_mem_addr_i[16]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.476 r  openmips0/ex_mem0/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000    13.476    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0_0[1]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.920 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry_n_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.111 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0/CO[2]
                         net (fo=14, routed)          0.419    14.530    openmips0/mmu_tlb1/CO[0]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.252    14.782 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[9]_inst_i_9/O
                         net (fo=13, routed)          0.833    15.615    openmips0/mmu_tlb1/mem_mem_addr_reg[12]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.105    15.720 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.241    15.961    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34_n_7
    SLICE_X46Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.066 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.381    16.447    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32_n_7
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.552 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30/O
                         net (fo=1, routed)           0.232    16.784    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30_n_7
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.889 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.238    17.128    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.233 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26/O
                         net (fo=1, routed)           0.113    17.345    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.450 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_20/O
                         net (fo=1, routed)           0.359    17.810    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_10
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.105    17.915 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_15/O
                         net (fo=1, routed)           0.561    18.475    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I3_O)        0.105    18.580 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.347    18.928    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10_n_7
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.105    19.033 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.375    19.408    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_1_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.105    19.513 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.390    19.903    openmips0/ex_mem0/openmips_mem_addr_o[16]
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.105    20.008 f  openmips0/ex_mem0/gram0_i_4/O
                         net (fo=118, routed)         1.863    21.871    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[14]
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.105    21.976 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46/O
                         net (fo=1, routed)           1.518    23.494    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46_n_0
    RAMB36_X2Y4          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.466    24.213    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    24.466    
                         clock uncertainty           -0.228    24.238    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.851    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.851    
                         arrival time                         -23.494    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_pll_example rise@25.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        11.496ns  (logic 2.631ns (22.886%)  route 8.865ns (77.114%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 24.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 11.967 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.382    11.967    openmips0/ex_mem0/clk_out2
    SLICE_X45Y96         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379    12.346 r  openmips0/ex_mem0/mem_mem_addr_reg[16]/Q
                         net (fo=20, routed)          1.025    13.371    openmips0/ex_mem0/mem_mem_addr_i[16]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.476 r  openmips0/ex_mem0/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000    13.476    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0_0[1]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.920 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry_n_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.111 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0/CO[2]
                         net (fo=14, routed)          0.419    14.530    openmips0/mmu_tlb1/CO[0]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.252    14.782 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[9]_inst_i_9/O
                         net (fo=13, routed)          0.833    15.615    openmips0/mmu_tlb1/mem_mem_addr_reg[12]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.105    15.720 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.241    15.961    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34_n_7
    SLICE_X46Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.066 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.381    16.447    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32_n_7
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.552 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30/O
                         net (fo=1, routed)           0.232    16.784    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30_n_7
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.889 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.238    17.128    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.233 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26/O
                         net (fo=1, routed)           0.113    17.345    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.450 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_20/O
                         net (fo=1, routed)           0.359    17.810    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_10
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.105    17.915 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_15/O
                         net (fo=1, routed)           0.561    18.475    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I3_O)        0.105    18.580 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.347    18.928    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10_n_7
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.105    19.033 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.375    19.408    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_1_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.105    19.513 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.390    19.903    openmips0/ex_mem0/openmips_mem_addr_o[16]
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.105    20.008 f  openmips0/ex_mem0/gram0_i_4/O
                         net (fo=118, routed)         2.041    22.049    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[14]
    SLICE_X28Y62         LUT5 (Prop_lut5_I2_O)        0.105    22.154 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51/O
                         net (fo=1, routed)           1.309    23.463    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.435    24.182    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    24.435    
                         clock uncertainty           -0.228    24.207    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.820    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.820    
                         arrival time                         -23.463    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_pll_example rise@25.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        11.478ns  (logic 2.631ns (22.921%)  route 8.847ns (77.079%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 24.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 11.967 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.382    11.967    openmips0/ex_mem0/clk_out2
    SLICE_X45Y96         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379    12.346 r  openmips0/ex_mem0/mem_mem_addr_reg[16]/Q
                         net (fo=20, routed)          1.025    13.371    openmips0/ex_mem0/mem_mem_addr_i[16]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.476 r  openmips0/ex_mem0/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000    13.476    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0_0[1]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.920 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry_n_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.111 f  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0/CO[2]
                         net (fo=14, routed)          0.419    14.530    openmips0/mmu_tlb1/CO[0]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.252    14.782 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[9]_inst_i_9/O
                         net (fo=13, routed)          0.833    15.615    openmips0/mmu_tlb1/mem_mem_addr_reg[12]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.105    15.720 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.241    15.961    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34_n_7
    SLICE_X46Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.066 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.381    16.447    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32_n_7
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.552 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30/O
                         net (fo=1, routed)           0.232    16.784    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30_n_7
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.889 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.238    17.128    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.233 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26/O
                         net (fo=1, routed)           0.113    17.345    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.450 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_20/O
                         net (fo=1, routed)           0.359    17.810    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_10
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.105    17.915 r  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_15/O
                         net (fo=1, routed)           0.561    18.475    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I3_O)        0.105    18.580 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.347    18.928    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10_n_7
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.105    19.033 f  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.375    19.408    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_1_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.105    19.513 r  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.390    19.903    openmips0/ex_mem0/openmips_mem_addr_o[16]
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.105    20.008 r  openmips0/ex_mem0/gram0_i_4/O
                         net (fo=118, routed)         2.007    22.016    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[14]
    SLICE_X56Y53         LUT5 (Prop_lut5_I2_O)        0.105    22.121 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93/O
                         net (fo=1, routed)           1.324    23.445    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93_n_0
    RAMB36_X1Y3          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.427    24.174    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    24.427    
                         clock uncertainty           -0.228    24.199    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.812    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.812    
                         arrival time                         -23.445    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_pll_example rise@25.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        11.474ns  (logic 2.631ns (22.930%)  route 8.843ns (77.070%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.817ns = ( 24.183 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 11.967 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.382    11.967    openmips0/ex_mem0/clk_out2
    SLICE_X45Y96         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379    12.346 r  openmips0/ex_mem0/mem_mem_addr_reg[16]/Q
                         net (fo=20, routed)          1.025    13.371    openmips0/ex_mem0/mem_mem_addr_i[16]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.476 r  openmips0/ex_mem0/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000    13.476    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0_0[1]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.920 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry_n_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.111 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0/CO[2]
                         net (fo=14, routed)          0.419    14.530    openmips0/mmu_tlb1/CO[0]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.252    14.782 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[9]_inst_i_9/O
                         net (fo=13, routed)          0.833    15.615    openmips0/mmu_tlb1/mem_mem_addr_reg[12]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.105    15.720 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.241    15.961    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34_n_7
    SLICE_X46Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.066 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.381    16.447    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32_n_7
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.552 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30/O
                         net (fo=1, routed)           0.232    16.784    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30_n_7
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.889 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.238    17.128    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.233 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26/O
                         net (fo=1, routed)           0.113    17.345    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.450 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_20/O
                         net (fo=1, routed)           0.359    17.810    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_10
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.105    17.915 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_15/O
                         net (fo=1, routed)           0.561    18.475    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I3_O)        0.105    18.580 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.347    18.928    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10_n_7
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.105    19.033 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.375    19.408    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_1_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.105    19.513 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.390    19.903    openmips0/ex_mem0/openmips_mem_addr_o[16]
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.105    20.008 f  openmips0/ex_mem0/gram0_i_4/O
                         net (fo=118, routed)         3.055    23.063    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y2          LUT5 (Prop_lut5_I2_O)        0.105    23.168 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53/O
                         net (fo=1, routed)           0.273    23.441    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.436    24.183    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    24.436    
                         clock uncertainty           -0.228    24.208    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.821    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.821    
                         arrival time                         -23.441    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_pll_example rise@25.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        11.377ns  (logic 2.631ns (23.125%)  route 8.746ns (76.875%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 24.109 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 11.967 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.382    11.967    openmips0/ex_mem0/clk_out2
    SLICE_X45Y96         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379    12.346 r  openmips0/ex_mem0/mem_mem_addr_reg[16]/Q
                         net (fo=20, routed)          1.025    13.371    openmips0/ex_mem0/mem_mem_addr_i[16]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.476 r  openmips0/ex_mem0/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000    13.476    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0_0[1]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.920 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry_n_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.111 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0/CO[2]
                         net (fo=14, routed)          0.419    14.530    openmips0/mmu_tlb1/CO[0]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.252    14.782 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[9]_inst_i_9/O
                         net (fo=13, routed)          0.833    15.615    openmips0/mmu_tlb1/mem_mem_addr_reg[12]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.105    15.720 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.241    15.961    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34_n_7
    SLICE_X46Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.066 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.381    16.447    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32_n_7
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.552 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30/O
                         net (fo=1, routed)           0.232    16.784    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30_n_7
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.889 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.238    17.128    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.233 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26/O
                         net (fo=1, routed)           0.113    17.345    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.450 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_20/O
                         net (fo=1, routed)           0.359    17.810    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_10
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.105    17.915 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_15/O
                         net (fo=1, routed)           0.561    18.475    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I3_O)        0.105    18.580 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.347    18.928    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10_n_7
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.105    19.033 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.375    19.408    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_1_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.105    19.513 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.390    19.903    openmips0/ex_mem0/openmips_mem_addr_o[16]
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.105    20.008 f  openmips0/ex_mem0/gram0_i_4/O
                         net (fo=118, routed)         2.044    22.052    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[16]
    SLICE_X58Y136        LUT5 (Prop_lut5_I2_O)        0.105    22.157 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, routed)           1.187    23.344    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0
    RAMB36_X3Y29         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.362    24.109    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    24.362    
                         clock uncertainty           -0.228    24.134    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.747    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.747    
                         arrival time                         -23.344    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_pll_example rise@25.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        11.431ns  (logic 2.631ns (23.016%)  route 8.800ns (76.984%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.812ns = ( 24.188 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 11.967 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.382    11.967    openmips0/ex_mem0/clk_out2
    SLICE_X45Y96         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379    12.346 r  openmips0/ex_mem0/mem_mem_addr_reg[16]/Q
                         net (fo=20, routed)          1.025    13.371    openmips0/ex_mem0/mem_mem_addr_i[16]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.476 r  openmips0/ex_mem0/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000    13.476    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0_0[1]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.920 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry_n_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.111 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0/CO[2]
                         net (fo=14, routed)          0.419    14.530    openmips0/mmu_tlb1/CO[0]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.252    14.782 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[9]_inst_i_9/O
                         net (fo=13, routed)          0.833    15.615    openmips0/mmu_tlb1/mem_mem_addr_reg[12]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.105    15.720 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.241    15.961    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34_n_7
    SLICE_X46Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.066 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.381    16.447    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32_n_7
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.552 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30/O
                         net (fo=1, routed)           0.232    16.784    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30_n_7
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.889 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.238    17.128    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.233 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26/O
                         net (fo=1, routed)           0.113    17.345    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.450 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_20/O
                         net (fo=1, routed)           0.359    17.810    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_10
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.105    17.915 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_15/O
                         net (fo=1, routed)           0.561    18.475    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I3_O)        0.105    18.580 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.347    18.928    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10_n_7
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.105    19.033 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.375    19.408    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_1_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.105    19.513 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.390    19.903    openmips0/ex_mem0/openmips_mem_addr_o[16]
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.105    20.008 f  openmips0/ex_mem0/gram0_i_4/O
                         net (fo=118, routed)         1.939    21.947    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/addra[14]
    SLICE_X28Y135        LUT5 (Prop_lut5_I0_O)        0.105    22.052 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78/O
                         net (fo=1, routed)           1.346    23.398    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78_n_0
    RAMB36_X0Y33         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.441    24.188    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    24.441    
                         clock uncertainty           -0.228    24.213    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.826    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.826    
                         arrival time                         -23.398    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_pll_example rise@25.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        11.430ns  (logic 2.631ns (23.017%)  route 8.799ns (76.983%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( 24.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 11.967 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.382    11.967    openmips0/ex_mem0/clk_out2
    SLICE_X45Y96         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379    12.346 r  openmips0/ex_mem0/mem_mem_addr_reg[16]/Q
                         net (fo=20, routed)          1.025    13.371    openmips0/ex_mem0/mem_mem_addr_i[16]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.476 r  openmips0/ex_mem0/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000    13.476    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0_0[1]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.920 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry_n_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.111 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0/CO[2]
                         net (fo=14, routed)          0.419    14.530    openmips0/mmu_tlb1/CO[0]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.252    14.782 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[9]_inst_i_9/O
                         net (fo=13, routed)          0.833    15.615    openmips0/mmu_tlb1/mem_mem_addr_reg[12]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.105    15.720 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.241    15.961    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34_n_7
    SLICE_X46Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.066 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.381    16.447    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32_n_7
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.552 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30/O
                         net (fo=1, routed)           0.232    16.784    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30_n_7
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.889 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.238    17.128    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.233 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26/O
                         net (fo=1, routed)           0.113    17.345    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.450 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_20/O
                         net (fo=1, routed)           0.359    17.810    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_10
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.105    17.915 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_15/O
                         net (fo=1, routed)           0.561    18.475    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I3_O)        0.105    18.580 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.347    18.928    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10_n_7
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.105    19.033 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.375    19.408    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_1_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.105    19.513 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.390    19.903    openmips0/ex_mem0/openmips_mem_addr_o[16]
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.105    20.008 f  openmips0/ex_mem0/gram0_i_4/O
                         net (fo=118, routed)         2.066    22.075    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[14]
    SLICE_X28Y55         LUT5 (Prop_lut5_I2_O)        0.105    22.180 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70/O
                         net (fo=1, routed)           1.217    23.397    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70_n_0
    RAMB36_X0Y6          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.444    24.191    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    24.444    
                         clock uncertainty           -0.228    24.216    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.829    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.829    
                         arrival time                         -23.397    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_pll_example rise@25.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        11.417ns  (logic 2.631ns (23.044%)  route 8.786ns (76.956%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 24.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 11.967 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    13.965 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    15.030    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.240     8.790 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.714    10.504    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    10.585 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        1.382    11.967    openmips0/ex_mem0/clk_out2
    SLICE_X45Y96         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379    12.346 r  openmips0/ex_mem0/mem_mem_addr_reg[16]/Q
                         net (fo=20, routed)          1.025    13.371    openmips0/ex_mem0/mem_mem_addr_i[16]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.476 r  openmips0/ex_mem0/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000    13.476    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0_0[1]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.920 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry_n_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.111 r  openmips0/mmu_tlb1/sram_ce1_inferred__2/i__carry__0/CO[2]
                         net (fo=14, routed)          0.419    14.530    openmips0/mmu_tlb1/CO[0]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.252    14.782 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[9]_inst_i_9/O
                         net (fo=13, routed)          0.833    15.615    openmips0/mmu_tlb1/mem_mem_addr_reg[12]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.105    15.720 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.241    15.961    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_34_n_7
    SLICE_X46Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.066 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.381    16.447    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_32_n_7
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.552 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30/O
                         net (fo=1, routed)           0.232    16.784    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_30_n_7
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    16.889 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.238    17.128    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_28_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.233 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26/O
                         net (fo=1, routed)           0.113    17.345    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_26_n_7
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.105    17.450 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_20/O
                         net (fo=1, routed)           0.359    17.810    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_10
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.105    17.915 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_15/O
                         net (fo=1, routed)           0.561    18.475    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I3_O)        0.105    18.580 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.347    18.928    openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_10_n_7
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.105    19.033 r  openmips0/mmu_tlb1/base_ram_addr_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.375    19.408    openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_1_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.105    19.513 f  openmips0/ex_mem0/base_ram_addr_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.390    19.903    openmips0/ex_mem0/openmips_mem_addr_o[16]
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.105    20.008 f  openmips0/ex_mem0/gram0_i_4/O
                         net (fo=118, routed)         2.998    23.006    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    SLICE_X63Y7          LUT5 (Prop_lut5_I2_O)        0.105    23.111 r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27/O
                         net (fo=1, routed)           0.273    23.384    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     25.000    25.000 r  
    D18                                               0.000    25.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    25.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.435    24.182    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    24.435    
                         clock uncertainty           -0.228    24.207    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.820    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.820    
                         arrival time                         -23.384    
  -------------------------------------------------------------------
                         slack                                  0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.940ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        1.217ns  (logic 0.231ns (18.973%)  route 0.987ns (81.027%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.568    11.957    openmips0/ex_mem0/clk_out2
    SLICE_X45Y93         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    12.098 r  openmips0/ex_mem0/mem_mem_addr_reg[4]/Q
                         net (fo=5, routed)           0.318    12.416    openmips0/ex_mem0/mem_mem_addr_i[4]
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.045    12.461 r  openmips0/ex_mem0/ext_ram_addr_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.112    12.573    openmips0/ex_mem0/mem_mem_addr_reg[11]_0[2]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.045    12.618 r  openmips0/ex_mem0/gram0_i_16/O
                         net (fo=118, routed)         0.556    13.174    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y18         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.877    -0.742    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.565    -0.177    
                         clock uncertainty            0.228     0.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.234    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                          13.174    
  -------------------------------------------------------------------
                         slack                                 12.940    

Slack (MET) :             12.945ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        1.250ns  (logic 0.231ns (18.486%)  route 1.019ns (81.514%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.568    11.957    openmips0/ex_mem0/clk_out2
    SLICE_X45Y93         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    12.098 r  openmips0/ex_mem0/mem_mem_addr_reg[4]/Q
                         net (fo=5, routed)           0.318    12.416    openmips0/ex_mem0/mem_mem_addr_i[4]
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.045    12.461 r  openmips0/ex_mem0/ext_ram_addr_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.112    12.573    openmips0/ex_mem0/mem_mem_addr_reg[11]_0[2]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.045    12.618 r  openmips0/ex_mem0/gram0_i_16/O
                         net (fo=118, routed)         0.588    13.206    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y18         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.905    -0.714    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.565    -0.149    
                         clock uncertainty            0.228     0.079    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.262    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                 12.945    

Slack (MET) :             12.994ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        1.272ns  (logic 0.231ns (18.155%)  route 1.041ns (81.845%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.568    11.957    openmips0/ex_mem0/clk_out2
    SLICE_X45Y93         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    12.098 r  openmips0/ex_mem0/mem_mem_addr_reg[4]/Q
                         net (fo=5, routed)           0.318    12.416    openmips0/ex_mem0/mem_mem_addr_i[4]
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.045    12.461 r  openmips0/ex_mem0/ext_ram_addr_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.112    12.573    openmips0/ex_mem0/mem_mem_addr_reg[11]_0[2]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.045    12.618 r  openmips0/ex_mem0/gram0_i_16/O
                         net (fo=118, routed)         0.611    13.229    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y19         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.878    -0.741    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.565    -0.176    
                         clock uncertainty            0.228     0.052    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.235    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                          13.229    
  -------------------------------------------------------------------
                         slack                                 12.994    

Slack (MET) :             13.014ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        1.284ns  (logic 0.231ns (17.988%)  route 1.053ns (82.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.568    11.957    openmips0/ex_mem0/clk_out2
    SLICE_X45Y93         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    12.098 r  openmips0/ex_mem0/mem_mem_addr_reg[4]/Q
                         net (fo=5, routed)           0.318    12.416    openmips0/ex_mem0/mem_mem_addr_i[4]
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.045    12.461 r  openmips0/ex_mem0/ext_ram_addr_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.112    12.573    openmips0/ex_mem0/mem_mem_addr_reg[11]_0[2]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.045    12.618 r  openmips0/ex_mem0/gram0_i_16/O
                         net (fo=118, routed)         0.623    13.241    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y21         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.870    -0.749    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.565    -0.184    
                         clock uncertainty            0.228     0.044    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.227    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                          13.241    
  -------------------------------------------------------------------
                         slack                                 13.014    

Slack (MET) :             13.023ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        1.298ns  (logic 0.231ns (17.799%)  route 1.067ns (82.201%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.568    11.957    openmips0/ex_mem0/clk_out2
    SLICE_X45Y93         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    12.098 r  openmips0/ex_mem0/mem_mem_addr_reg[4]/Q
                         net (fo=5, routed)           0.318    12.416    openmips0/ex_mem0/mem_mem_addr_i[4]
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.045    12.461 r  openmips0/ex_mem0/ext_ram_addr_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.112    12.573    openmips0/ex_mem0/mem_mem_addr_reg[11]_0[2]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.045    12.618 r  openmips0/ex_mem0/gram0_i_16/O
                         net (fo=118, routed)         0.636    13.255    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y17         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.875    -0.744    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.565    -0.179    
                         clock uncertainty            0.228     0.049    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.232    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                          13.255    
  -------------------------------------------------------------------
                         slack                                 13.023    

Slack (MET) :             13.034ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        1.340ns  (logic 0.231ns (17.238%)  route 1.109ns (82.762%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.568    11.957    openmips0/ex_mem0/clk_out2
    SLICE_X45Y93         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    12.098 r  openmips0/ex_mem0/mem_mem_addr_reg[4]/Q
                         net (fo=5, routed)           0.318    12.416    openmips0/ex_mem0/mem_mem_addr_i[4]
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.045    12.461 r  openmips0/ex_mem0/ext_ram_addr_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.112    12.573    openmips0/ex_mem0/mem_mem_addr_reg[11]_0[2]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.045    12.618 r  openmips0/ex_mem0/gram0_i_16/O
                         net (fo=118, routed)         0.678    13.297    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y19         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.906    -0.713    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.565    -0.148    
                         clock uncertainty            0.228     0.080    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.263    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                          13.297    
  -------------------------------------------------------------------
                         slack                                 13.034    

Slack (MET) :             13.049ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        1.333ns  (logic 0.231ns (17.325%)  route 1.102ns (82.675%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.568    11.957    openmips0/ex_mem0/clk_out2
    SLICE_X45Y93         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    12.098 r  openmips0/ex_mem0/mem_mem_addr_reg[4]/Q
                         net (fo=5, routed)           0.318    12.416    openmips0/ex_mem0/mem_mem_addr_i[4]
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.045    12.461 r  openmips0/ex_mem0/ext_ram_addr_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.112    12.573    openmips0/ex_mem0/mem_mem_addr_reg[11]_0[2]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.045    12.618 r  openmips0/ex_mem0/gram0_i_16/O
                         net (fo=118, routed)         0.672    13.290    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y18         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.884    -0.735    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.565    -0.170    
                         clock uncertainty            0.228     0.058    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.241    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                          13.290    
  -------------------------------------------------------------------
                         slack                                 13.049    

Slack (MET) :             13.053ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        1.351ns  (logic 0.231ns (17.104%)  route 1.120ns (82.896%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.568    11.957    openmips0/ex_mem0/clk_out2
    SLICE_X45Y93         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    12.098 r  openmips0/ex_mem0/mem_mem_addr_reg[4]/Q
                         net (fo=5, routed)           0.318    12.416    openmips0/ex_mem0/mem_mem_addr_i[4]
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.045    12.461 r  openmips0/ex_mem0/ext_ram_addr_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.112    12.573    openmips0/ex_mem0/mem_mem_addr_reg[11]_0[2]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.045    12.618 r  openmips0/ex_mem0/gram0_i_16/O
                         net (fo=118, routed)         0.689    13.307    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y16         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.898    -0.721    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.565    -0.156    
                         clock uncertainty            0.228     0.072    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.255    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                          13.307    
  -------------------------------------------------------------------
                         slack                                 13.053    

Slack (MET) :             13.075ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        1.346ns  (logic 0.231ns (17.158%)  route 1.115ns (82.842%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.568    11.957    openmips0/ex_mem0/clk_out2
    SLICE_X45Y93         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    12.098 r  openmips0/ex_mem0/mem_mem_addr_reg[4]/Q
                         net (fo=5, routed)           0.318    12.416    openmips0/ex_mem0/mem_mem_addr_i[4]
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.045    12.461 r  openmips0/ex_mem0/ext_ram_addr_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.112    12.573    openmips0/ex_mem0/mem_mem_addr_reg[11]_0[2]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.045    12.618 r  openmips0/ex_mem0/gram0_i_16/O
                         net (fo=118, routed)         0.685    13.303    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y20         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.871    -0.748    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.565    -0.183    
                         clock uncertainty            0.228     0.045    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.228    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                          13.303    
  -------------------------------------------------------------------
                         slack                                 13.075    

Slack (MET) :             13.082ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@12.500ns)
  Data Path Delay:        1.359ns  (logic 0.298ns (21.930%)  route 1.061ns (78.070%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 f  clk_50M (IN)
                         net (fo=0)                   0.000    12.500    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    12.801 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.241    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.541    10.701 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.662    11.363    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.389 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3263, routed)        0.568    11.957    openmips0/ex_mem0/clk_out2
    SLICE_X45Y93         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    12.098 r  openmips0/ex_mem0/mem_mem_addr_reg[7]/Q
                         net (fo=4, routed)           0.268    12.366    openmips0/ex_mem0/mem_mem_addr_i[7]
    SLICE_X45Y91         LUT3 (Prop_lut3_I2_O)        0.045    12.411 r  openmips0/ex_mem0/ext_ram_addr_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.270    12.681    openmips0/ex_mem0/mem_mem_addr_reg[11]_0[5]
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.112    12.793 r  openmips0/ex_mem0/gram0_i_13/O
                         net (fo=118, routed)         0.522    13.316    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y18         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.877    -0.742    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.565    -0.177    
                         clock uncertainty            0.228     0.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.234    gram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                          13.316    
  -------------------------------------------------------------------
                         slack                                 13.082    





