vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 13:19:01 on Jan 09,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(arch)
# Loading work.ex_mem_wb(arch)
# Loading work.executionstage(arch)
# Loading work.aluwithflags(arch)
# Loading work.alu(arch_alu)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.forwardingunit(arch)
# Loading work.memory_stage(mem_arch)
# Loading work.sign_extend(arch_sign_extend)
# Loading work.mux4x1(arch_mux4x1)
# Loading work.mux2x1(arch_mux2x1)
# Loading work.sp_register(structsp_register)
# Loading work.mem_wb_buffer(arch_mem_wb_buffer)
# Loading ieee.math_real(body)
# Loading work.exceptionunit(euarch)
# Loading work.epc(epc_arch)
# Loading work.memstageram(memstageramarch)
# Loading work.write_back_stage(arch_write_back_stage)
# Loading work.fetch_decode(my_fd)
# Loading work.fetch(fetch_structure)
# Loading work.mux_41(mux_41_structure)
# Loading work.mux_21(mux_21_structure)
# Loading work.pc_register(structpc_register)
# Loading work.instruction_mem(instruction_mem_arch)
# Loading work.checkimmediate(checkimmediate_struct)
# Loading work.ifid_buffer(structifid_buffer)
# Loading work.mydecode(my_decode)
# Loading work.reg_file(my_reg_file)
# Loading work.decoder(my_decoder)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ntri(my_ntri)
# Loading work.tri(tri_state)
# Loading work.cu(my_cu)
# Loading work.mux2(model_mux2)
# Loading work.mux4(model_mux4)
# Loading work.id_buffer(my_buffer)
# Loading work.my_dff_2(a_my_dff_2)
# Loading work.my_ndff_2(b_my_ndff_2)
# ** Warning: Design size of 10358 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# vsim -gui work.processor 
# Start time: 11:10:19 on Jan 09,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(arch)
# Loading work.ex_mem_wb(arch)
# Loading work.executionstage(arch)
# Loading work.aluwithflags(arch)
# Loading work.alu(arch_alu)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.forwardingunit(arch)
# Loading work.memory_stage(mem_arch)
# Loading work.sign_extend(arch_sign_extend)
# Loading work.mux4x1(arch_mux4x1)
# Loading work.mux2x1(arch_mux2x1)
# Loading work.sp_register(structsp_register)
# Loading work.mem_wb_buffer(arch_mem_wb_buffer)
# Loading ieee.math_real(body)
# Loading work.exceptionunit(euarch)
# Loading work.epc(epc_arch)
# Loading work.memstageram(memstageramarch)
# Loading work.write_back_stage(arch_write_back_stage)
# Loading work.fetch_decode(my_fd)
# Loading work.fetch(fetch_structure)
# Loading work.mux_41(mux_41_structure)
# Loading work.mux_21(mux_21_structure)
# Loading work.pc_register(structpc_register)
# Loading work.instruction_mem(instruction_mem_arch)
# Loading work.checkimmediate(checkimmediate_struct)
# Loading work.ifid_buffer(structifid_buffer)
# Loading work.mydecode(my_decode)
# Loading work.reg_file(my_reg_file)
# Loading work.decoder(my_decoder)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ntri(my_ntri)
# Loading work.tri(tri_state)
# Loading work.cu(my_cu)
# Loading work.mux2(model_mux2)
# Loading work.mux4(model_mux4)
# Loading work.id_buffer(my_buffer)
# Loading work.my_dff_2(a_my_dff_2)
# Loading work.my_ndff_2(b_my_ndff_2)
# ** Warning: Design size of 10292 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

add wave -position insertpoint  \
sim:/processor/reset \
sim:/processor/clk \
sim:/processor/IN_PORT \
sim:/processor/output_port
add wave -position insertpoint sim:/processor/Fetch_Decode_Stages/myfetch/*
add wave -position insertpoint sim:/processor/Fetch_Decode_Stages/IF_ID_BUFFER/*
add wave -position insertpoint sim:/processor/Fetch_Decode_Stages/mydecode/*
add wave -position insertpoint sim:/processor/EX_MEM_WB_Stages/EX_Stage/*
add wave -position insertpoint sim:/processor/EX_MEM_WB_Stages/MEM_Stage/*
add wave -position insertpoint sim:/processor/EX_MEM_WB_Stages/WB_Stage/*
add wave -position insertpoint  \
sim:/processor/EX_MEM_WB_Stages/MEM_Stage/sp_register_call/D
mem load -skip 0 -filltype value -filldata 000 -fillradix binary -startaddress 0 -endaddress 7 /processor/Fetch_Decode_Stages/mydecode/myReg_file/SIGNAL_FROM_FF
mem load -skip 0 -filltype value -filldata 0000000000000000 -fillradix binary            -startaddress 0 -endaddress 0  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0000001100000000 -fillradix binary            -startaddress 1 -endaddress 1  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0000000100000000 -fillradix binary            -startaddress 2 -endaddress 2  /processor/EX_MEM_WB_Stages/MEM_Stage/DataMemAndStack/ram
mem load -skip 0 -filltype value -filldata 0000000000000000 -fillradix binary            -startaddress 3 -endaddress 3  /processor/EX_MEM_WB_Stages/MEM_Stage/DataMemAndStack/ram
mem load -skip 0 -filltype value -filldata 0000000101010000 -fillradix binary            -startaddress 4 -endaddress 4  /processor/EX_MEM_WB_Stages/MEM_Stage/DataMemAndStack/ram
mem load -skip 0 -filltype value -filldata 0000000000000000 -fillradix binary            -startaddress 5 -endaddress 5  /processor/EX_MEM_WB_Stages/MEM_Stage/DataMemAndStack/ram
mem load -skip 0 -filltype value -filldata 0000001000000000 -fillradix binary            -startaddress 6 -endaddress 6  /processor/EX_MEM_WB_Stages/MEM_Stage/DataMemAndStack/ram
mem load -skip 0 -filltype value -filldata 0000000000000000 -fillradix binary            -startaddress 7 -endaddress 7  /processor/EX_MEM_WB_Stages/MEM_Stage/DataMemAndStack/ram
mem load -skip 0 -filltype value -filldata 0000001001010000 -fillradix binary            -startaddress 8 -endaddress 8  /processor/EX_MEM_WB_Stages/MEM_Stage/DataMemAndStack/ram
mem load -skip 0 -filltype value -filldata 0000000000000000 -fillradix binary            -startaddress 9 -endaddress 9  /processor/EX_MEM_WB_Stages/MEM_Stage/DataMemAndStack/ram
mem load -skip 0 -filltype value -filldata 0010100100100100 -fillradix binary            -startaddress 256 -endaddress 256  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0000100000000000 -fillradix binary            -startaddress 257 -endaddress 257  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0010000100100100 -fillradix binary            -startaddress 336 -endaddress 336  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0010100100100100 -fillradix binary            -startaddress 337 -endaddress 337  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0000100000000000 -fillradix binary            -startaddress 338 -endaddress 338  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0011001001001000 -fillradix binary            -startaddress 768 -endaddress 768  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0011001101101100 -fillradix binary            -startaddress 769 -endaddress 769  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0011010010010000 -fillradix binary            -startaddress 770 -endaddress 770  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0111000100100100 -fillradix binary            -startaddress 771 -endaddress 771  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 00000101 -fillradix binary            -startaddress 772 -endaddress 772  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0110000100100100 -fillradix binary            -startaddress 773 -endaddress 773  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0110001001001000 -fillradix binary            -startaddress 774 -endaddress 774  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0110100100100100 -fillradix binary            -startaddress 775 -endaddress 775  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0110101001001000 -fillradix binary            -startaddress 776 -endaddress 776  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0011010110110100 -fillradix binary            -startaddress 777 -endaddress 777  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 1000001001010100 -fillradix binary            -startaddress 778 -endaddress 778  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 1000000000 -fillradix binary            -startaddress 779 -endaddress 779  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 1000000100110100 -fillradix binary            -startaddress 780 -endaddress 780  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 1000000001 -fillradix binary            -startaddress 781 -endaddress 781  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0111101110110100 -fillradix binary            -startaddress 782 -endaddress 782  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 1000000001 -fillradix binary            -startaddress 783 -endaddress 783  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0111110010110100 -fillradix binary            -startaddress 784 -endaddress 784  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 1000000000 -fillradix binary            -startaddress 785 -endaddress 785  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0110101101101100 -fillradix binary            -startaddress 786 -endaddress 786  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram
mem load -skip 0 -filltype value -filldata 0100000101001100 -fillradix binary            -startaddress 787 -endaddress 787  processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM/ram

force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100


force -freeze sim:/processor/Fetch_Decode_Stages/myfetch/MUX1_SEL 00 0
force -freeze sim:/processor/Fetch_Decode_Stages/myfetch/HLT 0 0
force -freeze sim:/processor/reset 1 0
force -freeze sim:/processor/IN_PORT x\"0019\" 0
force -freeze sim:/processor/Fetch_Decode_Stages/MO_1 x\"00a0\" 0
force -freeze sim:/processor/Fetch_Decode_Stages/IF_ID_BUFFER/FLUSH 0 0
force -freeze sim:/processor/EX_MEM_WB_Stages/MEM_Stage/sp_register_call/D 16#FFFFF 0


# ** Warning: (vsim-8780) Forcing /processor/Fetch_Decode_Stages/FLUSH as root of /processor/Fetch_Decode_Stages/IF_ID_BUFFER/FLUSH specified in the force.


#Until we make the exception unit
#force -freeze sim:/processor/Fetch_Decode_Stages/IS_EXCEPTION 0 0



run 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Donia  Hostname: DESKTOP-8GKI0P1  ProcessID: 13776
#           Attempting to use alternate WLF file "./wlftak5vnb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftak5vnb
# ** Warning: (vsim-8780) Forcing /processor/Fetch_Decode_Stages/MUX1_SEL as root of /processor/Fetch_Decode_Stages/myfetch/MUX1_SEL specified in the force.
# ** Warning: (vsim-8780) Forcing /processor/Fetch_Decode_Stages/HLT as root of /processor/Fetch_Decode_Stages/myfetch/HLT specified in the force.
# ** Warning: (vsim-8780) Forcing /processor/Fetch_Decode_Stages/FLUSH as root of /processor/Fetch_Decode_Stages/IF_ID_BUFFER/FLUSH specified in the force.
# ** Warning: (vsim-8780) Forcing /processor/EX_MEM_WB_Stages/MEM_Stage/stack_address_in as root of /processor/EX_MEM_WB_Stages/MEM_Stage/sp_register_call/D specified in the force.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Fetch_Decode_Stages/myfetch/IMM_CHECK
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processor/Fetch_Decode_Stages/myfetch/IMM_CHECK
# ** Warning: (vsim-8780) Forcing /processor/Fetch_Decode_Stages/MUX1_SEL as root of /processor/Fetch_Decode_Stages/myfetch/MUX1_SEL specified in the force.
# ** Warning: (vsim-8780) Forcing /processor/Fetch_Decode_Stages/HLT as root of /processor/Fetch_Decode_Stages/myfetch/HLT specified in the force.
# ** Warning: (vsim-8780) Forcing /processor/Fetch_Decode_Stages/FLUSH as root of /processor/Fetch_Decode_Stages/IF_ID_BUFFER/FLUSH specified in the force.
# ** Warning: (vsim-8780) Forcing /processor/EX_MEM_WB_Stages/MEM_Stage/stack_address_in as root of /processor/EX_MEM_WB_Stages/MEM_Stage/sp_register_call/D specified in the force.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Fetch_Decode_Stages/myfetch/IMM_CHECK
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Fetch_Decode_Stages/myfetch/INSTRUC_MEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processor/Fetch_Decode_Stages/myfetch/IMM_CHECK


noforce sim:/processor/Fetch_Decode_Stages/myfetch/MUX1_SEL
noforce sim:/processor/Fetch_Decode_Stages/myfetch/HLT
noforce sim:/processor/Fetch_Decode_Stages/IF_ID_BUFFER/FLUSH 
noforce sim:/processor/EX_MEM_WB_Stages/MEM_Stage/sp_register_call/D


force -freeze sim:/processor/reset 0 0





run

force -freeze sim:/processor/IN_PORT x\"FFFF\" 0

run 


force -freeze sim:/processor/IN_PORT x\"F320\" 0

run 



force -freeze sim:/processor/IN_PORT x\"0010\" 0

run 
run
run
run
run