Drill report for /home/brankob/Desktop/PCB/FrontEnd_5G/FrontEnd_5G_1v1/KiCad_Design_files/FrontEnd_5G.kicad_pcb
Created on Tue 15 Nov 2022 11:44:25 AM CET

Copper Layer Stackup:
    =============================================================
    L1 :  F.RO                      front
    L2 :  B.RO                      inner1
    L3 :  F.FR4                     inner2
    L4 :  B.FR4                     inner3
    L5 :  F2.RO                     inner4
    L6 :  B2.RO                     back


Drill file 'FrontEnd_5G.drl' contains
    plated through holes:
    =============================================================
    T1  0.15mm  0.006"  (767 holes)
    T2  0.20mm  0.008"  (4845 holes)
    T3  0.30mm  0.012"  (8 holes)
    T4  0.40mm  0.016"  (6 holes)
    T5  1.00mm  0.039"  (2 holes)  (with 2 slots)
    T6  1.02mm  0.040"  (9 holes)
    T7  1.02mm  0.040"  (9 holes)
    T8  1.25mm  0.049"  (6 holes)  (with 1 slot)
    T9  2.10mm  0.083"  (6 holes)
    T10  3.00mm  0.118"  (14 holes)

    Total plated holes count 5672


Drill file 'FrontEnd_5G-front-inner3.drl' contains
    holes connecting layer pair: 'F.RO and B.FR4' (blind vias):
    =============================================================
    T1  0.15mm  0.006"  (582 holes)

    Total plated holes count 582


Drill file 'FrontEnd_5G-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
