OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      38891.1 u
average displacement        1.2 u
max displacement            7.2 u
original HPWL          195410.6 u
legalized HPWL         234893.5 u
delta HPWL                   20 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 31686 cells, 71 terminals, 31132 edges and 99935 pins.
[INFO DPO-0109] Network stats: inst 31757, edges 31132, pins 99935
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 808 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 30949 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (691600, 691600)
[INFO DPO-0310] Assigned 30949 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.730429e+08.
[INFO DPO-0302] End of matching; objective is 4.707220e+08, improvement is 0.49 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.510963e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.462578e+08.
[INFO DPO-0306] Pass   3 of global swaps; hpwl is 4.450320e+08.
[INFO DPO-0307] End of global swaps; objective is 4.450320e+08, improvement is 5.46 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.428295e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.428295e+08, improvement is 0.49 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.405045e+08.
[INFO DPO-0305] End of reordering; objective is 4.405045e+08, improvement is 0.53 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 618980 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 618980, swaps 99132, moves 161529 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.308102e+08, Scratch cost 4.235890e+08, Incremental cost 4.235890e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.235890e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.68 percent.
[INFO DPO-0332] End of pass, Generator displacement called 618980 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1237960, swaps 194054, moves 324106 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.235890e+08, Scratch cost 4.208016e+08, Incremental cost 4.208016e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.208016e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.66 percent.
[INFO DPO-0328] End of random improver; improvement is 2.323213 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 15479 cell orientations for row compatibility.
[INFO DPO-0383] Performed 9874 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.243865e+08, improvement is 1.43 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           234893.5 u
Final HPWL              208991.8 u
Delta HPWL                 -11.0 %

[INFO DPL-0020] Mirrored 875 instances
[INFO DPL-0021] HPWL before          208991.8 u
[INFO DPL-0022] HPWL after           208897.9 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
fp_adder/adder/_106_/CK ^
   0.28
_521_/CK ^
   0.00      0.00       0.28


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _522_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.92                           net11 (net)
                  0.10    0.08    0.71 ^ _522_/RN (DFFR_X1)
                                  0.71   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _522_/CK (DFFR_X1)
                          0.31    0.31   library removal time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2738_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2369_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[0].sub_unit_i/_2738_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2738_/Q (DLL_X1)
     1    1.05                           lut/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[4].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2369_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v lut/gen_sub_units_scm[0].sub_unit_i/_2369_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _527_/CK (DFFR_X1)
                  0.01    0.09    0.09 v _527_/Q (DFFR_X1)
     2    2.71                           net66 (net)
                  0.01    0.00    0.09 v _323_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _323_/ZN (NAND2_X1)
     1    1.64                           _089_ (net)
                  0.01    0.00    0.10 ^ _325_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _325_/ZN (NAND2_X1)
     1    1.21                           _007_ (net)
                  0.01    0.00    0.11 v _527_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _527_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_107_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.92                           net11 (net)
                  0.10    0.08    0.71 ^ fp_adder/adder/_107_/RN (DFFR_X1)
                                  0.71   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ fp_adder/adder/_107_/CK (DFFR_X1)
                          0.04    3.04   library recovery time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  2.33   slack (MET)


Startpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2739_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2366_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[2].sub_unit_i/_2739_/GN (DLL_X1)
                  0.01    0.07    3.07 v lut/gen_sub_units_scm[2].sub_unit_i/_2739_/Q (DLL_X1)
     1    1.72                           lut/gen_sub_units_scm[2].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    3.07 v lut/gen_sub_units_scm[2].sub_unit_i/_2366_/A2 (NAND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2366_/A1 (NAND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: lut/_206_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2855_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_206_/CK (DFFR_X2)
                  0.10    0.22    0.22 ^ lut/_206_/Q (DFFR_X2)
    47   96.33                           lut/wdata_a_q[1] (net)
                  0.11    0.01    0.23 ^ max_cap180/A (BUF_X16)
                  0.01    0.03    0.26 ^ max_cap180/Z (BUF_X16)
    42   91.75                           net180 (net)
                  0.03    0.02    0.29 ^ max_cap179/A (BUF_X16)
                  0.01    0.03    0.32 ^ max_cap179/Z (BUF_X16)
    71  134.26                           net179 (net)
                  0.01    0.00    0.32 ^ max_length178/A (BUF_X32)
                  0.01    0.02    0.34 ^ max_length178/Z (BUF_X32)
    71  123.63                           net178 (net)
                  0.04    0.03    0.38 ^ max_length177/A (BUF_X16)
                  0.01    0.03    0.41 ^ max_length177/Z (BUF_X16)
    76  111.18                           net177 (net)
                  0.04    0.03    0.44 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2855_/D (DLH_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2855_/G (DLH_X1)
                          0.44    0.44   time borrowed from endpoint
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.03
--------------------------------------------
max time borrow                         2.97
actual time borrow                      0.44
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_107_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.92                           net11 (net)
                  0.10    0.08    0.71 ^ fp_adder/adder/_107_/RN (DFFR_X1)
                                  0.71   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ fp_adder/adder/_107_/CK (DFFR_X1)
                          0.04    3.04   library recovery time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  2.33   slack (MET)


Startpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2739_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2366_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[2].sub_unit_i/_2739_/GN (DLL_X1)
                  0.01    0.07    3.07 v lut/gen_sub_units_scm[2].sub_unit_i/_2739_/Q (DLL_X1)
     1    1.72                           lut/gen_sub_units_scm[2].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    3.07 v lut/gen_sub_units_scm[2].sub_unit_i/_2366_/A2 (NAND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2366_/A1 (NAND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: lut/_206_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2855_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_206_/CK (DFFR_X2)
                  0.10    0.22    0.22 ^ lut/_206_/Q (DFFR_X2)
    47   96.33                           lut/wdata_a_q[1] (net)
                  0.11    0.01    0.23 ^ max_cap180/A (BUF_X16)
                  0.01    0.03    0.26 ^ max_cap180/Z (BUF_X16)
    42   91.75                           net180 (net)
                  0.03    0.02    0.29 ^ max_cap179/A (BUF_X16)
                  0.01    0.03    0.32 ^ max_cap179/Z (BUF_X16)
    71  134.26                           net179 (net)
                  0.01    0.00    0.32 ^ max_length178/A (BUF_X32)
                  0.01    0.02    0.34 ^ max_length178/Z (BUF_X32)
    71  123.63                           net178 (net)
                  0.04    0.03    0.38 ^ max_length177/A (BUF_X16)
                  0.01    0.03    0.41 ^ max_length177/Z (BUF_X16)
    76  111.18                           net177 (net)
                  0.04    0.03    0.44 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2855_/D (DLH_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2855_/G (DLH_X1)
                          0.44    0.44   time borrowed from endpoint
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.03
--------------------------------------------
max time borrow                         2.97
actual time borrow                      0.44
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05333872511982918

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2687

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
1.75348699092865

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0164

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4430

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.83e-03   1.83e-04   2.77e-04   5.29e-03  44.7%
Combinational          1.49e-03   4.53e-03   5.36e-04   6.55e-03  55.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.32e-03   4.71e-03   8.14e-04   1.18e-02 100.0%
                          53.4%      39.7%       6.9%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 46640 u^2 40% utilization.

Elapsed time: 0:25.99[h:]min:sec. CPU time: user 25.84 sys 0.13 (99%). Peak memory: 259492KB.
