0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/34638/Desktop/Uni/Tercero/SegundoCuatri/Modelado_L/Laboratorio/Modelado2024/P1/Project_1/P1.sim/sim_1/impl/timing/xsim/test_oled_time_impl.v,1712157650,verilog,,,,glbl;spi_controller,,,,,,,,
