# Split_L1_CACHE
This project involves designing a split L1 cache with separate instruction and data caches that support MESI coherence protocol, write-back policy, and least recently used (LRU) replacement. The cache interacts with an L2 cache in a shared memory multiprocessor system.
