{
  "recentFiles": [
    {
      "basename": "Algorithms",
      "path": "GATE/Algorithms/Algorithms.md"
    },
    {
      "basename": "Masters Theorem",
      "path": "GATE/Algorithms/Recurrence-Relation/Masters Theorem.md"
    },
    {
      "basename": "Tree Method",
      "path": "GATE/Algorithms/Recurrence-Relation/Tree Method.md"
    },
    {
      "basename": "Substitution Method",
      "path": "GATE/Algorithms/Recurrence-Relation/Substitution Method.md"
    },
    {
      "basename": "Characterizing Running Times",
      "path": "GATE/Algorithms/Recurrence-Relation/Characterizing Running Times.md"
    },
    {
      "basename": "Guidelines to GATE-CS",
      "path": "GATE/Guidelines to GATE-CS.md"
    },
    {
      "basename": "Digital Logic",
      "path": "GATE/Digital-Logic/Digital Logic.md"
    },
    {
      "basename": "Finite State Machine",
      "path": "GATE/Digital-Logic/Sequential Circuits/Finite State Machine.md"
    },
    {
      "basename": "Design of Flip Flops",
      "path": "GATE/Digital-Logic/Sequential Circuits/Design of Flip Flops.md"
    },
    {
      "basename": "Asynchronous Counters",
      "path": "GATE/Digital-Logic/Sequential Circuits/Asynchronous Counters.md"
    },
    {
      "basename": "Preset and Clear Inputs in Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/Preset and Clear Inputs in Flip Flop.md"
    },
    {
      "basename": "Digital Logic PYQs",
      "path": "GATE/Pyqs/Digital Logic PYQs.md"
    },
    {
      "basename": "Emil Post's Functional Completeness Theorem",
      "path": "GATE/Digital-Logic/Functional Completeness/Emil Post's Functional Completeness Theorem.md"
    },
    {
      "basename": "Memory Device",
      "path": "GATE/Digital-Logic/Sequential Circuits/Memory Device.md"
    },
    {
      "basename": "Combinational Circuits vs Sequential Circuits",
      "path": "GATE/Digital-Logic/Sequential Circuits/Combinational Circuits vs Sequential Circuits.md"
    },
    {
      "basename": "Functional Completeness",
      "path": "GATE/Digital-Logic/Functional Completeness/Functional Completeness.md"
    },
    {
      "basename": "Boolean Function",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Boolean Function.md"
    },
    {
      "basename": "Half Adder and Full Adder",
      "path": "GATE/Digital-Logic/Combinational Circuits/Half Adder and Full Adder.md"
    },
    {
      "basename": "Ripple Carry Adder",
      "path": "GATE/Digital-Logic/Combinational Circuits/Ripple Carry Adder.md"
    },
    {
      "basename": "Carry Look Ahead Adder",
      "path": "GATE/Digital-Logic/Combinational Circuits/Carry Look Ahead Adder.md"
    },
    {
      "basename": "Carry Look Ahead Adder-20240628082827930",
      "path": "attachments/Carry Look Ahead Adder-20240628082827930.webp"
    },
    {
      "basename": "Conflict Serializability",
      "path": "GATE/DatabaseManagementSystem/Transaction-Management-and-Recovery/Conflict Serializability.md"
    },
    {
      "basename": "Database Management System",
      "path": "GATE/DatabaseManagementSystem/Database Management System.md"
    },
    {
      "basename": "DBMS PYQs",
      "path": "GATE/Pyqs/DBMS PYQs.md"
    },
    {
      "basename": "Basic Operations in Relational Algebra",
      "path": "GATE/DatabaseManagementSystem/Relational-Algebra/Basic Operations in Relational Algebra.md"
    },
    {
      "basename": "Derived Operations in Relational Algebra",
      "path": "GATE/DatabaseManagementSystem/Relational-Algebra/Derived Operations in Relational Algebra.md"
    },
    {
      "basename": "Propagational Delay and Timing Diagrams",
      "path": "GATE/Digital-Logic/Combinational Circuits/Propagational Delay and Timing Diagrams.md"
    },
    {
      "basename": "Decoder",
      "path": "GATE/Digital-Logic/Combinational Circuits/Decoder.md"
    },
    {
      "basename": "Encoder",
      "path": "GATE/Digital-Logic/Combinational Circuits/Encoder.md"
    },
    {
      "basename": "Relational Algebra",
      "path": "GATE/DatabaseManagementSystem/Relational-Algebra/Relational Algebra.md"
    },
    {
      "basename": "Multiplexer and Demultiplexer",
      "path": "GATE/Digital-Logic/Combinational Circuits/Multiplexer and Demultiplexer.md"
    },
    {
      "basename": "Shannons Expansion Theorem",
      "path": "GATE/Digital-Logic/Combinational Circuits/Shannons Expansion Theorem.md"
    },
    {
      "basename": "Compact Truth Table Representation",
      "path": "GATE/Digital-Logic/Combinational Circuits/Compact Truth Table Representation.md"
    },
    {
      "basename": "Relational Algebra Queries",
      "path": "GATE/DatabaseManagementSystem/Relational-Algebra/Relational Algebra Queries.md"
    },
    {
      "basename": "Procedural and Declarative Query Languages",
      "path": "GATE/DatabaseManagementSystem/Relational-Algebra/Procedural and Declarative Query Languages.md"
    },
    {
      "basename": "Binary Codes for Decimal Digits",
      "path": "GATE/Digital-Logic/Number Systems/Binary Codes for Decimal Digits.md"
    },
    {
      "basename": "Number Systems",
      "path": "GATE/Digital-Logic/Number Systems/Number Systems.md"
    },
    {
      "basename": "Implicants of a Boolean Function",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Implicants of a Boolean Function.md"
    },
    {
      "basename": "Don't Cares and Covering Functions",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Don't Cares and Covering Functions.md"
    },
    {
      "basename": "Minimization using K Map-20240222163219601",
      "path": "attachments/Minimization using K Map-20240222163219601.webp"
    },
    {
      "basename": "Minimization using K Map",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Minimization using K Map.md"
    },
    {
      "basename": "Standard and Canonical Forms of Boolean Expressions",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Standard and Canonical Forms of Boolean Expressions.md"
    },
    {
      "basename": "Standard and Canonical Forms of Boolean Expressions-20240518121019632",
      "path": "attachments/Standard and Canonical Forms of Boolean Expressions-20240518121019632.webp"
    },
    {
      "basename": "Digital-Logic-Mindmap",
      "path": "GATE/Digital-Logic/Digital-Logic-Mindmap.canvas"
    },
    {
      "basename": "Algebraic Simplification of Boolean Functions",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Algebraic Simplification of Boolean Functions.md"
    },
    {
      "basename": "Ring and Johnson Counters",
      "path": "GATE/Digital-Logic/Sequential Circuits/Ring and Johnson Counters.md"
    },
    {
      "basename": "Registers",
      "path": "GATE/Digital-Logic/Sequential Circuits/Registers.md"
    },
    {
      "basename": "Laws of Boolean Algebra",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Laws of Boolean Algebra.md"
    },
    {
      "basename": "Boolean Algebra",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Boolean Algebra.md"
    },
    {
      "basename": "Subtraction using Adders",
      "path": "GATE/Digital-Logic/Combinational Circuits/Subtraction using Adders.md"
    }
  ],
  "omittedPaths": [],
  "omittedTags": [],
  "updateOn": "file-open",
  "omitBookmarks": false
}